-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Nov 15 11:04:31 2024
-- Host        : DESKTOP-S07ATB7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.gen/sources_1/bd/mpsoc_preset/ip/mpsoc_preset_v_proc_ss_0_0/bd_0/ip/ip_0/bd_85a6_csc_0_sim_netlist.vhdl
-- Design      : bd_85a6_csc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_Block_entry3_proc is
  port (
    ap_return_34_preg : out STD_LOGIC;
    ap_return_35_preg : out STD_LOGIC;
    ap_return_36_preg : out STD_LOGIC;
    ap_return_37_preg : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg_reg_1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_8 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_9 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_10 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_14 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_done_reg_reg_15 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_return_16_preg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_17_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_18_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_19_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_20_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_21_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_22_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_23_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_24_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_25_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_26_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_27_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_28_preg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_29_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_30_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_31_preg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_32_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_33_preg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_38_preg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_39_preg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    Block_entry3_proc_U0_ap_return_34 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    Block_entry3_proc_U0_ap_return_36 : in STD_LOGIC;
    \ap_return_37_preg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    Block_entry3_proc_U0_ap_continue : in STD_LOGIC;
    \ap_return_4_preg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_7_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_1_preg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_5_preg_reg[1]_0\ : in STD_LOGIC;
    \ap_return_2_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_2_preg_reg[2]_0\ : in STD_LOGIC;
    \ap_return_3_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_4_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_5_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_6_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_7_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_8_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_9_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_10_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_11_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_13_preg_reg[0]_0\ : in STD_LOGIC;
    \ap_return_12_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_13_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_14_preg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_15_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_16_preg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_return_16_preg_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_return_17_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_18_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_19_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_20_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_21_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_22_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_23_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_24_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_25_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_26_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_27_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_28_preg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_29_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_30_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_31_preg_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_32_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_33_preg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_38_preg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_39_preg_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_Block_entry3_proc;

architecture STRUCTURE of bd_85a6_csc_0_Block_entry3_proc is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_5 : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_done_reg_reg_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_done_reg_reg_15\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_done_reg_reg_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_done_reg_reg_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_10_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_11_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_12_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_13_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_14_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_15_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_16_preg : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_2_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_3_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_4_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_5_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_6_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_7_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_8_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_9_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of empty_n_i_3 : label is "soft_lutpair0";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0(7 downto 0) <= \^ap_done_reg_reg_0\(7 downto 0);
  ap_done_reg_reg_1(15 downto 0) <= \^ap_done_reg_reg_1\(15 downto 0);
  ap_done_reg_reg_10(15 downto 0) <= \^ap_done_reg_reg_10\(15 downto 0);
  ap_done_reg_reg_11(15 downto 0) <= \^ap_done_reg_reg_11\(15 downto 0);
  ap_done_reg_reg_12(15 downto 0) <= \^ap_done_reg_reg_12\(15 downto 0);
  ap_done_reg_reg_13(15 downto 0) <= \^ap_done_reg_reg_13\(15 downto 0);
  ap_done_reg_reg_14(9 downto 0) <= \^ap_done_reg_reg_14\(9 downto 0);
  ap_done_reg_reg_15(5 downto 0) <= \^ap_done_reg_reg_15\(5 downto 0);
  ap_done_reg_reg_2(15 downto 0) <= \^ap_done_reg_reg_2\(15 downto 0);
  ap_done_reg_reg_3(15 downto 0) <= \^ap_done_reg_reg_3\(15 downto 0);
  ap_done_reg_reg_4(15 downto 0) <= \^ap_done_reg_reg_4\(15 downto 0);
  ap_done_reg_reg_5(15 downto 0) <= \^ap_done_reg_reg_5\(15 downto 0);
  ap_done_reg_reg_6(15 downto 0) <= \^ap_done_reg_reg_6\(15 downto 0);
  ap_done_reg_reg_7(15 downto 0) <= \^ap_done_reg_reg_7\(15 downto 0);
  ap_done_reg_reg_8(15 downto 0) <= \^ap_done_reg_reg_8\(15 downto 0);
  ap_done_reg_reg_9(15 downto 0) <= \^ap_done_reg_reg_9\(15 downto 0);
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => Block_entry3_proc_U0_ap_start,
      I3 => Block_entry3_proc_U0_ap_continue,
      O => ap_done_reg_i_1_n_5
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_5,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_0_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(0),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(0),
      O => \^d\(0)
    );
\ap_return_0_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(1),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(1),
      O => \^d\(1)
    );
\ap_return_0_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(2),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(2),
      O => \^d\(2)
    );
\ap_return_0_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(3),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(3),
      O => \^d\(3)
    );
\ap_return_0_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(4),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(4),
      O => \^d\(4)
    );
\ap_return_0_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(5),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(5),
      O => \^d\(5)
    );
\ap_return_0_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(6),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(6),
      O => \^d\(6)
    );
\ap_return_0_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => Q(7),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_0_preg(7),
      O => \^d\(7)
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(0),
      Q => ap_return_0_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(1),
      Q => ap_return_0_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(2),
      Q => ap_return_0_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(3),
      Q => ap_return_0_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(4),
      Q => ap_return_0_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(5),
      Q => ap_return_0_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(6),
      Q => ap_return_0_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^d\(7),
      Q => ap_return_0_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(0),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(0),
      O => \^ap_done_reg_reg_9\(0)
    );
\ap_return_10_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(10),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(10),
      O => \^ap_done_reg_reg_9\(10)
    );
\ap_return_10_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(11),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(11),
      O => \^ap_done_reg_reg_9\(11)
    );
\ap_return_10_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(12),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(12),
      O => \^ap_done_reg_reg_9\(12)
    );
\ap_return_10_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(13),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(13),
      O => \^ap_done_reg_reg_9\(13)
    );
\ap_return_10_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(14),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(14),
      O => \^ap_done_reg_reg_9\(14)
    );
\ap_return_10_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(15),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(15),
      O => \^ap_done_reg_reg_9\(15)
    );
\ap_return_10_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(1),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(1),
      O => \^ap_done_reg_reg_9\(1)
    );
\ap_return_10_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(2),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(2),
      O => \^ap_done_reg_reg_9\(2)
    );
\ap_return_10_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(3),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(3),
      O => \^ap_done_reg_reg_9\(3)
    );
\ap_return_10_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(4),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(4),
      O => \^ap_done_reg_reg_9\(4)
    );
\ap_return_10_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(5),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(5),
      O => \^ap_done_reg_reg_9\(5)
    );
\ap_return_10_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(6),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(6),
      O => \^ap_done_reg_reg_9\(6)
    );
\ap_return_10_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(7),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(7),
      O => \^ap_done_reg_reg_9\(7)
    );
\ap_return_10_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(8),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(8),
      O => \^ap_done_reg_reg_9\(8)
    );
\ap_return_10_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_10_preg_reg[15]_0\(9),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_10_preg(9),
      O => \^ap_done_reg_reg_9\(9)
    );
\ap_return_10_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(0),
      Q => ap_return_10_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(10),
      Q => ap_return_10_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(11),
      Q => ap_return_10_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(12),
      Q => ap_return_10_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(13),
      Q => ap_return_10_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(14),
      Q => ap_return_10_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(15),
      Q => ap_return_10_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(1),
      Q => ap_return_10_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(2),
      Q => ap_return_10_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(3),
      Q => ap_return_10_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(4),
      Q => ap_return_10_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(5),
      Q => ap_return_10_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(6),
      Q => ap_return_10_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(7),
      Q => ap_return_10_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(8),
      Q => ap_return_10_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_10_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_9\(9),
      Q => ap_return_10_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_11_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(0),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(0),
      O => \^ap_done_reg_reg_10\(0)
    );
\ap_return_11_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(10),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(10),
      O => \^ap_done_reg_reg_10\(10)
    );
\ap_return_11_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(11),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(11),
      O => \^ap_done_reg_reg_10\(11)
    );
\ap_return_11_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(12),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(12),
      O => \^ap_done_reg_reg_10\(12)
    );
\ap_return_11_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(13),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(13),
      O => \^ap_done_reg_reg_10\(13)
    );
\ap_return_11_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(14),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(14),
      O => \^ap_done_reg_reg_10\(14)
    );
\ap_return_11_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(15),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(15),
      O => \^ap_done_reg_reg_10\(15)
    );
\ap_return_11_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(1),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(1),
      O => \^ap_done_reg_reg_10\(1)
    );
\ap_return_11_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(2),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(2),
      O => \^ap_done_reg_reg_10\(2)
    );
\ap_return_11_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(3),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(3),
      O => \^ap_done_reg_reg_10\(3)
    );
\ap_return_11_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(4),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(4),
      O => \^ap_done_reg_reg_10\(4)
    );
\ap_return_11_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(5),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(5),
      O => \^ap_done_reg_reg_10\(5)
    );
\ap_return_11_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(6),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(6),
      O => \^ap_done_reg_reg_10\(6)
    );
\ap_return_11_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(7),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(7),
      O => \^ap_done_reg_reg_10\(7)
    );
\ap_return_11_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(8),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(8),
      O => \^ap_done_reg_reg_10\(8)
    );
\ap_return_11_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_11_preg_reg[15]_0\(9),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_11_preg(9),
      O => \^ap_done_reg_reg_10\(9)
    );
\ap_return_11_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(0),
      Q => ap_return_11_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(10),
      Q => ap_return_11_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(11),
      Q => ap_return_11_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(12),
      Q => ap_return_11_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(13),
      Q => ap_return_11_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(14),
      Q => ap_return_11_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(15),
      Q => ap_return_11_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(1),
      Q => ap_return_11_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(2),
      Q => ap_return_11_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(3),
      Q => ap_return_11_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(4),
      Q => ap_return_11_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(5),
      Q => ap_return_11_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(6),
      Q => ap_return_11_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(7),
      Q => ap_return_11_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(8),
      Q => ap_return_11_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_11_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_10\(9),
      Q => ap_return_11_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_12_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(0),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(0),
      O => \^ap_done_reg_reg_11\(0)
    );
\ap_return_12_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(10),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(10),
      O => \^ap_done_reg_reg_11\(10)
    );
\ap_return_12_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(11),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(11),
      O => \^ap_done_reg_reg_11\(11)
    );
\ap_return_12_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(12),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(12),
      O => \^ap_done_reg_reg_11\(12)
    );
\ap_return_12_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(13),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(13),
      O => \^ap_done_reg_reg_11\(13)
    );
\ap_return_12_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(14),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(14),
      O => \^ap_done_reg_reg_11\(14)
    );
\ap_return_12_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(15),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(15),
      O => \^ap_done_reg_reg_11\(15)
    );
\ap_return_12_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(1),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(1),
      O => \^ap_done_reg_reg_11\(1)
    );
\ap_return_12_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(2),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(2),
      O => \^ap_done_reg_reg_11\(2)
    );
\ap_return_12_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(3),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(3),
      O => \^ap_done_reg_reg_11\(3)
    );
\ap_return_12_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(4),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(4),
      O => \^ap_done_reg_reg_11\(4)
    );
\ap_return_12_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(5),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(5),
      O => \^ap_done_reg_reg_11\(5)
    );
\ap_return_12_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(6),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(6),
      O => \^ap_done_reg_reg_11\(6)
    );
\ap_return_12_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(7),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(7),
      O => \^ap_done_reg_reg_11\(7)
    );
\ap_return_12_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(8),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(8),
      O => \^ap_done_reg_reg_11\(8)
    );
\ap_return_12_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_12_preg_reg[15]_0\(9),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_12_preg(9),
      O => \^ap_done_reg_reg_11\(9)
    );
\ap_return_12_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(0),
      Q => ap_return_12_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(10),
      Q => ap_return_12_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(11),
      Q => ap_return_12_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(12),
      Q => ap_return_12_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(13),
      Q => ap_return_12_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(14),
      Q => ap_return_12_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(15),
      Q => ap_return_12_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(1),
      Q => ap_return_12_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(2),
      Q => ap_return_12_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(3),
      Q => ap_return_12_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(4),
      Q => ap_return_12_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(5),
      Q => ap_return_12_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(6),
      Q => ap_return_12_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(7),
      Q => ap_return_12_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(8),
      Q => ap_return_12_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_12_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_11\(9),
      Q => ap_return_12_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_13_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(0),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(0),
      O => \^ap_done_reg_reg_12\(0)
    );
\ap_return_13_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(10),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(10),
      O => \^ap_done_reg_reg_12\(10)
    );
\ap_return_13_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(11),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(11),
      O => \^ap_done_reg_reg_12\(11)
    );
\ap_return_13_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(12),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(12),
      O => \^ap_done_reg_reg_12\(12)
    );
\ap_return_13_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(13),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(13),
      O => \^ap_done_reg_reg_12\(13)
    );
\ap_return_13_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(14),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(14),
      O => \^ap_done_reg_reg_12\(14)
    );
\ap_return_13_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(15),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(15),
      O => \^ap_done_reg_reg_12\(15)
    );
\ap_return_13_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(1),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(1),
      O => \^ap_done_reg_reg_12\(1)
    );
\ap_return_13_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(2),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(2),
      O => \^ap_done_reg_reg_12\(2)
    );
\ap_return_13_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(3),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(3),
      O => \^ap_done_reg_reg_12\(3)
    );
\ap_return_13_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(4),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(4),
      O => \^ap_done_reg_reg_12\(4)
    );
\ap_return_13_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(5),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(5),
      O => \^ap_done_reg_reg_12\(5)
    );
\ap_return_13_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(6),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(6),
      O => \^ap_done_reg_reg_12\(6)
    );
\ap_return_13_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(7),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(7),
      O => \^ap_done_reg_reg_12\(7)
    );
\ap_return_13_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(8),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(8),
      O => \^ap_done_reg_reg_12\(8)
    );
\ap_return_13_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_13_preg_reg[15]_0\(9),
      I2 => \ap_return_13_preg_reg[0]_0\,
      I3 => ap_return_13_preg(9),
      O => \^ap_done_reg_reg_12\(9)
    );
\ap_return_13_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(0),
      Q => ap_return_13_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(10),
      Q => ap_return_13_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(11),
      Q => ap_return_13_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(12),
      Q => ap_return_13_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(13),
      Q => ap_return_13_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(14),
      Q => ap_return_13_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(15),
      Q => ap_return_13_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(1),
      Q => ap_return_13_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(2),
      Q => ap_return_13_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(3),
      Q => ap_return_13_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(4),
      Q => ap_return_13_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(5),
      Q => ap_return_13_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(6),
      Q => ap_return_13_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(7),
      Q => ap_return_13_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(8),
      Q => ap_return_13_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_13_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_12\(9),
      Q => ap_return_13_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_14_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(0),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(0),
      O => \^ap_done_reg_reg_13\(0)
    );
\ap_return_14_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(10),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(10),
      O => \^ap_done_reg_reg_13\(10)
    );
\ap_return_14_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(11),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(11),
      O => \^ap_done_reg_reg_13\(11)
    );
\ap_return_14_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(12),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(12),
      O => \^ap_done_reg_reg_13\(12)
    );
\ap_return_14_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(13),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(13),
      O => \^ap_done_reg_reg_13\(13)
    );
\ap_return_14_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(14),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(14),
      O => \^ap_done_reg_reg_13\(14)
    );
\ap_return_14_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(15),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(15),
      O => \^ap_done_reg_reg_13\(15)
    );
\ap_return_14_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(1),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(1),
      O => \^ap_done_reg_reg_13\(1)
    );
\ap_return_14_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(2),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(2),
      O => \^ap_done_reg_reg_13\(2)
    );
\ap_return_14_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(3),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(3),
      O => \^ap_done_reg_reg_13\(3)
    );
\ap_return_14_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(4),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(4),
      O => \^ap_done_reg_reg_13\(4)
    );
\ap_return_14_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(5),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(5),
      O => \^ap_done_reg_reg_13\(5)
    );
\ap_return_14_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(6),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(6),
      O => \^ap_done_reg_reg_13\(6)
    );
\ap_return_14_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(7),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(7),
      O => \^ap_done_reg_reg_13\(7)
    );
\ap_return_14_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(8),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(8),
      O => \^ap_done_reg_reg_13\(8)
    );
\ap_return_14_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_14_preg_reg[15]_0\(9),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_14_preg(9),
      O => \^ap_done_reg_reg_13\(9)
    );
\ap_return_14_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(0),
      Q => ap_return_14_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(10),
      Q => ap_return_14_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(11),
      Q => ap_return_14_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(12),
      Q => ap_return_14_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(13),
      Q => ap_return_14_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(14),
      Q => ap_return_14_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(15),
      Q => ap_return_14_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(1),
      Q => ap_return_14_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(2),
      Q => ap_return_14_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(3),
      Q => ap_return_14_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(4),
      Q => ap_return_14_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(5),
      Q => ap_return_14_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(6),
      Q => ap_return_14_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(7),
      Q => ap_return_14_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(8),
      Q => ap_return_14_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_14_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_13\(9),
      Q => ap_return_14_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_15_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(0),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(0),
      O => \^ap_done_reg_reg_14\(0)
    );
\ap_return_15_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(1),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(1),
      O => \^ap_done_reg_reg_14\(1)
    );
\ap_return_15_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(2),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(2),
      O => \^ap_done_reg_reg_14\(2)
    );
\ap_return_15_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(3),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(3),
      O => \^ap_done_reg_reg_14\(3)
    );
\ap_return_15_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(4),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(4),
      O => \^ap_done_reg_reg_14\(4)
    );
\ap_return_15_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(5),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(5),
      O => \^ap_done_reg_reg_14\(5)
    );
\ap_return_15_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(6),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(6),
      O => \^ap_done_reg_reg_14\(6)
    );
\ap_return_15_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(7),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(7),
      O => \^ap_done_reg_reg_14\(7)
    );
\ap_return_15_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(8),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(8),
      O => \^ap_done_reg_reg_14\(8)
    );
\ap_return_15_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_15_preg_reg[9]_0\(9),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_15_preg(9),
      O => \^ap_done_reg_reg_14\(9)
    );
\ap_return_15_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(0),
      Q => ap_return_15_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(1),
      Q => ap_return_15_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(2),
      Q => ap_return_15_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(3),
      Q => ap_return_15_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(4),
      Q => ap_return_15_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(5),
      Q => ap_return_15_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(6),
      Q => ap_return_15_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(7),
      Q => ap_return_15_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(8),
      Q => ap_return_15_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_15_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_14\(9),
      Q => ap_return_15_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_16_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(0),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(4),
      O => \^ap_done_reg_reg_15\(0)
    );
\ap_return_16_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(1),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(5),
      O => \^ap_done_reg_reg_15\(1)
    );
\ap_return_16_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(2),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(6),
      O => \^ap_done_reg_reg_15\(2)
    );
\ap_return_16_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(3),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(7),
      O => \^ap_done_reg_reg_15\(3)
    );
\ap_return_16_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(4),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(8),
      O => \^ap_done_reg_reg_15\(4)
    );
\ap_return_16_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_16_preg_reg[9]_0\(5),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_16_preg(9),
      O => \^ap_done_reg_reg_15\(5)
    );
\ap_return_16_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[3]_1\(0),
      Q => \ap_return_16_preg_reg[3]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[3]_1\(1),
      Q => \ap_return_16_preg_reg[3]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[3]_1\(2),
      Q => \ap_return_16_preg_reg[3]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_16_preg_reg[3]_1\(3),
      Q => \ap_return_16_preg_reg[3]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(0),
      Q => ap_return_16_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(1),
      Q => ap_return_16_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(2),
      Q => ap_return_16_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(3),
      Q => ap_return_16_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(4),
      Q => ap_return_16_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_16_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_15\(5),
      Q => ap_return_16_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(0),
      Q => \ap_return_17_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(1),
      Q => \ap_return_17_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(2),
      Q => \ap_return_17_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(3),
      Q => \ap_return_17_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(4),
      Q => \ap_return_17_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(5),
      Q => \ap_return_17_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(6),
      Q => \ap_return_17_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(7),
      Q => \ap_return_17_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(8),
      Q => \ap_return_17_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_17_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_17_preg_reg[9]_1\(9),
      Q => \ap_return_17_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(0),
      Q => \ap_return_18_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(1),
      Q => \ap_return_18_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(2),
      Q => \ap_return_18_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(3),
      Q => \ap_return_18_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(4),
      Q => \ap_return_18_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(5),
      Q => \ap_return_18_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(6),
      Q => \ap_return_18_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_18_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_18_preg_reg[7]_1\(7),
      Q => \ap_return_18_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(0),
      Q => \ap_return_19_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(1),
      Q => \ap_return_19_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(2),
      Q => \ap_return_19_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(3),
      Q => \ap_return_19_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(4),
      Q => \ap_return_19_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(5),
      Q => \ap_return_19_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(6),
      Q => \ap_return_19_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_19_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_19_preg_reg[7]_1\(7),
      Q => \ap_return_19_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(0),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(0),
      O => \^ap_done_reg_reg_0\(0)
    );
\ap_return_1_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(1),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(1),
      O => \^ap_done_reg_reg_0\(1)
    );
\ap_return_1_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(2),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(2),
      O => \^ap_done_reg_reg_0\(2)
    );
\ap_return_1_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(3),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(3),
      O => \^ap_done_reg_reg_0\(3)
    );
\ap_return_1_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(4),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(4),
      O => \^ap_done_reg_reg_0\(4)
    );
\ap_return_1_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(5),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(5),
      O => \^ap_done_reg_reg_0\(5)
    );
\ap_return_1_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(6),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(6),
      O => \^ap_done_reg_reg_0\(6)
    );
\ap_return_1_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_1_preg_reg[7]_0\(7),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_1_preg(7),
      O => \^ap_done_reg_reg_0\(7)
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(0),
      Q => ap_return_1_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(1),
      Q => ap_return_1_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(2),
      Q => ap_return_1_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(3),
      Q => ap_return_1_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(4),
      Q => ap_return_1_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(5),
      Q => ap_return_1_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(6),
      Q => ap_return_1_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_0\(7),
      Q => ap_return_1_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(0),
      Q => \ap_return_20_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(10),
      Q => \ap_return_20_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(11),
      Q => \ap_return_20_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(12),
      Q => \ap_return_20_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(13),
      Q => \ap_return_20_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(14),
      Q => \ap_return_20_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(15),
      Q => \ap_return_20_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(1),
      Q => \ap_return_20_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(2),
      Q => \ap_return_20_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(3),
      Q => \ap_return_20_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(4),
      Q => \ap_return_20_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(5),
      Q => \ap_return_20_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(6),
      Q => \ap_return_20_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(7),
      Q => \ap_return_20_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(8),
      Q => \ap_return_20_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_20_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_20_preg_reg[15]_1\(9),
      Q => \ap_return_20_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(0),
      Q => \ap_return_21_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(10),
      Q => \ap_return_21_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(11),
      Q => \ap_return_21_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(12),
      Q => \ap_return_21_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(13),
      Q => \ap_return_21_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(14),
      Q => \ap_return_21_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(15),
      Q => \ap_return_21_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(1),
      Q => \ap_return_21_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(2),
      Q => \ap_return_21_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(3),
      Q => \ap_return_21_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(4),
      Q => \ap_return_21_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(5),
      Q => \ap_return_21_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(6),
      Q => \ap_return_21_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(7),
      Q => \ap_return_21_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(8),
      Q => \ap_return_21_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_21_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_21_preg_reg[15]_1\(9),
      Q => \ap_return_21_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(0),
      Q => \ap_return_22_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(10),
      Q => \ap_return_22_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(11),
      Q => \ap_return_22_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(12),
      Q => \ap_return_22_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(13),
      Q => \ap_return_22_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(14),
      Q => \ap_return_22_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(15),
      Q => \ap_return_22_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(1),
      Q => \ap_return_22_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(2),
      Q => \ap_return_22_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(3),
      Q => \ap_return_22_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(4),
      Q => \ap_return_22_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(5),
      Q => \ap_return_22_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(6),
      Q => \ap_return_22_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(7),
      Q => \ap_return_22_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(8),
      Q => \ap_return_22_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_22_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_22_preg_reg[15]_1\(9),
      Q => \ap_return_22_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(0),
      Q => \ap_return_23_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(10),
      Q => \ap_return_23_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(11),
      Q => \ap_return_23_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(12),
      Q => \ap_return_23_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(13),
      Q => \ap_return_23_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(14),
      Q => \ap_return_23_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(15),
      Q => \ap_return_23_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(1),
      Q => \ap_return_23_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(2),
      Q => \ap_return_23_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(3),
      Q => \ap_return_23_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(4),
      Q => \ap_return_23_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(5),
      Q => \ap_return_23_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(6),
      Q => \ap_return_23_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(7),
      Q => \ap_return_23_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(8),
      Q => \ap_return_23_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_23_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_23_preg_reg[15]_1\(9),
      Q => \ap_return_23_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(0),
      Q => \ap_return_24_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(10),
      Q => \ap_return_24_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(11),
      Q => \ap_return_24_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(12),
      Q => \ap_return_24_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(13),
      Q => \ap_return_24_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(14),
      Q => \ap_return_24_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(15),
      Q => \ap_return_24_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(1),
      Q => \ap_return_24_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(2),
      Q => \ap_return_24_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(3),
      Q => \ap_return_24_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(4),
      Q => \ap_return_24_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(5),
      Q => \ap_return_24_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(6),
      Q => \ap_return_24_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(7),
      Q => \ap_return_24_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(8),
      Q => \ap_return_24_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_24_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_24_preg_reg[15]_1\(9),
      Q => \ap_return_24_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(0),
      Q => \ap_return_25_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(10),
      Q => \ap_return_25_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(11),
      Q => \ap_return_25_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(12),
      Q => \ap_return_25_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(13),
      Q => \ap_return_25_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(14),
      Q => \ap_return_25_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(15),
      Q => \ap_return_25_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(1),
      Q => \ap_return_25_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(2),
      Q => \ap_return_25_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(3),
      Q => \ap_return_25_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(4),
      Q => \ap_return_25_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(5),
      Q => \ap_return_25_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(6),
      Q => \ap_return_25_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(7),
      Q => \ap_return_25_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(8),
      Q => \ap_return_25_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_25_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_25_preg_reg[15]_1\(9),
      Q => \ap_return_25_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(0),
      Q => \ap_return_26_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(10),
      Q => \ap_return_26_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(11),
      Q => \ap_return_26_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(12),
      Q => \ap_return_26_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(13),
      Q => \ap_return_26_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(14),
      Q => \ap_return_26_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(15),
      Q => \ap_return_26_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(1),
      Q => \ap_return_26_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(2),
      Q => \ap_return_26_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(3),
      Q => \ap_return_26_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(4),
      Q => \ap_return_26_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(5),
      Q => \ap_return_26_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(6),
      Q => \ap_return_26_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(7),
      Q => \ap_return_26_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(8),
      Q => \ap_return_26_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_26_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_26_preg_reg[15]_1\(9),
      Q => \ap_return_26_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(0),
      Q => \ap_return_27_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(10),
      Q => \ap_return_27_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(11),
      Q => \ap_return_27_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(12),
      Q => \ap_return_27_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(13),
      Q => \ap_return_27_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(14),
      Q => \ap_return_27_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(15),
      Q => \ap_return_27_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(1),
      Q => \ap_return_27_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(2),
      Q => \ap_return_27_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(3),
      Q => \ap_return_27_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(4),
      Q => \ap_return_27_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(5),
      Q => \ap_return_27_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(6),
      Q => \ap_return_27_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(7),
      Q => \ap_return_27_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(8),
      Q => \ap_return_27_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_27_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_27_preg_reg[15]_1\(9),
      Q => \ap_return_27_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(0),
      Q => \ap_return_28_preg_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(10),
      Q => \ap_return_28_preg_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(11),
      Q => \ap_return_28_preg_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(12),
      Q => \ap_return_28_preg_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(13),
      Q => \ap_return_28_preg_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(14),
      Q => \ap_return_28_preg_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(15),
      Q => \ap_return_28_preg_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(1),
      Q => \ap_return_28_preg_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(2),
      Q => \ap_return_28_preg_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(3),
      Q => \ap_return_28_preg_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(4),
      Q => \ap_return_28_preg_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(5),
      Q => \ap_return_28_preg_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(6),
      Q => \ap_return_28_preg_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(7),
      Q => \ap_return_28_preg_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(8),
      Q => \ap_return_28_preg_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_28_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_28_preg_reg[15]_1\(9),
      Q => \ap_return_28_preg_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(0),
      Q => \ap_return_29_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(1),
      Q => \ap_return_29_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(2),
      Q => \ap_return_29_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(3),
      Q => \ap_return_29_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(4),
      Q => \ap_return_29_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(5),
      Q => \ap_return_29_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(6),
      Q => \ap_return_29_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(7),
      Q => \ap_return_29_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(8),
      Q => \ap_return_29_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_29_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_29_preg_reg[9]_1\(9),
      Q => \ap_return_29_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_2_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_2_preg(0),
      O => \^ap_done_reg_reg_1\(0)
    );
\ap_return_2_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(10),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(10),
      O => \^ap_done_reg_reg_1\(10)
    );
\ap_return_2_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(11),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(11),
      O => \^ap_done_reg_reg_1\(11)
    );
\ap_return_2_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(12),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(12),
      O => \^ap_done_reg_reg_1\(12)
    );
\ap_return_2_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(13),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(13),
      O => \^ap_done_reg_reg_1\(13)
    );
\ap_return_2_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(14),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(14),
      O => \^ap_done_reg_reg_1\(14)
    );
\ap_return_2_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(15),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(15),
      O => \^ap_done_reg_reg_1\(15)
    );
\ap_return_2_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_2_preg(1),
      O => \^ap_done_reg_reg_1\(1)
    );
\ap_return_2_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(2),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(2),
      O => \^ap_done_reg_reg_1\(2)
    );
\ap_return_2_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(3),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(3),
      O => \^ap_done_reg_reg_1\(3)
    );
\ap_return_2_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(4),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(4),
      O => \^ap_done_reg_reg_1\(4)
    );
\ap_return_2_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(5),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(5),
      O => \^ap_done_reg_reg_1\(5)
    );
\ap_return_2_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(6),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(6),
      O => \^ap_done_reg_reg_1\(6)
    );
\ap_return_2_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(7),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(7),
      O => \^ap_done_reg_reg_1\(7)
    );
\ap_return_2_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(8),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(8),
      O => \^ap_done_reg_reg_1\(8)
    );
\ap_return_2_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_2_preg_reg[15]_0\(9),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_2_preg(9),
      O => \^ap_done_reg_reg_1\(9)
    );
\ap_return_2_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(0),
      Q => ap_return_2_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(10),
      Q => ap_return_2_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(11),
      Q => ap_return_2_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(12),
      Q => ap_return_2_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(13),
      Q => ap_return_2_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(14),
      Q => ap_return_2_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(15),
      Q => ap_return_2_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(1),
      Q => ap_return_2_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(2),
      Q => ap_return_2_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(3),
      Q => ap_return_2_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(4),
      Q => ap_return_2_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(5),
      Q => ap_return_2_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(6),
      Q => ap_return_2_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(7),
      Q => ap_return_2_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(8),
      Q => ap_return_2_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_2_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_1\(9),
      Q => ap_return_2_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(0),
      Q => \ap_return_30_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(1),
      Q => \ap_return_30_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(2),
      Q => \ap_return_30_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(3),
      Q => \ap_return_30_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(4),
      Q => \ap_return_30_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(5),
      Q => \ap_return_30_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(6),
      Q => \ap_return_30_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(7),
      Q => \ap_return_30_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(8),
      Q => \ap_return_30_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_30_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_30_preg_reg[9]_1\(9),
      Q => \ap_return_30_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(0),
      Q => \ap_return_31_preg_reg[9]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(1),
      Q => \ap_return_31_preg_reg[9]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(2),
      Q => \ap_return_31_preg_reg[9]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(3),
      Q => \ap_return_31_preg_reg[9]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(4),
      Q => \ap_return_31_preg_reg[9]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(5),
      Q => \ap_return_31_preg_reg[9]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(6),
      Q => \ap_return_31_preg_reg[9]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(7),
      Q => \ap_return_31_preg_reg[9]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(8),
      Q => \ap_return_31_preg_reg[9]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_31_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_31_preg_reg[9]_1\(9),
      Q => \ap_return_31_preg_reg[9]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(0),
      Q => \ap_return_32_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(1),
      Q => \ap_return_32_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(2),
      Q => \ap_return_32_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(3),
      Q => \ap_return_32_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(4),
      Q => \ap_return_32_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(5),
      Q => \ap_return_32_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(6),
      Q => \ap_return_32_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_32_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_32_preg_reg[7]_1\(7),
      Q => \ap_return_32_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(0),
      Q => \ap_return_33_preg_reg[7]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(1),
      Q => \ap_return_33_preg_reg[7]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(2),
      Q => \ap_return_33_preg_reg[7]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(3),
      Q => \ap_return_33_preg_reg[7]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(4),
      Q => \ap_return_33_preg_reg[7]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(5),
      Q => \ap_return_33_preg_reg[7]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(6),
      Q => \ap_return_33_preg_reg[7]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_33_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_33_preg_reg[7]_1\(7),
      Q => \ap_return_33_preg_reg[7]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_34_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_34,
      Q => ap_return_34_preg,
      R => ap_rst_n_inv
    );
\ap_return_35_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => if_din(0),
      Q => ap_return_35_preg,
      R => ap_rst_n_inv
    );
\ap_return_36_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => Block_entry3_proc_U0_ap_return_36,
      Q => ap_return_36_preg,
      R => ap_rst_n_inv
    );
\ap_return_37_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_37_preg_reg[0]_0\(0),
      Q => ap_return_37_preg,
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(0),
      Q => \ap_return_38_preg_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(10),
      Q => \ap_return_38_preg_reg[11]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(11),
      Q => \ap_return_38_preg_reg[11]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(1),
      Q => \ap_return_38_preg_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(2),
      Q => \ap_return_38_preg_reg[11]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(3),
      Q => \ap_return_38_preg_reg[11]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(4),
      Q => \ap_return_38_preg_reg[11]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(5),
      Q => \ap_return_38_preg_reg[11]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(6),
      Q => \ap_return_38_preg_reg[11]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(7),
      Q => \ap_return_38_preg_reg[11]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(8),
      Q => \ap_return_38_preg_reg[11]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_38_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_38_preg_reg[11]_1\(9),
      Q => \ap_return_38_preg_reg[11]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(0),
      Q => \ap_return_39_preg_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(10),
      Q => \ap_return_39_preg_reg[11]_0\(10),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(11),
      Q => \ap_return_39_preg_reg[11]_0\(11),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(1),
      Q => \ap_return_39_preg_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(2),
      Q => \ap_return_39_preg_reg[11]_0\(2),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(3),
      Q => \ap_return_39_preg_reg[11]_0\(3),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(4),
      Q => \ap_return_39_preg_reg[11]_0\(4),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(5),
      Q => \ap_return_39_preg_reg[11]_0\(5),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(6),
      Q => \ap_return_39_preg_reg[11]_0\(6),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(7),
      Q => \ap_return_39_preg_reg[11]_0\(7),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(8),
      Q => \ap_return_39_preg_reg[11]_0\(8),
      R => ap_rst_n_inv
    );
\ap_return_39_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_return_39_preg_reg[11]_1\(9),
      Q => \ap_return_39_preg_reg[11]_0\(9),
      R => ap_rst_n_inv
    );
\ap_return_3_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(0),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(0),
      O => \^ap_done_reg_reg_2\(0)
    );
\ap_return_3_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(10),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(10),
      O => \^ap_done_reg_reg_2\(10)
    );
\ap_return_3_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(11),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(11),
      O => \^ap_done_reg_reg_2\(11)
    );
\ap_return_3_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(12),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(12),
      O => \^ap_done_reg_reg_2\(12)
    );
\ap_return_3_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(13),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(13),
      O => \^ap_done_reg_reg_2\(13)
    );
\ap_return_3_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(14),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(14),
      O => \^ap_done_reg_reg_2\(14)
    );
\ap_return_3_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(15),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(15),
      O => \^ap_done_reg_reg_2\(15)
    );
\ap_return_3_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(1),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(1),
      O => \^ap_done_reg_reg_2\(1)
    );
\ap_return_3_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(2),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(2),
      O => \^ap_done_reg_reg_2\(2)
    );
\ap_return_3_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(3),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(3),
      O => \^ap_done_reg_reg_2\(3)
    );
\ap_return_3_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(4),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(4),
      O => \^ap_done_reg_reg_2\(4)
    );
\ap_return_3_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(5),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(5),
      O => \^ap_done_reg_reg_2\(5)
    );
\ap_return_3_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(6),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(6),
      O => \^ap_done_reg_reg_2\(6)
    );
\ap_return_3_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(7),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(7),
      O => \^ap_done_reg_reg_2\(7)
    );
\ap_return_3_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(8),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(8),
      O => \^ap_done_reg_reg_2\(8)
    );
\ap_return_3_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_3_preg_reg[15]_0\(9),
      I2 => \ap_return_2_preg_reg[2]_0\,
      I3 => ap_return_3_preg(9),
      O => \^ap_done_reg_reg_2\(9)
    );
\ap_return_3_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(0),
      Q => ap_return_3_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(10),
      Q => ap_return_3_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(11),
      Q => ap_return_3_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(12),
      Q => ap_return_3_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(13),
      Q => ap_return_3_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(14),
      Q => ap_return_3_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(15),
      Q => ap_return_3_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(1),
      Q => ap_return_3_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(2),
      Q => ap_return_3_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(3),
      Q => ap_return_3_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(4),
      Q => ap_return_3_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(5),
      Q => ap_return_3_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(6),
      Q => ap_return_3_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(7),
      Q => ap_return_3_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(8),
      Q => ap_return_3_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_3_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_2\(9),
      Q => ap_return_3_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_4_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(0),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(0),
      O => \^ap_done_reg_reg_3\(0)
    );
\ap_return_4_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(10),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(10),
      O => \^ap_done_reg_reg_3\(10)
    );
\ap_return_4_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(11),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(11),
      O => \^ap_done_reg_reg_3\(11)
    );
\ap_return_4_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(12),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(12),
      O => \^ap_done_reg_reg_3\(12)
    );
\ap_return_4_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(13),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(13),
      O => \^ap_done_reg_reg_3\(13)
    );
\ap_return_4_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(14),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(14),
      O => \^ap_done_reg_reg_3\(14)
    );
\ap_return_4_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(15),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(15),
      O => \^ap_done_reg_reg_3\(15)
    );
\ap_return_4_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(1),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(1),
      O => \^ap_done_reg_reg_3\(1)
    );
\ap_return_4_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(2),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(2),
      O => \^ap_done_reg_reg_3\(2)
    );
\ap_return_4_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(3),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(3),
      O => \^ap_done_reg_reg_3\(3)
    );
\ap_return_4_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(4),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(4),
      O => \^ap_done_reg_reg_3\(4)
    );
\ap_return_4_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(5),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(5),
      O => \^ap_done_reg_reg_3\(5)
    );
\ap_return_4_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(6),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(6),
      O => \^ap_done_reg_reg_3\(6)
    );
\ap_return_4_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(7),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(7),
      O => \^ap_done_reg_reg_3\(7)
    );
\ap_return_4_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(8),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(8),
      O => \^ap_done_reg_reg_3\(8)
    );
\ap_return_4_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[15]_0\(9),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_4_preg(9),
      O => \^ap_done_reg_reg_3\(9)
    );
\ap_return_4_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(0),
      Q => ap_return_4_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(10),
      Q => ap_return_4_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(11),
      Q => ap_return_4_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(12),
      Q => ap_return_4_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(13),
      Q => ap_return_4_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(14),
      Q => ap_return_4_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(15),
      Q => ap_return_4_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(1),
      Q => ap_return_4_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(2),
      Q => ap_return_4_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(3),
      Q => ap_return_4_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(4),
      Q => ap_return_4_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(5),
      Q => ap_return_4_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(6),
      Q => ap_return_4_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(7),
      Q => ap_return_4_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(8),
      Q => ap_return_4_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_4_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_3\(9),
      Q => ap_return_4_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_5_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(0),
      I2 => \ap_return_4_preg_reg[0]_0\,
      I3 => ap_return_5_preg(0),
      O => \^ap_done_reg_reg_4\(0)
    );
\ap_return_5_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(10),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(10),
      O => \^ap_done_reg_reg_4\(10)
    );
\ap_return_5_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(11),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(11),
      O => \^ap_done_reg_reg_4\(11)
    );
\ap_return_5_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(12),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(12),
      O => \^ap_done_reg_reg_4\(12)
    );
\ap_return_5_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(13),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(13),
      O => \^ap_done_reg_reg_4\(13)
    );
\ap_return_5_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(14),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(14),
      O => \^ap_done_reg_reg_4\(14)
    );
\ap_return_5_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(15),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(15),
      O => \^ap_done_reg_reg_4\(15)
    );
\ap_return_5_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(1),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(1),
      O => \^ap_done_reg_reg_4\(1)
    );
\ap_return_5_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(2),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(2),
      O => \^ap_done_reg_reg_4\(2)
    );
\ap_return_5_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(3),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(3),
      O => \^ap_done_reg_reg_4\(3)
    );
\ap_return_5_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(4),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(4),
      O => \^ap_done_reg_reg_4\(4)
    );
\ap_return_5_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(5),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(5),
      O => \^ap_done_reg_reg_4\(5)
    );
\ap_return_5_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(6),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(6),
      O => \^ap_done_reg_reg_4\(6)
    );
\ap_return_5_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(7),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(7),
      O => \^ap_done_reg_reg_4\(7)
    );
\ap_return_5_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(8),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(8),
      O => \^ap_done_reg_reg_4\(8)
    );
\ap_return_5_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_5_preg_reg[15]_0\(9),
      I2 => \ap_return_5_preg_reg[1]_0\,
      I3 => ap_return_5_preg(9),
      O => \^ap_done_reg_reg_4\(9)
    );
\ap_return_5_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(0),
      Q => ap_return_5_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(10),
      Q => ap_return_5_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(11),
      Q => ap_return_5_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(12),
      Q => ap_return_5_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(13),
      Q => ap_return_5_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(14),
      Q => ap_return_5_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(15),
      Q => ap_return_5_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(1),
      Q => ap_return_5_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(2),
      Q => ap_return_5_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(3),
      Q => ap_return_5_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(4),
      Q => ap_return_5_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(5),
      Q => ap_return_5_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(6),
      Q => ap_return_5_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(7),
      Q => ap_return_5_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(8),
      Q => ap_return_5_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_5_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_4\(9),
      Q => ap_return_5_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_6_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(0),
      O => \^ap_done_reg_reg_5\(0)
    );
\ap_return_6_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(10),
      O => \^ap_done_reg_reg_5\(10)
    );
\ap_return_6_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(11),
      O => \^ap_done_reg_reg_5\(11)
    );
\ap_return_6_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(12),
      O => \^ap_done_reg_reg_5\(12)
    );
\ap_return_6_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(13),
      O => \^ap_done_reg_reg_5\(13)
    );
\ap_return_6_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(14),
      O => \^ap_done_reg_reg_5\(14)
    );
\ap_return_6_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(15),
      O => \^ap_done_reg_reg_5\(15)
    );
\ap_return_6_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(1),
      O => \^ap_done_reg_reg_5\(1)
    );
\ap_return_6_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(2),
      O => \^ap_done_reg_reg_5\(2)
    );
\ap_return_6_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(3),
      O => \^ap_done_reg_reg_5\(3)
    );
\ap_return_6_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(4),
      O => \^ap_done_reg_reg_5\(4)
    );
\ap_return_6_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(5),
      O => \^ap_done_reg_reg_5\(5)
    );
\ap_return_6_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(6),
      O => \^ap_done_reg_reg_5\(6)
    );
\ap_return_6_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(7),
      O => \^ap_done_reg_reg_5\(7)
    );
\ap_return_6_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(8),
      O => \^ap_done_reg_reg_5\(8)
    );
\ap_return_6_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_6_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_6_preg(9),
      O => \^ap_done_reg_reg_5\(9)
    );
\ap_return_6_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(0),
      Q => ap_return_6_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(10),
      Q => ap_return_6_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(11),
      Q => ap_return_6_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(12),
      Q => ap_return_6_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(13),
      Q => ap_return_6_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(14),
      Q => ap_return_6_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(15),
      Q => ap_return_6_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(1),
      Q => ap_return_6_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(2),
      Q => ap_return_6_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(3),
      Q => ap_return_6_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(4),
      Q => ap_return_6_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(5),
      Q => ap_return_6_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(6),
      Q => ap_return_6_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(7),
      Q => ap_return_6_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(8),
      Q => ap_return_6_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_6_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_5\(9),
      Q => ap_return_6_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_7_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(0),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(0),
      O => \^ap_done_reg_reg_6\(0)
    );
\ap_return_7_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(10),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(10),
      O => \^ap_done_reg_reg_6\(10)
    );
\ap_return_7_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(11),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(11),
      O => \^ap_done_reg_reg_6\(11)
    );
\ap_return_7_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(12),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(12),
      O => \^ap_done_reg_reg_6\(12)
    );
\ap_return_7_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(13),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(13),
      O => \^ap_done_reg_reg_6\(13)
    );
\ap_return_7_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(14),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(14),
      O => \^ap_done_reg_reg_6\(14)
    );
\ap_return_7_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(15),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(15),
      O => \^ap_done_reg_reg_6\(15)
    );
\ap_return_7_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(1),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(1),
      O => \^ap_done_reg_reg_6\(1)
    );
\ap_return_7_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(2),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(2),
      O => \^ap_done_reg_reg_6\(2)
    );
\ap_return_7_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(3),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(3),
      O => \^ap_done_reg_reg_6\(3)
    );
\ap_return_7_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(4),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(4),
      O => \^ap_done_reg_reg_6\(4)
    );
\ap_return_7_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(5),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(5),
      O => \^ap_done_reg_reg_6\(5)
    );
\ap_return_7_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(6),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(6),
      O => \^ap_done_reg_reg_6\(6)
    );
\ap_return_7_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(7),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(7),
      O => \^ap_done_reg_reg_6\(7)
    );
\ap_return_7_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(8),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(8),
      O => \^ap_done_reg_reg_6\(8)
    );
\ap_return_7_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_7_preg_reg[15]_0\(9),
      I2 => \ap_return_7_preg_reg[0]_0\,
      I3 => ap_return_7_preg(9),
      O => \^ap_done_reg_reg_6\(9)
    );
\ap_return_7_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(0),
      Q => ap_return_7_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(10),
      Q => ap_return_7_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(11),
      Q => ap_return_7_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(12),
      Q => ap_return_7_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(13),
      Q => ap_return_7_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(14),
      Q => ap_return_7_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(15),
      Q => ap_return_7_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(1),
      Q => ap_return_7_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(2),
      Q => ap_return_7_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(3),
      Q => ap_return_7_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(4),
      Q => ap_return_7_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(5),
      Q => ap_return_7_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(6),
      Q => ap_return_7_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(7),
      Q => ap_return_7_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(8),
      Q => ap_return_7_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_7_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_6\(9),
      Q => ap_return_7_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_8_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(0),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(0),
      O => \^ap_done_reg_reg_7\(0)
    );
\ap_return_8_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(10),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(10),
      O => \^ap_done_reg_reg_7\(10)
    );
\ap_return_8_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(11),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(11),
      O => \^ap_done_reg_reg_7\(11)
    );
\ap_return_8_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(12),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(12),
      O => \^ap_done_reg_reg_7\(12)
    );
\ap_return_8_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(13),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(13),
      O => \^ap_done_reg_reg_7\(13)
    );
\ap_return_8_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(14),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(14),
      O => \^ap_done_reg_reg_7\(14)
    );
\ap_return_8_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(15),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(15),
      O => \^ap_done_reg_reg_7\(15)
    );
\ap_return_8_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(1),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(1),
      O => \^ap_done_reg_reg_7\(1)
    );
\ap_return_8_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(2),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(2),
      O => \^ap_done_reg_reg_7\(2)
    );
\ap_return_8_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(3),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(3),
      O => \^ap_done_reg_reg_7\(3)
    );
\ap_return_8_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(4),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(4),
      O => \^ap_done_reg_reg_7\(4)
    );
\ap_return_8_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(5),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(5),
      O => \^ap_done_reg_reg_7\(5)
    );
\ap_return_8_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(6),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(6),
      O => \^ap_done_reg_reg_7\(6)
    );
\ap_return_8_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(7),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(7),
      O => \^ap_done_reg_reg_7\(7)
    );
\ap_return_8_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(8),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(8),
      O => \^ap_done_reg_reg_7\(8)
    );
\ap_return_8_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_8_preg_reg[15]_0\(9),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_8_preg(9),
      O => \^ap_done_reg_reg_7\(9)
    );
\ap_return_8_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(0),
      Q => ap_return_8_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(10),
      Q => ap_return_8_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(11),
      Q => ap_return_8_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(12),
      Q => ap_return_8_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(13),
      Q => ap_return_8_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(14),
      Q => ap_return_8_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(15),
      Q => ap_return_8_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(1),
      Q => ap_return_8_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(2),
      Q => ap_return_8_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(3),
      Q => ap_return_8_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(4),
      Q => ap_return_8_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(5),
      Q => ap_return_8_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(6),
      Q => ap_return_8_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(7),
      Q => ap_return_8_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(8),
      Q => ap_return_8_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_8_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_7\(9),
      Q => ap_return_8_preg(9),
      R => ap_rst_n_inv
    );
\ap_return_9_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(0),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(0),
      O => \^ap_done_reg_reg_8\(0)
    );
\ap_return_9_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(10),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(10),
      O => \^ap_done_reg_reg_8\(10)
    );
\ap_return_9_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(11),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(11),
      O => \^ap_done_reg_reg_8\(11)
    );
\ap_return_9_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(12),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(12),
      O => \^ap_done_reg_reg_8\(12)
    );
\ap_return_9_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(13),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(13),
      O => \^ap_done_reg_reg_8\(13)
    );
\ap_return_9_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(14),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(14),
      O => \^ap_done_reg_reg_8\(14)
    );
\ap_return_9_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(15),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(15),
      O => \^ap_done_reg_reg_8\(15)
    );
\ap_return_9_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(1),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(1),
      O => \^ap_done_reg_reg_8\(1)
    );
\ap_return_9_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(2),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(2),
      O => \^ap_done_reg_reg_8\(2)
    );
\ap_return_9_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(3),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(3),
      O => \^ap_done_reg_reg_8\(3)
    );
\ap_return_9_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(4),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(4),
      O => \^ap_done_reg_reg_8\(4)
    );
\ap_return_9_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(5),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(5),
      O => \^ap_done_reg_reg_8\(5)
    );
\ap_return_9_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(6),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(6),
      O => \^ap_done_reg_reg_8\(6)
    );
\ap_return_9_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(7),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(7),
      O => \^ap_done_reg_reg_8\(7)
    );
\ap_return_9_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(8),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(8),
      O => \^ap_done_reg_reg_8\(8)
    );
\ap_return_9_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_9_preg_reg[15]_0\(9),
      I2 => \ap_return_10_preg_reg[0]_0\,
      I3 => ap_return_9_preg(9),
      O => \^ap_done_reg_reg_8\(9)
    );
\ap_return_9_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(0),
      Q => ap_return_9_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(10),
      Q => ap_return_9_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(11),
      Q => ap_return_9_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(12),
      Q => ap_return_9_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(13),
      Q => ap_return_9_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(14),
      Q => ap_return_9_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(15),
      Q => ap_return_9_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(1),
      Q => ap_return_9_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(2),
      Q => ap_return_9_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(3),
      Q => ap_return_9_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(4),
      Q => ap_return_9_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(5),
      Q => ap_return_9_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(6),
      Q => ap_return_9_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(7),
      Q => ap_return_9_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(8),
      Q => ap_return_9_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_9_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_done_reg_reg_8\(9),
      Q => ap_return_9_preg(9),
      R => ap_rst_n_inv
    );
empty_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \ap_return_4_preg_reg[0]_0\,
      O => Block_entry3_proc_U0_ap_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_CTRL_s_axi is
  port (
    Block_entry3_proc_U0_ap_return_36 : out STD_LOGIC;
    InVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    int_ap_start_reg_rep_0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_34 : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    OutVideoFormat : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Block_entry3_proc_U0_ap_start : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_GOffset_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_GOffset_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \int_ap_start_reg_rep__3_0\ : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_420_Out_loc_channel : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : out STD_LOGIC;
    ap_sync_channel_write_bPassThru_420_In_loc_channel : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    K31 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K32 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K33 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    int_ap_start_reg_rep_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_ap_start_reg_rep__4_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ap_start_reg_rep__4_1\ : out STD_LOGIC;
    \int_ap_start_reg_rep__4_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ap_start_reg_rep__4_3\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ap_start_reg_rep__3_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ap_start_reg_rep__0_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \int_ap_start_reg_rep__0_1\ : out STD_LOGIC;
    \int_ap_start_reg_rep__0_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__0_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__1_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__1_1\ : out STD_LOGIC;
    \int_ap_start_reg_rep__1_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__2_1\ : out STD_LOGIC;
    \int_ap_start_reg_rep__2_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__2_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__3_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__3_3\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_ap_start_reg_rep__4_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ap_start_reg_rep__4_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_ap_start_reg_rep__4_6\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    ColStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ColEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowStart : out STD_LOGIC_VECTOR ( 15 downto 0 );
    RowEnd : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K12 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K13 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K21 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K22 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    K23 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ROffset : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    interrupt : out STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_return_36_preg : in STD_LOGIC;
    ap_return_34_preg : in STD_LOGIC;
    ap_return_37_preg : in STD_LOGIC;
    ap_return_35_preg : in STD_LOGIC;
    \ap_return_16_preg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    pop : in STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_33_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_32_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_31_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_30_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_29_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_return_28_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_27_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_26_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_25_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_24_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_23_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_22_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_21_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_20_preg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_return_19_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_18_preg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_return_17_preg_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end bd_85a6_csc_0_CTRL_s_axi;

architecture STRUCTURE of bd_85a6_csc_0_CTRL_s_axi is
  signal BOffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal BOffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^block_entry3_proc_u0_ap_start\ : STD_LOGIC;
  signal ClampMin : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClampMin_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ClipMax_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^colend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^colstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal GOffset : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal GOffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^invideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^k11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K11_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^k33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^outvideoformat\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^roffset\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ROffset_2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rowend\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rowstart\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ap_return_34_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_return_35_preg[0]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal int_BOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_BOffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_BOffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClampMin_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClampMin_2[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_ClampMin_2[7]_i_3_n_5\ : STD_LOGIC;
  signal int_ClipMax0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ClipMax_20 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_ClipMax_2[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ColEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_ColStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_ColStart[15]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_GOffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_GOffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal \int_GOffset_2[9]_i_3_n_5\ : STD_LOGIC;
  signal \^int_goffset_reg[9]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal int_InVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_InVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal \int_InVideoFormat[7]_i_3_n_5\ : STD_LOGIC;
  signal int_K110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K11_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K11_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K120 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K12_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K12_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K13_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K13_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K21_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K21_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K220 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K22_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K22_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K23_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K23_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K31_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K31_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K320 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K32_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K32_2[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33[15]_i_1_n_5\ : STD_LOGIC;
  signal int_K33_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_K33_2[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_K33_2[15]_i_3_n_5\ : STD_LOGIC;
  signal \int_K33_2[15]_i_4_n_5\ : STD_LOGIC;
  signal int_OutVideoFormat0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_OutVideoFormat[7]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset[9]_i_1_n_5\ : STD_LOGIC;
  signal int_ROffset_20 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \int_ROffset_2[9]_i_1_n_5\ : STD_LOGIC;
  signal int_RowEnd0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowEnd[15]_i_1_n_5\ : STD_LOGIC;
  signal int_RowStart0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_RowStart[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal \^int_ap_start_reg_rep_0\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__0_1\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__1_1\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__2_1\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__3_0\ : STD_LOGIC;
  signal \^int_ap_start_reg_rep__4_1\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__0_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__1_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__2_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__3_n_5\ : STD_LOGIC;
  signal \int_ap_start_rep_i_1__4_n_5\ : STD_LOGIC;
  signal int_ap_start_rep_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_i_2_n_5 : STD_LOGIC;
  signal int_gie_i_3_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_height_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_height_reg_n_5_[15]\ : STD_LOGIC;
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal int_task_ap_done0 : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_4_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \int_width_reg_n_5_[12]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[13]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[14]\ : STD_LOGIC;
  signal \int_width_reg_n_5_[15]\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_36_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_15_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_16_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_17_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_18_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_19_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_10_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_11_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_12_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_13_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_14_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_7_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_8_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_10_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_11_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[1]_i_9_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[2]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[4]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[6]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \rdata_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_4_n_5\ : STD_LOGIC;
  signal \rdata_reg[9]_i_6_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[8]\ : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair47";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_BOffset[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_BOffset[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_BOffset[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_BOffset[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_BOffset[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_BOffset[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_BOffset[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_BOffset[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_BOffset[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_BOffset[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_BOffset_2[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_BOffset_2[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_BOffset_2[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_BOffset_2[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_BOffset_2[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_BOffset_2[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_BOffset_2[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_BOffset_2[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_BOffset_2[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_BOffset_2[9]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_ClampMin[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_ClampMin[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_ClampMin[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ClampMin[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_ClampMin[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_ClampMin[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_ClampMin[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_ClampMin[7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_ClampMin_2[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_ClampMin_2[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_ClampMin_2[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ClampMin_2[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_ClampMin_2[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_ClampMin_2[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_ClampMin_2[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_ClampMin_2[7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_ClipMax[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_ClipMax[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_ClipMax[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_ClipMax[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_ClipMax[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_ClipMax[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_ClipMax[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_ClipMax[7]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_ClipMax_2[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_ClipMax_2[1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_ClipMax_2[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_ClipMax_2[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_ClipMax_2[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_ClipMax_2[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_ClipMax_2[6]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_ClipMax_2[7]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_ColEnd[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_ColEnd[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_ColEnd[11]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_ColEnd[12]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_ColEnd[13]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_ColEnd[14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_ColEnd[15]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ColEnd[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_ColEnd[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_ColEnd[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_ColEnd[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ColEnd[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ColEnd[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_ColEnd[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColEnd[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_ColEnd[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_ColStart[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_ColStart[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_ColStart[11]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_ColStart[12]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_ColStart[13]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_ColStart[14]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_ColStart[15]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_ColStart[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_ColStart[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_ColStart[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_ColStart[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_ColStart[5]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_ColStart[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_ColStart[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_ColStart[8]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_ColStart[9]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_GOffset[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_GOffset[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_GOffset[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_GOffset[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_GOffset[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_GOffset[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_GOffset[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_GOffset[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_GOffset[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_GOffset[9]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_GOffset_2[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_GOffset_2[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_GOffset_2[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_GOffset_2[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_GOffset_2[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_GOffset_2[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_GOffset_2[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_GOffset_2[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_GOffset_2[8]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_GOffset_2[9]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_InVideoFormat[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_InVideoFormat[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_InVideoFormat[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_InVideoFormat[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_InVideoFormat[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_InVideoFormat[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_InVideoFormat[7]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_K11[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_K11[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_K11[11]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_K11[12]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_K11[13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_K11[14]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_K11[15]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_K11[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_K11[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K11[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K11[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K11[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K11[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K11[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K11[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_K11[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_K11_2[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_K11_2[10]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_K11_2[11]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_K11_2[12]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_K11_2[13]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_K11_2[14]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_K11_2[15]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_K11_2[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_K11_2[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_K11_2[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K11_2[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_K11_2[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_K11_2[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_K11_2[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_K11_2[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_K11_2[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_K12[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_K12[10]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_K12[11]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_K12[12]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_K12[13]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_K12[14]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_K12[15]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_K12[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_K12[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_K12[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_K12[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_K12[5]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_K12[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_K12[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_K12[8]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_K12[9]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_K12_2[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_K12_2[10]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_K12_2[11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_K12_2[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_K12_2[13]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_K12_2[14]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_K12_2[15]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_K12_2[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_K12_2[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_K12_2[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K12_2[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_K12_2[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_K12_2[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_K12_2[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_K12_2[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K12_2[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_K13[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_K13[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_K13[11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_K13[12]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_K13[13]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_K13[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_K13[15]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_K13[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_K13[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_K13[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K13[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K13[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K13[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K13[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K13[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_K13[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_K13_2[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_K13_2[10]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_K13_2[11]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_K13_2[12]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_K13_2[13]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_K13_2[14]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_K13_2[15]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_K13_2[1]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_K13_2[2]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_K13_2[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_K13_2[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_K13_2[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_K13_2[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_K13_2[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_K13_2[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_K13_2[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_K21[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_K21[10]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_K21[11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_K21[12]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_K21[13]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_K21[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_K21[15]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_K21[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_K21[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_K21[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_K21[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_K21[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_K21[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_K21[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_K21[8]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_K21[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_K21_2[0]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_K21_2[10]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_K21_2[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_K21_2[12]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_K21_2[13]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_K21_2[14]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_K21_2[15]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_K21_2[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_K21_2[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_K21_2[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K21_2[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K21_2[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_K21_2[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_K21_2[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_K21_2[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K21_2[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_K22[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_K22[10]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_K22[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_K22[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_K22[13]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_K22[14]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_K22[15]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_K22[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_K22[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_K22[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K22[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K22[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K22[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K22[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K22[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_K22[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_K22_2[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_K22_2[10]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_K22_2[11]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_K22_2[12]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_K22_2[13]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_K22_2[14]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_K22_2[15]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_K22_2[1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_K22_2[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_K22_2[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_K22_2[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_K22_2[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_K22_2[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_K22_2[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_K22_2[8]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_K22_2[9]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_K23[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_K23[10]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_K23[11]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_K23[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_K23[13]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_K23[14]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_K23[15]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_K23[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_K23[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_K23[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_K23[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_K23[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_K23[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_K23[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_K23[8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_K23[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_K23_2[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_K23_2[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_K23_2[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_K23_2[12]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_K23_2[13]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_K23_2[14]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_K23_2[15]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_K23_2[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_K23_2[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_K23_2[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K23_2[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K23_2[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_K23_2[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_K23_2[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_K23_2[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K23_2[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K31[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_K31[10]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_K31[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_K31[12]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_K31[13]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_K31[14]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_K31[15]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_K31[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_K31[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_K31[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K31[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K31[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K31[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K31[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K31[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_K31[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_K31_2[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_K31_2[10]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_K31_2[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_K31_2[12]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_K31_2[13]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_K31_2[14]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_K31_2[15]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_K31_2[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_K31_2[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_K31_2[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_K31_2[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_K31_2[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_K31_2[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_K31_2[7]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_K31_2[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_K31_2[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_K32[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_K32[10]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_K32[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_K32[12]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_K32[13]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_K32[14]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_K32[15]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_K32[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_K32[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_K32[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_K32[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_K32[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_K32[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_K32[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_K32[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_K32[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_K32_2[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_K32_2[10]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_K32_2[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_K32_2[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_K32_2[13]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_K32_2[14]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_K32_2[15]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_K32_2[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_K32_2[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_K32_2[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_K32_2[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K32_2[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K32_2[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_K32_2[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_K32_2[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K32_2[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_K33[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_K33[10]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_K33[11]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_K33[12]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_K33[13]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_K33[14]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_K33[15]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_K33[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_K33[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_K33[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_K33[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_K33[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_K33[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_K33[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_K33[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_K33[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_K33_2[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_K33_2[10]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_K33_2[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_K33_2[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_K33_2[13]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_K33_2[14]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_K33_2[15]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_K33_2[1]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_K33_2[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_K33_2[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_K33_2[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_K33_2[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_K33_2[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_K33_2[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_K33_2[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_K33_2[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_OutVideoFormat[7]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_ROffset[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_ROffset[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_ROffset[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_ROffset[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_ROffset[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_ROffset[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_ROffset[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_ROffset[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_ROffset[8]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_ROffset[9]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_ROffset_2[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_ROffset_2[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_ROffset_2[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_ROffset_2[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_ROffset_2[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_ROffset_2[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_ROffset_2[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_ROffset_2[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_ROffset_2[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_ROffset_2[9]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_RowEnd[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_RowEnd[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_RowEnd[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_RowEnd[12]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_RowEnd[13]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_RowEnd[14]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_RowEnd[15]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_RowEnd[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_RowEnd[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_RowEnd[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_RowEnd[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_RowEnd[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_RowEnd[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_RowEnd[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_RowEnd[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_RowEnd[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_RowStart[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_RowStart[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_RowStart[11]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_RowStart[12]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_RowStart[13]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_RowStart[14]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_RowStart[15]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_RowStart[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_RowStart[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_RowStart[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_RowStart[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_RowStart[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_RowStart[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_RowStart[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_RowStart[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_RowStart[9]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair46";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of int_ap_start_reg : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of int_ap_start_reg_rep : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__0\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__1\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__2\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__3\ : label is "int_ap_start_reg";
  attribute ORIG_CELL_NAME of \int_ap_start_reg_rep__4\ : label is "int_ap_start_reg";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of int_task_ap_done_i_4 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__32\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rdata[0]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rdata[15]_i_7\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rdata[7]_i_10\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rdata[7]_i_9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rdata[8]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rdata[9]_i_7\ : label is "soft_lutpair44";
begin
  Block_entry3_proc_U0_ap_start <= \^block_entry3_proc_u0_ap_start\;
  ColEnd(15 downto 0) <= \^colend\(15 downto 0);
  ColStart(15 downto 0) <= \^colstart\(15 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  InVideoFormat(7 downto 0) <= \^invideoformat\(7 downto 0);
  K11(15 downto 0) <= \^k11\(15 downto 0);
  K12(15 downto 0) <= \^k12\(15 downto 0);
  K13(15 downto 0) <= \^k13\(15 downto 0);
  K21(15 downto 0) <= \^k21\(15 downto 0);
  K22(15 downto 0) <= \^k22\(15 downto 0);
  K23(15 downto 0) <= \^k23\(15 downto 0);
  K31(15 downto 0) <= \^k31\(15 downto 0);
  K32(15 downto 0) <= \^k32\(15 downto 0);
  K33(15 downto 0) <= \^k33\(15 downto 0);
  OutVideoFormat(7 downto 0) <= \^outvideoformat\(7 downto 0);
  ROffset(9 downto 0) <= \^roffset\(9 downto 0);
  RowEnd(15 downto 0) <= \^rowend\(15 downto 0);
  RowStart(15 downto 0) <= \^rowstart\(15 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_GOffset_reg[9]_0\(5 downto 0) <= \^int_goffset_reg[9]_0\(5 downto 0);
  int_ap_start_reg_rep_0 <= \^int_ap_start_reg_rep_0\;
  \int_ap_start_reg_rep__0_1\ <= \^int_ap_start_reg_rep__0_1\;
  \int_ap_start_reg_rep__1_1\ <= \^int_ap_start_reg_rep__1_1\;
  \int_ap_start_reg_rep__2_1\ <= \^int_ap_start_reg_rep__2_1\;
  \int_ap_start_reg_rep__3_0\ <= \^int_ap_start_reg_rep__3_0\;
  \int_ap_start_reg_rep__4_1\ <= \^int_ap_start_reg_rep__4_1\;
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_ctrl_rvalid\,
      I3 => s_axi_CTRL_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CTRL_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_return_16_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => GOffset(0),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__3_0\,
      I3 => \ap_return_16_preg_reg[3]\(0),
      O => \int_GOffset_reg[3]_0\(0)
    );
\ap_return_16_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => GOffset(1),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__3_0\,
      I3 => \ap_return_16_preg_reg[3]\(1),
      O => \int_GOffset_reg[3]_0\(1)
    );
\ap_return_16_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => GOffset(2),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__3_0\,
      I3 => \ap_return_16_preg_reg[3]\(2),
      O => \int_GOffset_reg[3]_0\(2)
    );
\ap_return_16_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF20"
    )
        port map (
      I0 => GOffset(3),
      I1 => ap_done_reg,
      I2 => \^int_ap_start_reg_rep__3_0\,
      I3 => \ap_return_16_preg_reg[3]\(3),
      O => \int_GOffset_reg[3]_0\(3)
    );
\ap_return_17_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(0),
      I3 => \ap_return_17_preg_reg[9]\(0),
      O => \int_ap_start_reg_rep__4_6\(0)
    );
\ap_return_17_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(1),
      I3 => \ap_return_17_preg_reg[9]\(1),
      O => \int_ap_start_reg_rep__4_6\(1)
    );
\ap_return_17_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(2),
      I3 => \ap_return_17_preg_reg[9]\(2),
      O => \int_ap_start_reg_rep__4_6\(2)
    );
\ap_return_17_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(3),
      I3 => \ap_return_17_preg_reg[9]\(3),
      O => \int_ap_start_reg_rep__4_6\(3)
    );
\ap_return_17_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(4),
      I3 => \ap_return_17_preg_reg[9]\(4),
      O => \int_ap_start_reg_rep__4_6\(4)
    );
\ap_return_17_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(5),
      I3 => \ap_return_17_preg_reg[9]\(5),
      O => \int_ap_start_reg_rep__4_6\(5)
    );
\ap_return_17_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(6),
      I3 => \ap_return_17_preg_reg[9]\(6),
      O => \int_ap_start_reg_rep__4_6\(6)
    );
\ap_return_17_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(7),
      I3 => \ap_return_17_preg_reg[9]\(7),
      O => \int_ap_start_reg_rep__4_6\(7)
    );
\ap_return_17_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(8),
      I3 => \ap_return_17_preg_reg[9]\(8),
      O => \int_ap_start_reg_rep__4_6\(8)
    );
\ap_return_17_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset(9),
      I3 => \ap_return_17_preg_reg[9]\(9),
      O => \int_ap_start_reg_rep__4_6\(9)
    );
\ap_return_18_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(0),
      I3 => \ap_return_18_preg_reg[7]\(0),
      O => \int_ap_start_reg_rep__4_5\(0)
    );
\ap_return_18_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(1),
      I3 => \ap_return_18_preg_reg[7]\(1),
      O => \int_ap_start_reg_rep__4_5\(1)
    );
\ap_return_18_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(2),
      I3 => \ap_return_18_preg_reg[7]\(2),
      O => \int_ap_start_reg_rep__4_5\(2)
    );
\ap_return_18_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(3),
      I3 => \ap_return_18_preg_reg[7]\(3),
      O => \int_ap_start_reg_rep__4_5\(3)
    );
\ap_return_18_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(4),
      I3 => \ap_return_18_preg_reg[7]\(4),
      O => \int_ap_start_reg_rep__4_5\(4)
    );
\ap_return_18_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(5),
      I3 => \ap_return_18_preg_reg[7]\(5),
      O => \int_ap_start_reg_rep__4_5\(5)
    );
\ap_return_18_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(6),
      I3 => \ap_return_18_preg_reg[7]\(6),
      O => \int_ap_start_reg_rep__4_5\(6)
    );
\ap_return_18_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin(7),
      I3 => \ap_return_18_preg_reg[7]\(7),
      O => \int_ap_start_reg_rep__4_5\(7)
    );
\ap_return_19_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(0),
      I3 => \ap_return_19_preg_reg[7]\(0),
      O => \int_ap_start_reg_rep__4_4\(0)
    );
\ap_return_19_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(1),
      I3 => \ap_return_19_preg_reg[7]\(1),
      O => \int_ap_start_reg_rep__4_4\(1)
    );
\ap_return_19_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(2),
      I3 => \ap_return_19_preg_reg[7]\(2),
      O => \int_ap_start_reg_rep__4_4\(2)
    );
\ap_return_19_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(3),
      I3 => \ap_return_19_preg_reg[7]\(3),
      O => \int_ap_start_reg_rep__4_4\(3)
    );
\ap_return_19_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(4),
      I3 => \ap_return_19_preg_reg[7]\(4),
      O => \int_ap_start_reg_rep__4_4\(4)
    );
\ap_return_19_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(5),
      I3 => \ap_return_19_preg_reg[7]\(5),
      O => \int_ap_start_reg_rep__4_4\(5)
    );
\ap_return_19_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(6),
      I3 => \ap_return_19_preg_reg[7]\(6),
      O => \int_ap_start_reg_rep__4_4\(6)
    );
\ap_return_19_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax(7),
      I3 => \ap_return_19_preg_reg[7]\(7),
      O => \int_ap_start_reg_rep__4_4\(7)
    );
\ap_return_20_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(0),
      I3 => \ap_return_20_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__3_3\(0)
    );
\ap_return_20_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(10),
      I3 => \ap_return_20_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__3_3\(10)
    );
\ap_return_20_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(11),
      I3 => \ap_return_20_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__3_3\(11)
    );
\ap_return_20_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(12),
      I3 => \ap_return_20_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__3_3\(12)
    );
\ap_return_20_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(13),
      I3 => \ap_return_20_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__3_3\(13)
    );
\ap_return_20_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(14),
      I3 => \ap_return_20_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__3_3\(14)
    );
\ap_return_20_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(15),
      I3 => \ap_return_20_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__3_3\(15)
    );
\ap_return_20_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(1),
      I3 => \ap_return_20_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__3_3\(1)
    );
\ap_return_20_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(2),
      I3 => \ap_return_20_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__3_3\(2)
    );
\ap_return_20_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(3),
      I3 => \ap_return_20_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__3_3\(3)
    );
\ap_return_20_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(4),
      I3 => \ap_return_20_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__3_3\(4)
    );
\ap_return_20_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(5),
      I3 => \ap_return_20_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__3_3\(5)
    );
\ap_return_20_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(6),
      I3 => \ap_return_20_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__3_3\(6)
    );
\ap_return_20_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(7),
      I3 => \ap_return_20_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__3_3\(7)
    );
\ap_return_20_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(8),
      I3 => \ap_return_20_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__3_3\(8)
    );
\ap_return_20_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K11_2(9),
      I3 => \ap_return_20_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__3_3\(9)
    );
\ap_return_21_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(0),
      I3 => \ap_return_21_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__3_2\(0)
    );
\ap_return_21_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(10),
      I3 => \ap_return_21_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__3_2\(10)
    );
\ap_return_21_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(11),
      I3 => \ap_return_21_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__3_2\(11)
    );
\ap_return_21_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(12),
      I3 => \ap_return_21_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__3_2\(12)
    );
\ap_return_21_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(13),
      I3 => \ap_return_21_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__3_2\(13)
    );
\ap_return_21_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(14),
      I3 => \ap_return_21_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__3_2\(14)
    );
\ap_return_21_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(15),
      I3 => \ap_return_21_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__3_2\(15)
    );
\ap_return_21_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(1),
      I3 => \ap_return_21_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__3_2\(1)
    );
\ap_return_21_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(2),
      I3 => \ap_return_21_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__3_2\(2)
    );
\ap_return_21_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(3),
      I3 => \ap_return_21_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__3_2\(3)
    );
\ap_return_21_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(4),
      I3 => \ap_return_21_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__3_2\(4)
    );
\ap_return_21_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K12_2(5),
      I3 => \ap_return_21_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__3_2\(5)
    );
\ap_return_21_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(6),
      I3 => \ap_return_21_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__3_2\(6)
    );
\ap_return_21_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(7),
      I3 => \ap_return_21_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__3_2\(7)
    );
\ap_return_21_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(8),
      I3 => \ap_return_21_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__3_2\(8)
    );
\ap_return_21_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => K12_2(9),
      I3 => \ap_return_21_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__3_2\(9)
    );
\ap_return_22_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(0),
      I3 => \ap_return_22_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__2_3\(0)
    );
\ap_return_22_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(10),
      I3 => \ap_return_22_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__2_3\(10)
    );
\ap_return_22_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(11),
      I3 => \ap_return_22_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__2_3\(11)
    );
\ap_return_22_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(12),
      I3 => \ap_return_22_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__2_3\(12)
    );
\ap_return_22_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(13),
      I3 => \ap_return_22_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__2_3\(13)
    );
\ap_return_22_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(14),
      I3 => \ap_return_22_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__2_3\(14)
    );
\ap_return_22_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(15),
      I3 => \ap_return_22_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__2_3\(15)
    );
\ap_return_22_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(1),
      I3 => \ap_return_22_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__2_3\(1)
    );
\ap_return_22_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(2),
      I3 => \ap_return_22_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__2_3\(2)
    );
\ap_return_22_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(3),
      I3 => \ap_return_22_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__2_3\(3)
    );
\ap_return_22_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(4),
      I3 => \ap_return_22_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__2_3\(4)
    );
\ap_return_22_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(5),
      I3 => \ap_return_22_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__2_3\(5)
    );
\ap_return_22_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(6),
      I3 => \ap_return_22_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__2_3\(6)
    );
\ap_return_22_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(7),
      I3 => \ap_return_22_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__2_3\(7)
    );
\ap_return_22_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(8),
      I3 => \ap_return_22_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__2_3\(8)
    );
\ap_return_22_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K13_2(9),
      I3 => \ap_return_22_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__2_3\(9)
    );
\ap_return_23_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(0),
      I3 => \ap_return_23_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__2_2\(0)
    );
\ap_return_23_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(10),
      I3 => \ap_return_23_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__2_2\(10)
    );
\ap_return_23_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(11),
      I3 => \ap_return_23_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__2_2\(11)
    );
\ap_return_23_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(12),
      I3 => \ap_return_23_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__2_2\(12)
    );
\ap_return_23_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(13),
      I3 => \ap_return_23_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__2_2\(13)
    );
\ap_return_23_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(14),
      I3 => \ap_return_23_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__2_2\(14)
    );
\ap_return_23_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(15),
      I3 => \ap_return_23_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__2_2\(15)
    );
\ap_return_23_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(1),
      I3 => \ap_return_23_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__2_2\(1)
    );
\ap_return_23_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(2),
      I3 => \ap_return_23_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__2_2\(2)
    );
\ap_return_23_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(3),
      I3 => \ap_return_23_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__2_2\(3)
    );
\ap_return_23_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(4),
      I3 => \ap_return_23_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__2_2\(4)
    );
\ap_return_23_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(5),
      I3 => \ap_return_23_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__2_2\(5)
    );
\ap_return_23_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(6),
      I3 => \ap_return_23_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__2_2\(6)
    );
\ap_return_23_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(7),
      I3 => \ap_return_23_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__2_2\(7)
    );
\ap_return_23_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(8),
      I3 => \ap_return_23_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__2_2\(8)
    );
\ap_return_23_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K21_2(9),
      I3 => \ap_return_23_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__2_2\(9)
    );
\ap_return_24_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(0),
      I3 => \ap_return_24_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__2_0\(0)
    );
\ap_return_24_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(10),
      I3 => \ap_return_24_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__2_0\(10)
    );
\ap_return_24_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(11),
      I3 => \ap_return_24_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__2_0\(11)
    );
\ap_return_24_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K22_2(12),
      I3 => \ap_return_24_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__2_0\(12)
    );
\ap_return_24_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K22_2(13),
      I3 => \ap_return_24_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__2_0\(13)
    );
\ap_return_24_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K22_2(14),
      I3 => \ap_return_24_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__2_0\(14)
    );
\ap_return_24_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__2_1\,
      I1 => ap_done_reg,
      I2 => K22_2(15),
      I3 => \ap_return_24_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__2_0\(15)
    );
\ap_return_24_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(1),
      I3 => \ap_return_24_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__2_0\(1)
    );
\ap_return_24_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(2),
      I3 => \ap_return_24_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__2_0\(2)
    );
\ap_return_24_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(3),
      I3 => \ap_return_24_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__2_0\(3)
    );
\ap_return_24_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(4),
      I3 => \ap_return_24_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__2_0\(4)
    );
\ap_return_24_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(5),
      I3 => \ap_return_24_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__2_0\(5)
    );
\ap_return_24_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(6),
      I3 => \ap_return_24_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__2_0\(6)
    );
\ap_return_24_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(7),
      I3 => \ap_return_24_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__2_0\(7)
    );
\ap_return_24_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(8),
      I3 => \ap_return_24_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__2_0\(8)
    );
\ap_return_24_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K22_2(9),
      I3 => \ap_return_24_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__2_0\(9)
    );
\ap_return_25_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(0),
      I3 => \ap_return_25_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__1_2\(0)
    );
\ap_return_25_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(10),
      I3 => \ap_return_25_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__1_2\(10)
    );
\ap_return_25_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(11),
      I3 => \ap_return_25_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__1_2\(11)
    );
\ap_return_25_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(12),
      I3 => \ap_return_25_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__1_2\(12)
    );
\ap_return_25_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(13),
      I3 => \ap_return_25_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__1_2\(13)
    );
\ap_return_25_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(14),
      I3 => \ap_return_25_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__1_2\(14)
    );
\ap_return_25_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(15),
      I3 => \ap_return_25_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__1_2\(15)
    );
\ap_return_25_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(1),
      I3 => \ap_return_25_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__1_2\(1)
    );
\ap_return_25_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(2),
      I3 => \ap_return_25_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__1_2\(2)
    );
\ap_return_25_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(3),
      I3 => \ap_return_25_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__1_2\(3)
    );
\ap_return_25_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(4),
      I3 => \ap_return_25_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__1_2\(4)
    );
\ap_return_25_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(5),
      I3 => \ap_return_25_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__1_2\(5)
    );
\ap_return_25_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(6),
      I3 => \ap_return_25_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__1_2\(6)
    );
\ap_return_25_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(7),
      I3 => \ap_return_25_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__1_2\(7)
    );
\ap_return_25_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(8),
      I3 => \ap_return_25_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__1_2\(8)
    );
\ap_return_25_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K23_2(9),
      I3 => \ap_return_25_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__1_2\(9)
    );
\ap_return_26_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(0),
      I3 => \ap_return_26_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__1_0\(0)
    );
\ap_return_26_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(10),
      I3 => \ap_return_26_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__1_0\(10)
    );
\ap_return_26_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(11),
      I3 => \ap_return_26_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__1_0\(11)
    );
\ap_return_26_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(12),
      I3 => \ap_return_26_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__1_0\(12)
    );
\ap_return_26_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(13),
      I3 => \ap_return_26_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__1_0\(13)
    );
\ap_return_26_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(14),
      I3 => \ap_return_26_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__1_0\(14)
    );
\ap_return_26_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(15),
      I3 => \ap_return_26_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__1_0\(15)
    );
\ap_return_26_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(1),
      I3 => \ap_return_26_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__1_0\(1)
    );
\ap_return_26_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(2),
      I3 => \ap_return_26_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__1_0\(2)
    );
\ap_return_26_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(3),
      I3 => \ap_return_26_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__1_0\(3)
    );
\ap_return_26_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(4),
      I3 => \ap_return_26_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__1_0\(4)
    );
\ap_return_26_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(5),
      I3 => \ap_return_26_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__1_0\(5)
    );
\ap_return_26_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(6),
      I3 => \ap_return_26_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__1_0\(6)
    );
\ap_return_26_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(7),
      I3 => \ap_return_26_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__1_0\(7)
    );
\ap_return_26_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(8),
      I3 => \ap_return_26_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__1_0\(8)
    );
\ap_return_26_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__1_1\,
      I1 => ap_done_reg,
      I2 => K31_2(9),
      I3 => \ap_return_26_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__1_0\(9)
    );
\ap_return_27_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(0),
      I3 => \ap_return_27_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__0_3\(0)
    );
\ap_return_27_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(10),
      I3 => \ap_return_27_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__0_3\(10)
    );
\ap_return_27_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(11),
      I3 => \ap_return_27_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__0_3\(11)
    );
\ap_return_27_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(12),
      I3 => \ap_return_27_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__0_3\(12)
    );
\ap_return_27_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(13),
      I3 => \ap_return_27_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__0_3\(13)
    );
\ap_return_27_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(14),
      I3 => \ap_return_27_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__0_3\(14)
    );
\ap_return_27_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(15),
      I3 => \ap_return_27_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__0_3\(15)
    );
\ap_return_27_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(1),
      I3 => \ap_return_27_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__0_3\(1)
    );
\ap_return_27_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(2),
      I3 => \ap_return_27_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__0_3\(2)
    );
\ap_return_27_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(3),
      I3 => \ap_return_27_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__0_3\(3)
    );
\ap_return_27_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(4),
      I3 => \ap_return_27_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__0_3\(4)
    );
\ap_return_27_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(5),
      I3 => \ap_return_27_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__0_3\(5)
    );
\ap_return_27_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(6),
      I3 => \ap_return_27_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__0_3\(6)
    );
\ap_return_27_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(7),
      I3 => \ap_return_27_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__0_3\(7)
    );
\ap_return_27_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(8),
      I3 => \ap_return_27_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__0_3\(8)
    );
\ap_return_27_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K32_2(9),
      I3 => \ap_return_27_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__0_3\(9)
    );
\ap_return_28_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(0),
      I3 => \ap_return_28_preg_reg[15]\(0),
      O => \int_ap_start_reg_rep__0_2\(0)
    );
\ap_return_28_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(10),
      I3 => \ap_return_28_preg_reg[15]\(10),
      O => \int_ap_start_reg_rep__0_2\(10)
    );
\ap_return_28_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(11),
      I3 => \ap_return_28_preg_reg[15]\(11),
      O => \int_ap_start_reg_rep__0_2\(11)
    );
\ap_return_28_preg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(12),
      I3 => \ap_return_28_preg_reg[15]\(12),
      O => \int_ap_start_reg_rep__0_2\(12)
    );
\ap_return_28_preg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(13),
      I3 => \ap_return_28_preg_reg[15]\(13),
      O => \int_ap_start_reg_rep__0_2\(13)
    );
\ap_return_28_preg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(14),
      I3 => \ap_return_28_preg_reg[15]\(14),
      O => \int_ap_start_reg_rep__0_2\(14)
    );
\ap_return_28_preg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(15),
      I3 => \ap_return_28_preg_reg[15]\(15),
      O => \int_ap_start_reg_rep__0_2\(15)
    );
\ap_return_28_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(1),
      I3 => \ap_return_28_preg_reg[15]\(1),
      O => \int_ap_start_reg_rep__0_2\(1)
    );
\ap_return_28_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(2),
      I3 => \ap_return_28_preg_reg[15]\(2),
      O => \int_ap_start_reg_rep__0_2\(2)
    );
\ap_return_28_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(3),
      I3 => \ap_return_28_preg_reg[15]\(3),
      O => \int_ap_start_reg_rep__0_2\(3)
    );
\ap_return_28_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(4),
      I3 => \ap_return_28_preg_reg[15]\(4),
      O => \int_ap_start_reg_rep__0_2\(4)
    );
\ap_return_28_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(5),
      I3 => \ap_return_28_preg_reg[15]\(5),
      O => \int_ap_start_reg_rep__0_2\(5)
    );
\ap_return_28_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(6),
      I3 => \ap_return_28_preg_reg[15]\(6),
      O => \int_ap_start_reg_rep__0_2\(6)
    );
\ap_return_28_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(7),
      I3 => \ap_return_28_preg_reg[15]\(7),
      O => \int_ap_start_reg_rep__0_2\(7)
    );
\ap_return_28_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(8),
      I3 => \ap_return_28_preg_reg[15]\(8),
      O => \int_ap_start_reg_rep__0_2\(8)
    );
\ap_return_28_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => K33_2(9),
      I3 => \ap_return_28_preg_reg[15]\(9),
      O => \int_ap_start_reg_rep__0_2\(9)
    );
\ap_return_29_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(0),
      I3 => \ap_return_29_preg_reg[9]\(0),
      O => \int_ap_start_reg_rep__0_0\(0)
    );
\ap_return_29_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(1),
      I3 => \ap_return_29_preg_reg[9]\(1),
      O => \int_ap_start_reg_rep__0_0\(1)
    );
\ap_return_29_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(2),
      I3 => \ap_return_29_preg_reg[9]\(2),
      O => \int_ap_start_reg_rep__0_0\(2)
    );
\ap_return_29_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(3),
      I3 => \ap_return_29_preg_reg[9]\(3),
      O => \int_ap_start_reg_rep__0_0\(3)
    );
\ap_return_29_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(4),
      I3 => \ap_return_29_preg_reg[9]\(4),
      O => \int_ap_start_reg_rep__0_0\(4)
    );
\ap_return_29_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(5),
      I3 => \ap_return_29_preg_reg[9]\(5),
      O => \int_ap_start_reg_rep__0_0\(5)
    );
\ap_return_29_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(6),
      I3 => \ap_return_29_preg_reg[9]\(6),
      O => \int_ap_start_reg_rep__0_0\(6)
    );
\ap_return_29_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(7),
      I3 => \ap_return_29_preg_reg[9]\(7),
      O => \int_ap_start_reg_rep__0_0\(7)
    );
\ap_return_29_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(8),
      I3 => \ap_return_29_preg_reg[9]\(8),
      O => \int_ap_start_reg_rep__0_0\(8)
    );
\ap_return_29_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__0_1\,
      I1 => ap_done_reg,
      I2 => ROffset_2(9),
      I3 => \ap_return_29_preg_reg[9]\(9),
      O => \int_ap_start_reg_rep__0_0\(9)
    );
\ap_return_30_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(0),
      I3 => \ap_return_30_preg_reg[9]\(0),
      O => \int_ap_start_reg_rep__3_1\(0)
    );
\ap_return_30_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(1),
      I3 => \ap_return_30_preg_reg[9]\(1),
      O => \int_ap_start_reg_rep__3_1\(1)
    );
\ap_return_30_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(2),
      I3 => \ap_return_30_preg_reg[9]\(2),
      O => \int_ap_start_reg_rep__3_1\(2)
    );
\ap_return_30_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(3),
      I3 => \ap_return_30_preg_reg[9]\(3),
      O => \int_ap_start_reg_rep__3_1\(3)
    );
\ap_return_30_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(4),
      I3 => \ap_return_30_preg_reg[9]\(4),
      O => \int_ap_start_reg_rep__3_1\(4)
    );
\ap_return_30_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(5),
      I3 => \ap_return_30_preg_reg[9]\(5),
      O => \int_ap_start_reg_rep__3_1\(5)
    );
\ap_return_30_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(6),
      I3 => \ap_return_30_preg_reg[9]\(6),
      O => \int_ap_start_reg_rep__3_1\(6)
    );
\ap_return_30_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(7),
      I3 => \ap_return_30_preg_reg[9]\(7),
      O => \int_ap_start_reg_rep__3_1\(7)
    );
\ap_return_30_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(8),
      I3 => \ap_return_30_preg_reg[9]\(8),
      O => \int_ap_start_reg_rep__3_1\(8)
    );
\ap_return_30_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__3_0\,
      I1 => ap_done_reg,
      I2 => GOffset_2(9),
      I3 => \ap_return_30_preg_reg[9]\(9),
      O => \int_ap_start_reg_rep__3_1\(9)
    );
\ap_return_31_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(0),
      I3 => \ap_return_31_preg_reg[9]\(0),
      O => \int_ap_start_reg_rep__4_3\(0)
    );
\ap_return_31_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(1),
      I3 => \ap_return_31_preg_reg[9]\(1),
      O => \int_ap_start_reg_rep__4_3\(1)
    );
\ap_return_31_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(2),
      I3 => \ap_return_31_preg_reg[9]\(2),
      O => \int_ap_start_reg_rep__4_3\(2)
    );
\ap_return_31_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(3),
      I3 => \ap_return_31_preg_reg[9]\(3),
      O => \int_ap_start_reg_rep__4_3\(3)
    );
\ap_return_31_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(4),
      I3 => \ap_return_31_preg_reg[9]\(4),
      O => \int_ap_start_reg_rep__4_3\(4)
    );
\ap_return_31_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(5),
      I3 => \ap_return_31_preg_reg[9]\(5),
      O => \int_ap_start_reg_rep__4_3\(5)
    );
\ap_return_31_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(6),
      I3 => \ap_return_31_preg_reg[9]\(6),
      O => \int_ap_start_reg_rep__4_3\(6)
    );
\ap_return_31_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(7),
      I3 => \ap_return_31_preg_reg[9]\(7),
      O => \int_ap_start_reg_rep__4_3\(7)
    );
\ap_return_31_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(8),
      I3 => \ap_return_31_preg_reg[9]\(8),
      O => \int_ap_start_reg_rep__4_3\(8)
    );
\ap_return_31_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => BOffset_2(9),
      I3 => \ap_return_31_preg_reg[9]\(9),
      O => \int_ap_start_reg_rep__4_3\(9)
    );
\ap_return_32_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(0),
      I3 => \ap_return_32_preg_reg[7]\(0),
      O => \int_ap_start_reg_rep__4_2\(0)
    );
\ap_return_32_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(1),
      I3 => \ap_return_32_preg_reg[7]\(1),
      O => \int_ap_start_reg_rep__4_2\(1)
    );
\ap_return_32_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(2),
      I3 => \ap_return_32_preg_reg[7]\(2),
      O => \int_ap_start_reg_rep__4_2\(2)
    );
\ap_return_32_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(3),
      I3 => \ap_return_32_preg_reg[7]\(3),
      O => \int_ap_start_reg_rep__4_2\(3)
    );
\ap_return_32_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(4),
      I3 => \ap_return_32_preg_reg[7]\(4),
      O => \int_ap_start_reg_rep__4_2\(4)
    );
\ap_return_32_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(5),
      I3 => \ap_return_32_preg_reg[7]\(5),
      O => \int_ap_start_reg_rep__4_2\(5)
    );
\ap_return_32_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(6),
      I3 => \ap_return_32_preg_reg[7]\(6),
      O => \int_ap_start_reg_rep__4_2\(6)
    );
\ap_return_32_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClampMin_2(7),
      I3 => \ap_return_32_preg_reg[7]\(7),
      O => \int_ap_start_reg_rep__4_2\(7)
    );
\ap_return_33_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(0),
      I3 => \ap_return_33_preg_reg[7]\(0),
      O => \int_ap_start_reg_rep__4_0\(0)
    );
\ap_return_33_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(1),
      I3 => \ap_return_33_preg_reg[7]\(1),
      O => \int_ap_start_reg_rep__4_0\(1)
    );
\ap_return_33_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(2),
      I3 => \ap_return_33_preg_reg[7]\(2),
      O => \int_ap_start_reg_rep__4_0\(2)
    );
\ap_return_33_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(3),
      I3 => \ap_return_33_preg_reg[7]\(3),
      O => \int_ap_start_reg_rep__4_0\(3)
    );
\ap_return_33_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(4),
      I3 => \ap_return_33_preg_reg[7]\(4),
      O => \int_ap_start_reg_rep__4_0\(4)
    );
\ap_return_33_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(5),
      I3 => \ap_return_33_preg_reg[7]\(5),
      O => \int_ap_start_reg_rep__4_0\(5)
    );
\ap_return_33_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(6),
      I3 => \ap_return_33_preg_reg[7]\(6),
      O => \int_ap_start_reg_rep__4_0\(6)
    );
\ap_return_33_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep__4_1\,
      I1 => ap_done_reg,
      I2 => ClipMax_2(7),
      I3 => \ap_return_33_preg_reg[7]\(7),
      O => \int_ap_start_reg_rep__4_0\(7)
    );
\ap_return_34_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF54550000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^invideoformat\(7),
      I2 => \ap_return_34_preg[0]_i_2_n_5\,
      I3 => \^invideoformat\(0),
      I4 => \^int_ap_start_reg_rep_0\,
      I5 => ap_return_34_preg,
      O => Block_entry3_proc_U0_ap_return_34
    );
\ap_return_34_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^invideoformat\(5),
      I1 => \^invideoformat\(3),
      I2 => \^invideoformat\(2),
      I3 => \^invideoformat\(1),
      I4 => \^invideoformat\(4),
      I5 => \^invideoformat\(6),
      O => \ap_return_34_preg[0]_i_2_n_5\
    );
\ap_return_35_preg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF54550000"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \^outvideoformat\(7),
      I2 => \ap_return_35_preg[0]_i_2_n_5\,
      I3 => \^outvideoformat\(0),
      I4 => \^int_ap_start_reg_rep_0\,
      I5 => ap_return_35_preg,
      O => if_din(0)
    );
\ap_return_35_preg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \^outvideoformat\(5),
      I1 => \^outvideoformat\(3),
      I2 => \^outvideoformat\(2),
      I3 => \^outvideoformat\(1),
      I4 => \^outvideoformat\(4),
      I5 => \^outvideoformat\(6),
      O => \ap_return_35_preg[0]_i_2_n_5\
    );
\ap_return_36_preg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \ap_return_34_preg[0]_i_2_n_5\,
      I2 => \^invideoformat\(7),
      I3 => \^int_ap_start_reg_rep_0\,
      I4 => ap_return_36_preg,
      O => Block_entry3_proc_U0_ap_return_36
    );
\ap_return_37_preg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => ap_done_reg,
      I1 => \ap_return_35_preg[0]_i_2_n_5\,
      I2 => \^outvideoformat\(7),
      I3 => \^block_entry3_proc_u0_ap_start\,
      I4 => ap_return_37_preg,
      O => ap_done_reg_reg(0)
    );
\ap_return_38_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(0),
      I3 => \SRL_SIG_reg[0][11]_0\(0),
      O => int_ap_start_reg_rep_1(0)
    );
\ap_return_38_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(10),
      I3 => \SRL_SIG_reg[0][11]_0\(10),
      O => int_ap_start_reg_rep_1(10)
    );
\ap_return_38_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(11),
      I3 => \SRL_SIG_reg[0][11]_0\(11),
      O => int_ap_start_reg_rep_1(11)
    );
\ap_return_38_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(1),
      I3 => \SRL_SIG_reg[0][11]_0\(1),
      O => int_ap_start_reg_rep_1(1)
    );
\ap_return_38_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(2),
      I3 => \SRL_SIG_reg[0][11]_0\(2),
      O => int_ap_start_reg_rep_1(2)
    );
\ap_return_38_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(3),
      I3 => \SRL_SIG_reg[0][11]_0\(3),
      O => int_ap_start_reg_rep_1(3)
    );
\ap_return_38_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(4),
      I3 => \SRL_SIG_reg[0][11]_0\(4),
      O => int_ap_start_reg_rep_1(4)
    );
\ap_return_38_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(5),
      I3 => \SRL_SIG_reg[0][11]_0\(5),
      O => int_ap_start_reg_rep_1(5)
    );
\ap_return_38_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(6),
      I3 => \SRL_SIG_reg[0][11]_0\(6),
      O => int_ap_start_reg_rep_1(6)
    );
\ap_return_38_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(7),
      I3 => \SRL_SIG_reg[0][11]_0\(7),
      O => int_ap_start_reg_rep_1(7)
    );
\ap_return_38_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(8),
      I3 => \SRL_SIG_reg[0][11]_0\(8),
      O => int_ap_start_reg_rep_1(8)
    );
\ap_return_38_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => width(9),
      I3 => \SRL_SIG_reg[0][11]_0\(9),
      O => int_ap_start_reg_rep_1(9)
    );
\ap_return_39_preg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(0),
      I3 => \SRL_SIG_reg[0][11]\(0),
      O => D(0)
    );
\ap_return_39_preg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(10),
      I3 => \SRL_SIG_reg[0][11]\(10),
      O => D(10)
    );
\ap_return_39_preg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(11),
      I3 => \SRL_SIG_reg[0][11]\(11),
      O => D(11)
    );
\ap_return_39_preg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(1),
      I3 => \SRL_SIG_reg[0][11]\(1),
      O => D(1)
    );
\ap_return_39_preg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(2),
      I3 => \SRL_SIG_reg[0][11]\(2),
      O => D(2)
    );
\ap_return_39_preg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(3),
      I3 => \SRL_SIG_reg[0][11]\(3),
      O => D(3)
    );
\ap_return_39_preg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(4),
      I3 => \SRL_SIG_reg[0][11]\(4),
      O => D(4)
    );
\ap_return_39_preg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(5),
      I3 => \SRL_SIG_reg[0][11]\(5),
      O => D(5)
    );
\ap_return_39_preg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(6),
      I3 => \SRL_SIG_reg[0][11]\(6),
      O => D(6)
    );
\ap_return_39_preg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(7),
      I3 => \SRL_SIG_reg[0][11]\(7),
      O => D(7)
    );
\ap_return_39_preg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(8),
      I3 => \SRL_SIG_reg[0][11]\(8),
      O => D(8)
    );
\ap_return_39_preg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => height(9),
      I3 => \SRL_SIG_reg[0][11]\(9),
      O => D(9)
    );
ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => bPassThru_420_In_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      O => ap_sync_channel_write_bPassThru_420_In_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => bPassThru_420_Out_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      O => ap_sync_channel_write_bPassThru_420_Out_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => bPassThru_422_or_420_In_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      O => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
      O => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_36_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_BOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(0),
      O => int_BOffset0(0)
    );
\int_BOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(1),
      O => int_BOffset0(1)
    );
\int_BOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(2),
      O => int_BOffset0(2)
    );
\int_BOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(3),
      O => int_BOffset0(3)
    );
\int_BOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(4),
      O => int_BOffset0(4)
    );
\int_BOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(5),
      O => int_BOffset0(5)
    );
\int_BOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(6),
      O => int_BOffset0(6)
    );
\int_BOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset(7),
      O => int_BOffset0(7)
    );
\int_BOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(8),
      O => int_BOffset0(8)
    );
\int_BOffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_BOffset[9]_i_1_n_5\
    );
\int_BOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset(9),
      O => int_BOffset0(9)
    );
\int_BOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(0),
      O => int_BOffset_20(0)
    );
\int_BOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(1),
      O => int_BOffset_20(1)
    );
\int_BOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(2),
      O => int_BOffset_20(2)
    );
\int_BOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(3),
      O => int_BOffset_20(3)
    );
\int_BOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(4),
      O => int_BOffset_20(4)
    );
\int_BOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(5),
      O => int_BOffset_20(5)
    );
\int_BOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(6),
      O => int_BOffset_20(6)
    );
\int_BOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => BOffset_2(7),
      O => int_BOffset_20(7)
    );
\int_BOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset_2(8),
      O => int_BOffset_20(8)
    );
\int_BOffset_2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_GOffset_2[9]_i_3_n_5\,
      O => \int_BOffset_2[9]_i_1_n_5\
    );
\int_BOffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => BOffset_2(9),
      O => int_BOffset_20(9)
    );
\int_BOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(0),
      Q => BOffset_2(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(1),
      Q => BOffset_2(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(2),
      Q => BOffset_2(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(3),
      Q => BOffset_2(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(4),
      Q => BOffset_2(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(5),
      Q => BOffset_2(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(6),
      Q => BOffset_2(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(7),
      Q => BOffset_2(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(8),
      Q => BOffset_2(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset_2[9]_i_1_n_5\,
      D => int_BOffset_20(9),
      Q => BOffset_2(9),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(0),
      Q => BOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(1),
      Q => BOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(2),
      Q => BOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(3),
      Q => BOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(4),
      Q => BOffset(4),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(5),
      Q => BOffset(5),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(6),
      Q => BOffset(6),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(7),
      Q => BOffset(7),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(8),
      Q => BOffset(8),
      R => \^ap_rst_n_inv\
    );
\int_BOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_BOffset[9]_i_1_n_5\,
      D => int_BOffset0(9),
      Q => BOffset(9),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(0),
      O => int_ClampMin0(0)
    );
\int_ClampMin[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(1),
      O => int_ClampMin0(1)
    );
\int_ClampMin[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(2),
      O => int_ClampMin0(2)
    );
\int_ClampMin[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(3),
      O => int_ClampMin0(3)
    );
\int_ClampMin[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(4),
      O => int_ClampMin0(4)
    );
\int_ClampMin[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(5),
      O => int_ClampMin0(5)
    );
\int_ClampMin[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(6),
      O => int_ClampMin0(6)
    );
\int_ClampMin[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin[7]_i_1_n_5\
    );
\int_ClampMin[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin(7),
      O => int_ClampMin0(7)
    );
\int_ClampMin_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(0),
      O => int_ClampMin_20(0)
    );
\int_ClampMin_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(1),
      O => int_ClampMin_20(1)
    );
\int_ClampMin_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(2),
      O => int_ClampMin_20(2)
    );
\int_ClampMin_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(3),
      O => int_ClampMin_20(3)
    );
\int_ClampMin_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(4),
      O => int_ClampMin_20(4)
    );
\int_ClampMin_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(5),
      O => int_ClampMin_20(5)
    );
\int_ClampMin_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(6),
      O => int_ClampMin_20(6)
    );
\int_ClampMin_2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_ClampMin_2[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_ClampMin_2[7]_i_1_n_5\
    );
\int_ClampMin_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClampMin_2(7),
      O => int_ClampMin_20(7)
    );
\int_ClampMin_2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[7]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \int_K33_2[15]_i_4_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ClampMin_2[7]_i_3_n_5\
    );
\int_ClampMin_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(0),
      Q => ClampMin_2(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(1),
      Q => ClampMin_2(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(2),
      Q => ClampMin_2(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(3),
      Q => ClampMin_2(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(4),
      Q => ClampMin_2(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(5),
      Q => ClampMin_2(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(6),
      Q => ClampMin_2(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin_2[7]_i_1_n_5\,
      D => int_ClampMin_20(7),
      Q => ClampMin_2(7),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(0),
      Q => ClampMin(0),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(1),
      Q => ClampMin(1),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(2),
      Q => ClampMin(2),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(3),
      Q => ClampMin(3),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(4),
      Q => ClampMin(4),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(5),
      Q => ClampMin(5),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(6),
      Q => ClampMin(6),
      R => \^ap_rst_n_inv\
    );
\int_ClampMin_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClampMin[7]_i_1_n_5\,
      D => int_ClampMin0(7),
      Q => ClampMin(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(0),
      O => int_ClipMax0(0)
    );
\int_ClipMax[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(1),
      O => int_ClipMax0(1)
    );
\int_ClipMax[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(2),
      O => int_ClipMax0(2)
    );
\int_ClipMax[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(3),
      O => int_ClipMax0(3)
    );
\int_ClipMax[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(4),
      O => int_ClipMax0(4)
    );
\int_ClipMax[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(5),
      O => int_ClipMax0(5)
    );
\int_ClipMax[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(6),
      O => int_ClipMax0(6)
    );
\int_ClipMax[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ClipMax[7]_i_1_n_5\
    );
\int_ClipMax[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax(7),
      O => int_ClipMax0(7)
    );
\int_ClipMax_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(0),
      O => int_ClipMax_20(0)
    );
\int_ClipMax_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(1),
      O => int_ClipMax_20(1)
    );
\int_ClipMax_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(2),
      O => int_ClipMax_20(2)
    );
\int_ClipMax_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(3),
      O => int_ClipMax_20(3)
    );
\int_ClipMax_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(4),
      O => int_ClipMax_20(4)
    );
\int_ClipMax_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(5),
      O => int_ClipMax_20(5)
    );
\int_ClipMax_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(6),
      O => int_ClipMax_20(6)
    );
\int_ClipMax_2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_ClampMin_2[7]_i_3_n_5\,
      O => \int_ClipMax_2[7]_i_1_n_5\
    );
\int_ClipMax_2[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ClipMax_2(7),
      O => int_ClipMax_20(7)
    );
\int_ClipMax_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(0),
      Q => ClipMax_2(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(1),
      Q => ClipMax_2(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(2),
      Q => ClipMax_2(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(3),
      Q => ClipMax_2(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(4),
      Q => ClipMax_2(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(5),
      Q => ClipMax_2(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(6),
      Q => ClipMax_2(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax_2[7]_i_1_n_5\,
      D => int_ClipMax_20(7),
      Q => ClipMax_2(7),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(0),
      Q => ClipMax(0),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(1),
      Q => ClipMax(1),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(2),
      Q => ClipMax(2),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(3),
      Q => ClipMax(3),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(4),
      Q => ClipMax(4),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(5),
      Q => ClipMax(5),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(6),
      Q => ClipMax(6),
      R => \^ap_rst_n_inv\
    );
\int_ClipMax_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ClipMax[7]_i_1_n_5\,
      D => int_ClipMax0(7),
      Q => ClipMax(7),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(0),
      O => int_ColEnd0(0)
    );
\int_ColEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(10),
      O => int_ColEnd0(10)
    );
\int_ColEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(11),
      O => int_ColEnd0(11)
    );
\int_ColEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(12),
      O => int_ColEnd0(12)
    );
\int_ColEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(13),
      O => int_ColEnd0(13)
    );
\int_ColEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(14),
      O => int_ColEnd0(14)
    );
\int_ColEnd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_ColEnd[15]_i_1_n_5\
    );
\int_ColEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(15),
      O => int_ColEnd0(15)
    );
\int_ColEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(1),
      O => int_ColEnd0(1)
    );
\int_ColEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(2),
      O => int_ColEnd0(2)
    );
\int_ColEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(3),
      O => int_ColEnd0(3)
    );
\int_ColEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(4),
      O => int_ColEnd0(4)
    );
\int_ColEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(5),
      O => int_ColEnd0(5)
    );
\int_ColEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(6),
      O => int_ColEnd0(6)
    );
\int_ColEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colend\(7),
      O => int_ColEnd0(7)
    );
\int_ColEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(8),
      O => int_ColEnd0(8)
    );
\int_ColEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colend\(9),
      O => int_ColEnd0(9)
    );
\int_ColEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(0),
      Q => \^colend\(0),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(10),
      Q => \^colend\(10),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(11),
      Q => \^colend\(11),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(12),
      Q => \^colend\(12),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(13),
      Q => \^colend\(13),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(14),
      Q => \^colend\(14),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(15),
      Q => \^colend\(15),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(1),
      Q => \^colend\(1),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(2),
      Q => \^colend\(2),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(3),
      Q => \^colend\(3),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(4),
      Q => \^colend\(4),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(5),
      Q => \^colend\(5),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(6),
      Q => \^colend\(6),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(7),
      Q => \^colend\(7),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(8),
      Q => \^colend\(8),
      R => \^ap_rst_n_inv\
    );
\int_ColEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColEnd[15]_i_1_n_5\,
      D => int_ColEnd0(9),
      Q => \^colend\(9),
      R => \^ap_rst_n_inv\
    );
\int_ColStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(0),
      O => int_ColStart0(0)
    );
\int_ColStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(10),
      O => int_ColStart0(10)
    );
\int_ColStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(11),
      O => int_ColStart0(11)
    );
\int_ColStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(12),
      O => int_ColStart0(12)
    );
\int_ColStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(13),
      O => int_ColStart0(13)
    );
\int_ColStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(14),
      O => int_ColStart0(14)
    );
\int_ColStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_ColStart[15]_i_1_n_5\
    );
\int_ColStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(15),
      O => int_ColStart0(15)
    );
\int_ColStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(1),
      O => int_ColStart0(1)
    );
\int_ColStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(2),
      O => int_ColStart0(2)
    );
\int_ColStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(3),
      O => int_ColStart0(3)
    );
\int_ColStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(4),
      O => int_ColStart0(4)
    );
\int_ColStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(5),
      O => int_ColStart0(5)
    );
\int_ColStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(6),
      O => int_ColStart0(6)
    );
\int_ColStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^colstart\(7),
      O => int_ColStart0(7)
    );
\int_ColStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(8),
      O => int_ColStart0(8)
    );
\int_ColStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^colstart\(9),
      O => int_ColStart0(9)
    );
\int_ColStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(0),
      Q => \^colstart\(0),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(10),
      Q => \^colstart\(10),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(11),
      Q => \^colstart\(11),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(12),
      Q => \^colstart\(12),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(13),
      Q => \^colstart\(13),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(14),
      Q => \^colstart\(14),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(15),
      Q => \^colstart\(15),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(1),
      Q => \^colstart\(1),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(2),
      Q => \^colstart\(2),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(3),
      Q => \^colstart\(3),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(4),
      Q => \^colstart\(4),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(5),
      Q => \^colstart\(5),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(6),
      Q => \^colstart\(6),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(7),
      Q => \^colstart\(7),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(8),
      Q => \^colstart\(8),
      R => \^ap_rst_n_inv\
    );
\int_ColStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColStart[15]_i_1_n_5\,
      D => int_ColStart0(9),
      Q => \^colstart\(9),
      R => \^ap_rst_n_inv\
    );
\int_GOffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(0),
      O => int_GOffset0(0)
    );
\int_GOffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(1),
      O => int_GOffset0(1)
    );
\int_GOffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(2),
      O => int_GOffset0(2)
    );
\int_GOffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset(3),
      O => int_GOffset0(3)
    );
\int_GOffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_goffset_reg[9]_0\(0),
      O => int_GOffset0(4)
    );
\int_GOffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_goffset_reg[9]_0\(1),
      O => int_GOffset0(5)
    );
\int_GOffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_goffset_reg[9]_0\(2),
      O => int_GOffset0(6)
    );
\int_GOffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_goffset_reg[9]_0\(3),
      O => int_GOffset0(7)
    );
\int_GOffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_goffset_reg[9]_0\(4),
      O => int_GOffset0(8)
    );
\int_GOffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset[9]_i_1_n_5\
    );
\int_GOffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_goffset_reg[9]_0\(5),
      O => int_GOffset0(9)
    );
\int_GOffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(0),
      O => int_GOffset_20(0)
    );
\int_GOffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(1),
      O => int_GOffset_20(1)
    );
\int_GOffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(2),
      O => int_GOffset_20(2)
    );
\int_GOffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(3),
      O => int_GOffset_20(3)
    );
\int_GOffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(4),
      O => int_GOffset_20(4)
    );
\int_GOffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(5),
      O => int_GOffset_20(5)
    );
\int_GOffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(6),
      O => int_GOffset_20(6)
    );
\int_GOffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => GOffset_2(7),
      O => int_GOffset_20(7)
    );
\int_GOffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset_2(8),
      O => int_GOffset_20(8)
    );
\int_GOffset_2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_GOffset_2[9]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_GOffset_2[9]_i_1_n_5\
    );
\int_GOffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => GOffset_2(9),
      O => int_GOffset_20(9)
    );
\int_GOffset_2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_K33_2[15]_i_4_n_5\,
      I3 => \waddr_reg_n_5_[8]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => \int_GOffset_2[9]_i_3_n_5\
    );
\int_GOffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(0),
      Q => GOffset_2(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(1),
      Q => GOffset_2(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(2),
      Q => GOffset_2(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(3),
      Q => GOffset_2(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(4),
      Q => GOffset_2(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(5),
      Q => GOffset_2(5),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(6),
      Q => GOffset_2(6),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(7),
      Q => GOffset_2(7),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(8),
      Q => GOffset_2(8),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset_2[9]_i_1_n_5\,
      D => int_GOffset_20(9),
      Q => GOffset_2(9),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(0),
      Q => GOffset(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(1),
      Q => GOffset(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(2),
      Q => GOffset(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(3),
      Q => GOffset(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(4),
      Q => \^int_goffset_reg[9]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(5),
      Q => \^int_goffset_reg[9]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(6),
      Q => \^int_goffset_reg[9]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(7),
      Q => \^int_goffset_reg[9]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(8),
      Q => \^int_goffset_reg[9]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_GOffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_GOffset[9]_i_1_n_5\,
      D => int_GOffset0(9),
      Q => \^int_goffset_reg[9]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(0),
      O => int_InVideoFormat0(0)
    );
\int_InVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(1),
      O => int_InVideoFormat0(1)
    );
\int_InVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(2),
      O => int_InVideoFormat0(2)
    );
\int_InVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(3),
      O => int_InVideoFormat0(3)
    );
\int_InVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(4),
      O => int_InVideoFormat0(4)
    );
\int_InVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(5),
      O => int_InVideoFormat0(5)
    );
\int_InVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(6),
      O => int_InVideoFormat0(6)
    );
\int_InVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_InVideoFormat[7]_i_1_n_5\
    );
\int_InVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^invideoformat\(7),
      O => int_InVideoFormat0(7)
    );
\int_InVideoFormat[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[0]\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_5_[1]\,
      I5 => \waddr_reg_n_5_[8]\,
      O => \int_InVideoFormat[7]_i_3_n_5\
    );
\int_InVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(0),
      Q => \^invideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(1),
      Q => \^invideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(2),
      Q => \^invideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(3),
      Q => \^invideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(4),
      Q => \^invideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(5),
      Q => \^invideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(6),
      Q => \^invideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_InVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_InVideoFormat[7]_i_1_n_5\,
      D => int_InVideoFormat0(7),
      Q => \^invideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(0),
      O => int_K110(0)
    );
\int_K11[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(10),
      O => int_K110(10)
    );
\int_K11[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(11),
      O => int_K110(11)
    );
\int_K11[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(12),
      O => int_K110(12)
    );
\int_K11[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(13),
      O => int_K110(13)
    );
\int_K11[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(14),
      O => int_K110(14)
    );
\int_K11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K11[15]_i_1_n_5\
    );
\int_K11[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(15),
      O => int_K110(15)
    );
\int_K11[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(1),
      O => int_K110(1)
    );
\int_K11[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(2),
      O => int_K110(2)
    );
\int_K11[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(3),
      O => int_K110(3)
    );
\int_K11[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(4),
      O => int_K110(4)
    );
\int_K11[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(5),
      O => int_K110(5)
    );
\int_K11[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(6),
      O => int_K110(6)
    );
\int_K11[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k11\(7),
      O => int_K110(7)
    );
\int_K11[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(8),
      O => int_K110(8)
    );
\int_K11[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k11\(9),
      O => int_K110(9)
    );
\int_K11_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(0),
      O => int_K11_20(0)
    );
\int_K11_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(10),
      O => int_K11_20(10)
    );
\int_K11_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(11),
      O => int_K11_20(11)
    );
\int_K11_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(12),
      O => int_K11_20(12)
    );
\int_K11_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(13),
      O => int_K11_20(13)
    );
\int_K11_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(14),
      O => int_K11_20(14)
    );
\int_K11_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K11_2[15]_i_1_n_5\
    );
\int_K11_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(15),
      O => int_K11_20(15)
    );
\int_K11_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(1),
      O => int_K11_20(1)
    );
\int_K11_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(2),
      O => int_K11_20(2)
    );
\int_K11_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(3),
      O => int_K11_20(3)
    );
\int_K11_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(4),
      O => int_K11_20(4)
    );
\int_K11_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(5),
      O => int_K11_20(5)
    );
\int_K11_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(6),
      O => int_K11_20(6)
    );
\int_K11_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K11_2(7),
      O => int_K11_20(7)
    );
\int_K11_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(8),
      O => int_K11_20(8)
    );
\int_K11_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K11_2(9),
      O => int_K11_20(9)
    );
\int_K11_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(0),
      Q => K11_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(10),
      Q => K11_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(11),
      Q => K11_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(12),
      Q => K11_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(13),
      Q => K11_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(14),
      Q => K11_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(15),
      Q => K11_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(1),
      Q => K11_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(2),
      Q => K11_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(3),
      Q => K11_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(4),
      Q => K11_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(5),
      Q => K11_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(6),
      Q => K11_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(7),
      Q => K11_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(8),
      Q => K11_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11_2[15]_i_1_n_5\,
      D => int_K11_20(9),
      Q => K11_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(0),
      Q => \^k11\(0),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(10),
      Q => \^k11\(10),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(11),
      Q => \^k11\(11),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(12),
      Q => \^k11\(12),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(13),
      Q => \^k11\(13),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(14),
      Q => \^k11\(14),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(15),
      Q => \^k11\(15),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(1),
      Q => \^k11\(1),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(2),
      Q => \^k11\(2),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(3),
      Q => \^k11\(3),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(4),
      Q => \^k11\(4),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(5),
      Q => \^k11\(5),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(6),
      Q => \^k11\(6),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(7),
      Q => \^k11\(7),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(8),
      Q => \^k11\(8),
      R => \^ap_rst_n_inv\
    );
\int_K11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K11[15]_i_1_n_5\,
      D => int_K110(9),
      Q => \^k11\(9),
      R => \^ap_rst_n_inv\
    );
\int_K12[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(0),
      O => int_K120(0)
    );
\int_K12[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(10),
      O => int_K120(10)
    );
\int_K12[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(11),
      O => int_K120(11)
    );
\int_K12[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(12),
      O => int_K120(12)
    );
\int_K12[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(13),
      O => int_K120(13)
    );
\int_K12[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(14),
      O => int_K120(14)
    );
\int_K12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K12[15]_i_1_n_5\
    );
\int_K12[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(15),
      O => int_K120(15)
    );
\int_K12[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(1),
      O => int_K120(1)
    );
\int_K12[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(2),
      O => int_K120(2)
    );
\int_K12[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(3),
      O => int_K120(3)
    );
\int_K12[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(4),
      O => int_K120(4)
    );
\int_K12[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(5),
      O => int_K120(5)
    );
\int_K12[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(6),
      O => int_K120(6)
    );
\int_K12[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k12\(7),
      O => int_K120(7)
    );
\int_K12[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(8),
      O => int_K120(8)
    );
\int_K12[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k12\(9),
      O => int_K120(9)
    );
\int_K12_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(0),
      O => int_K12_20(0)
    );
\int_K12_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(10),
      O => int_K12_20(10)
    );
\int_K12_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(11),
      O => int_K12_20(11)
    );
\int_K12_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(12),
      O => int_K12_20(12)
    );
\int_K12_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(13),
      O => int_K12_20(13)
    );
\int_K12_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(14),
      O => int_K12_20(14)
    );
\int_K12_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_K12_2[15]_i_1_n_5\
    );
\int_K12_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(15),
      O => int_K12_20(15)
    );
\int_K12_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(1),
      O => int_K12_20(1)
    );
\int_K12_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(2),
      O => int_K12_20(2)
    );
\int_K12_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(3),
      O => int_K12_20(3)
    );
\int_K12_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(4),
      O => int_K12_20(4)
    );
\int_K12_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(5),
      O => int_K12_20(5)
    );
\int_K12_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(6),
      O => int_K12_20(6)
    );
\int_K12_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K12_2(7),
      O => int_K12_20(7)
    );
\int_K12_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(8),
      O => int_K12_20(8)
    );
\int_K12_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K12_2(9),
      O => int_K12_20(9)
    );
\int_K12_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(0),
      Q => K12_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(10),
      Q => K12_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(11),
      Q => K12_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(12),
      Q => K12_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(13),
      Q => K12_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(14),
      Q => K12_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(15),
      Q => K12_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(1),
      Q => K12_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(2),
      Q => K12_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(3),
      Q => K12_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(4),
      Q => K12_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(5),
      Q => K12_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(6),
      Q => K12_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(7),
      Q => K12_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(8),
      Q => K12_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12_2[15]_i_1_n_5\,
      D => int_K12_20(9),
      Q => K12_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(0),
      Q => \^k12\(0),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(10),
      Q => \^k12\(10),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(11),
      Q => \^k12\(11),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(12),
      Q => \^k12\(12),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(13),
      Q => \^k12\(13),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(14),
      Q => \^k12\(14),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(15),
      Q => \^k12\(15),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(1),
      Q => \^k12\(1),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(2),
      Q => \^k12\(2),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(3),
      Q => \^k12\(3),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(4),
      Q => \^k12\(4),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(5),
      Q => \^k12\(5),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(6),
      Q => \^k12\(6),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(7),
      Q => \^k12\(7),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(8),
      Q => \^k12\(8),
      R => \^ap_rst_n_inv\
    );
\int_K12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K12[15]_i_1_n_5\,
      D => int_K120(9),
      Q => \^k12\(9),
      R => \^ap_rst_n_inv\
    );
\int_K13[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(0),
      O => int_K130(0)
    );
\int_K13[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(10),
      O => int_K130(10)
    );
\int_K13[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(11),
      O => int_K130(11)
    );
\int_K13[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(12),
      O => int_K130(12)
    );
\int_K13[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(13),
      O => int_K130(13)
    );
\int_K13[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(14),
      O => int_K130(14)
    );
\int_K13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K13[15]_i_1_n_5\
    );
\int_K13[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(15),
      O => int_K130(15)
    );
\int_K13[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(1),
      O => int_K130(1)
    );
\int_K13[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(2),
      O => int_K130(2)
    );
\int_K13[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(3),
      O => int_K130(3)
    );
\int_K13[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(4),
      O => int_K130(4)
    );
\int_K13[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(5),
      O => int_K130(5)
    );
\int_K13[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(6),
      O => int_K130(6)
    );
\int_K13[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k13\(7),
      O => int_K130(7)
    );
\int_K13[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(8),
      O => int_K130(8)
    );
\int_K13[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k13\(9),
      O => int_K130(9)
    );
\int_K13_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(0),
      O => int_K13_20(0)
    );
\int_K13_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(10),
      O => int_K13_20(10)
    );
\int_K13_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(11),
      O => int_K13_20(11)
    );
\int_K13_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(12),
      O => int_K13_20(12)
    );
\int_K13_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(13),
      O => int_K13_20(13)
    );
\int_K13_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(14),
      O => int_K13_20(14)
    );
\int_K13_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \int_InVideoFormat[7]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K13_2[15]_i_1_n_5\
    );
\int_K13_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(15),
      O => int_K13_20(15)
    );
\int_K13_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(1),
      O => int_K13_20(1)
    );
\int_K13_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(2),
      O => int_K13_20(2)
    );
\int_K13_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(3),
      O => int_K13_20(3)
    );
\int_K13_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(4),
      O => int_K13_20(4)
    );
\int_K13_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(5),
      O => int_K13_20(5)
    );
\int_K13_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(6),
      O => int_K13_20(6)
    );
\int_K13_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K13_2(7),
      O => int_K13_20(7)
    );
\int_K13_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(8),
      O => int_K13_20(8)
    );
\int_K13_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K13_2(9),
      O => int_K13_20(9)
    );
\int_K13_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(0),
      Q => K13_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(10),
      Q => K13_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(11),
      Q => K13_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(12),
      Q => K13_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(13),
      Q => K13_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(14),
      Q => K13_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(15),
      Q => K13_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(1),
      Q => K13_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(2),
      Q => K13_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(3),
      Q => K13_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(4),
      Q => K13_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(5),
      Q => K13_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(6),
      Q => K13_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(7),
      Q => K13_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(8),
      Q => K13_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13_2[15]_i_1_n_5\,
      D => int_K13_20(9),
      Q => K13_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(0),
      Q => \^k13\(0),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(10),
      Q => \^k13\(10),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(11),
      Q => \^k13\(11),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(12),
      Q => \^k13\(12),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(13),
      Q => \^k13\(13),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(14),
      Q => \^k13\(14),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(15),
      Q => \^k13\(15),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(1),
      Q => \^k13\(1),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(2),
      Q => \^k13\(2),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(3),
      Q => \^k13\(3),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(4),
      Q => \^k13\(4),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(5),
      Q => \^k13\(5),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(6),
      Q => \^k13\(6),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(7),
      Q => \^k13\(7),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(8),
      Q => \^k13\(8),
      R => \^ap_rst_n_inv\
    );
\int_K13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K13[15]_i_1_n_5\,
      D => int_K130(9),
      Q => \^k13\(9),
      R => \^ap_rst_n_inv\
    );
\int_K21[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(0),
      O => int_K210(0)
    );
\int_K21[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(10),
      O => int_K210(10)
    );
\int_K21[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(11),
      O => int_K210(11)
    );
\int_K21[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(12),
      O => int_K210(12)
    );
\int_K21[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(13),
      O => int_K210(13)
    );
\int_K21[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(14),
      O => int_K210(14)
    );
\int_K21[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K21[15]_i_1_n_5\
    );
\int_K21[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(15),
      O => int_K210(15)
    );
\int_K21[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(1),
      O => int_K210(1)
    );
\int_K21[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(2),
      O => int_K210(2)
    );
\int_K21[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(3),
      O => int_K210(3)
    );
\int_K21[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(4),
      O => int_K210(4)
    );
\int_K21[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(5),
      O => int_K210(5)
    );
\int_K21[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(6),
      O => int_K210(6)
    );
\int_K21[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k21\(7),
      O => int_K210(7)
    );
\int_K21[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(8),
      O => int_K210(8)
    );
\int_K21[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k21\(9),
      O => int_K210(9)
    );
\int_K21_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(0),
      O => int_K21_20(0)
    );
\int_K21_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(10),
      O => int_K21_20(10)
    );
\int_K21_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(11),
      O => int_K21_20(11)
    );
\int_K21_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(12),
      O => int_K21_20(12)
    );
\int_K21_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(13),
      O => int_K21_20(13)
    );
\int_K21_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(14),
      O => int_K21_20(14)
    );
\int_K21_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_K21_2[15]_i_1_n_5\
    );
\int_K21_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(15),
      O => int_K21_20(15)
    );
\int_K21_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(1),
      O => int_K21_20(1)
    );
\int_K21_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(2),
      O => int_K21_20(2)
    );
\int_K21_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(3),
      O => int_K21_20(3)
    );
\int_K21_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(4),
      O => int_K21_20(4)
    );
\int_K21_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(5),
      O => int_K21_20(5)
    );
\int_K21_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(6),
      O => int_K21_20(6)
    );
\int_K21_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K21_2(7),
      O => int_K21_20(7)
    );
\int_K21_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(8),
      O => int_K21_20(8)
    );
\int_K21_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K21_2(9),
      O => int_K21_20(9)
    );
\int_K21_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(0),
      Q => K21_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(10),
      Q => K21_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(11),
      Q => K21_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(12),
      Q => K21_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(13),
      Q => K21_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(14),
      Q => K21_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(15),
      Q => K21_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(1),
      Q => K21_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(2),
      Q => K21_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(3),
      Q => K21_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(4),
      Q => K21_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(5),
      Q => K21_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(6),
      Q => K21_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(7),
      Q => K21_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(8),
      Q => K21_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21_2[15]_i_1_n_5\,
      D => int_K21_20(9),
      Q => K21_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(0),
      Q => \^k21\(0),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(10),
      Q => \^k21\(10),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(11),
      Q => \^k21\(11),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(12),
      Q => \^k21\(12),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(13),
      Q => \^k21\(13),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(14),
      Q => \^k21\(14),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(15),
      Q => \^k21\(15),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(1),
      Q => \^k21\(1),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(2),
      Q => \^k21\(2),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(3),
      Q => \^k21\(3),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(4),
      Q => \^k21\(4),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(5),
      Q => \^k21\(5),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(6),
      Q => \^k21\(6),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(7),
      Q => \^k21\(7),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(8),
      Q => \^k21\(8),
      R => \^ap_rst_n_inv\
    );
\int_K21_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K21[15]_i_1_n_5\,
      D => int_K210(9),
      Q => \^k21\(9),
      R => \^ap_rst_n_inv\
    );
\int_K22[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(0),
      O => int_K220(0)
    );
\int_K22[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(10),
      O => int_K220(10)
    );
\int_K22[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(11),
      O => int_K220(11)
    );
\int_K22[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(12),
      O => int_K220(12)
    );
\int_K22[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(13),
      O => int_K220(13)
    );
\int_K22[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(14),
      O => int_K220(14)
    );
\int_K22[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K22[15]_i_1_n_5\
    );
\int_K22[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(15),
      O => int_K220(15)
    );
\int_K22[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(1),
      O => int_K220(1)
    );
\int_K22[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(2),
      O => int_K220(2)
    );
\int_K22[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(3),
      O => int_K220(3)
    );
\int_K22[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(4),
      O => int_K220(4)
    );
\int_K22[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(5),
      O => int_K220(5)
    );
\int_K22[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(6),
      O => int_K220(6)
    );
\int_K22[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k22\(7),
      O => int_K220(7)
    );
\int_K22[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(8),
      O => int_K220(8)
    );
\int_K22[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k22\(9),
      O => int_K220(9)
    );
\int_K22_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(0),
      O => int_K22_20(0)
    );
\int_K22_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(10),
      O => int_K22_20(10)
    );
\int_K22_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(11),
      O => int_K22_20(11)
    );
\int_K22_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(12),
      O => int_K22_20(12)
    );
\int_K22_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(13),
      O => int_K22_20(13)
    );
\int_K22_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(14),
      O => int_K22_20(14)
    );
\int_K22_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K22_2[15]_i_1_n_5\
    );
\int_K22_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(15),
      O => int_K22_20(15)
    );
\int_K22_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(1),
      O => int_K22_20(1)
    );
\int_K22_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(2),
      O => int_K22_20(2)
    );
\int_K22_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(3),
      O => int_K22_20(3)
    );
\int_K22_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(4),
      O => int_K22_20(4)
    );
\int_K22_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(5),
      O => int_K22_20(5)
    );
\int_K22_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(6),
      O => int_K22_20(6)
    );
\int_K22_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K22_2(7),
      O => int_K22_20(7)
    );
\int_K22_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(8),
      O => int_K22_20(8)
    );
\int_K22_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K22_2(9),
      O => int_K22_20(9)
    );
\int_K22_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(0),
      Q => K22_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(10),
      Q => K22_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(11),
      Q => K22_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(12),
      Q => K22_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(13),
      Q => K22_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(14),
      Q => K22_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(15),
      Q => K22_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(1),
      Q => K22_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(2),
      Q => K22_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(3),
      Q => K22_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(4),
      Q => K22_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(5),
      Q => K22_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(6),
      Q => K22_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(7),
      Q => K22_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(8),
      Q => K22_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22_2[15]_i_1_n_5\,
      D => int_K22_20(9),
      Q => K22_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(0),
      Q => \^k22\(0),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(10),
      Q => \^k22\(10),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(11),
      Q => \^k22\(11),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(12),
      Q => \^k22\(12),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(13),
      Q => \^k22\(13),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(14),
      Q => \^k22\(14),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(15),
      Q => \^k22\(15),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(1),
      Q => \^k22\(1),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(2),
      Q => \^k22\(2),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(3),
      Q => \^k22\(3),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(4),
      Q => \^k22\(4),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(5),
      Q => \^k22\(5),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(6),
      Q => \^k22\(6),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(7),
      Q => \^k22\(7),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(8),
      Q => \^k22\(8),
      R => \^ap_rst_n_inv\
    );
\int_K22_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K22[15]_i_1_n_5\,
      D => int_K220(9),
      Q => \^k22\(9),
      R => \^ap_rst_n_inv\
    );
\int_K23[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(0),
      O => int_K230(0)
    );
\int_K23[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(10),
      O => int_K230(10)
    );
\int_K23[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(11),
      O => int_K230(11)
    );
\int_K23[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(12),
      O => int_K230(12)
    );
\int_K23[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(13),
      O => int_K230(13)
    );
\int_K23[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(14),
      O => int_K230(14)
    );
\int_K23[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K23[15]_i_1_n_5\
    );
\int_K23[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(15),
      O => int_K230(15)
    );
\int_K23[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(1),
      O => int_K230(1)
    );
\int_K23[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(2),
      O => int_K230(2)
    );
\int_K23[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(3),
      O => int_K230(3)
    );
\int_K23[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(4),
      O => int_K230(4)
    );
\int_K23[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(5),
      O => int_K230(5)
    );
\int_K23[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(6),
      O => int_K230(6)
    );
\int_K23[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k23\(7),
      O => int_K230(7)
    );
\int_K23[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(8),
      O => int_K230(8)
    );
\int_K23[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k23\(9),
      O => int_K230(9)
    );
\int_K23_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(0),
      O => int_K23_20(0)
    );
\int_K23_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(10),
      O => int_K23_20(10)
    );
\int_K23_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(11),
      O => int_K23_20(11)
    );
\int_K23_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(12),
      O => int_K23_20(12)
    );
\int_K23_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(13),
      O => int_K23_20(13)
    );
\int_K23_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(14),
      O => int_K23_20(14)
    );
\int_K23_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_K23_2[15]_i_1_n_5\
    );
\int_K23_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(15),
      O => int_K23_20(15)
    );
\int_K23_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(1),
      O => int_K23_20(1)
    );
\int_K23_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(2),
      O => int_K23_20(2)
    );
\int_K23_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(3),
      O => int_K23_20(3)
    );
\int_K23_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(4),
      O => int_K23_20(4)
    );
\int_K23_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(5),
      O => int_K23_20(5)
    );
\int_K23_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(6),
      O => int_K23_20(6)
    );
\int_K23_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K23_2(7),
      O => int_K23_20(7)
    );
\int_K23_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(8),
      O => int_K23_20(8)
    );
\int_K23_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K23_2(9),
      O => int_K23_20(9)
    );
\int_K23_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(0),
      Q => K23_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(10),
      Q => K23_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(11),
      Q => K23_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(12),
      Q => K23_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(13),
      Q => K23_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(14),
      Q => K23_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(15),
      Q => K23_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(1),
      Q => K23_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(2),
      Q => K23_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(3),
      Q => K23_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(4),
      Q => K23_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(5),
      Q => K23_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(6),
      Q => K23_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(7),
      Q => K23_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(8),
      Q => K23_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23_2[15]_i_1_n_5\,
      D => int_K23_20(9),
      Q => K23_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(0),
      Q => \^k23\(0),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(10),
      Q => \^k23\(10),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(11),
      Q => \^k23\(11),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(12),
      Q => \^k23\(12),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(13),
      Q => \^k23\(13),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(14),
      Q => \^k23\(14),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(15),
      Q => \^k23\(15),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(1),
      Q => \^k23\(1),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(2),
      Q => \^k23\(2),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(3),
      Q => \^k23\(3),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(4),
      Q => \^k23\(4),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(5),
      Q => \^k23\(5),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(6),
      Q => \^k23\(6),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(7),
      Q => \^k23\(7),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(8),
      Q => \^k23\(8),
      R => \^ap_rst_n_inv\
    );
\int_K23_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K23[15]_i_1_n_5\,
      D => int_K230(9),
      Q => \^k23\(9),
      R => \^ap_rst_n_inv\
    );
\int_K31[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(0),
      O => int_K310(0)
    );
\int_K31[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(10),
      O => int_K310(10)
    );
\int_K31[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(11),
      O => int_K310(11)
    );
\int_K31[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(12),
      O => int_K310(12)
    );
\int_K31[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(13),
      O => int_K310(13)
    );
\int_K31[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(14),
      O => int_K310(14)
    );
\int_K31[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K31[15]_i_1_n_5\
    );
\int_K31[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(15),
      O => int_K310(15)
    );
\int_K31[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(1),
      O => int_K310(1)
    );
\int_K31[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(2),
      O => int_K310(2)
    );
\int_K31[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(3),
      O => int_K310(3)
    );
\int_K31[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(4),
      O => int_K310(4)
    );
\int_K31[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(5),
      O => int_K310(5)
    );
\int_K31[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(6),
      O => int_K310(6)
    );
\int_K31[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k31\(7),
      O => int_K310(7)
    );
\int_K31[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(8),
      O => int_K310(8)
    );
\int_K31[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k31\(9),
      O => int_K310(9)
    );
\int_K31_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(0),
      O => int_K31_20(0)
    );
\int_K31_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(10),
      O => int_K31_20(10)
    );
\int_K31_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(11),
      O => int_K31_20(11)
    );
\int_K31_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(12),
      O => int_K31_20(12)
    );
\int_K31_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(13),
      O => int_K31_20(13)
    );
\int_K31_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(14),
      O => int_K31_20(14)
    );
\int_K31_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K31_2[15]_i_1_n_5\
    );
\int_K31_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(15),
      O => int_K31_20(15)
    );
\int_K31_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(1),
      O => int_K31_20(1)
    );
\int_K31_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(2),
      O => int_K31_20(2)
    );
\int_K31_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(3),
      O => int_K31_20(3)
    );
\int_K31_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(4),
      O => int_K31_20(4)
    );
\int_K31_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(5),
      O => int_K31_20(5)
    );
\int_K31_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(6),
      O => int_K31_20(6)
    );
\int_K31_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K31_2(7),
      O => int_K31_20(7)
    );
\int_K31_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(8),
      O => int_K31_20(8)
    );
\int_K31_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K31_2(9),
      O => int_K31_20(9)
    );
\int_K31_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(0),
      Q => K31_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(10),
      Q => K31_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(11),
      Q => K31_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(12),
      Q => K31_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(13),
      Q => K31_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(14),
      Q => K31_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(15),
      Q => K31_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(1),
      Q => K31_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(2),
      Q => K31_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(3),
      Q => K31_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(4),
      Q => K31_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(5),
      Q => K31_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(6),
      Q => K31_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(7),
      Q => K31_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(8),
      Q => K31_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31_2[15]_i_1_n_5\,
      D => int_K31_20(9),
      Q => K31_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(0),
      Q => \^k31\(0),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(10),
      Q => \^k31\(10),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(11),
      Q => \^k31\(11),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(12),
      Q => \^k31\(12),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(13),
      Q => \^k31\(13),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(14),
      Q => \^k31\(14),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(15),
      Q => \^k31\(15),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(1),
      Q => \^k31\(1),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(2),
      Q => \^k31\(2),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(3),
      Q => \^k31\(3),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(4),
      Q => \^k31\(4),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(5),
      Q => \^k31\(5),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(6),
      Q => \^k31\(6),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(7),
      Q => \^k31\(7),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(8),
      Q => \^k31\(8),
      R => \^ap_rst_n_inv\
    );
\int_K31_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K31[15]_i_1_n_5\,
      D => int_K310(9),
      Q => \^k31\(9),
      R => \^ap_rst_n_inv\
    );
\int_K32[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(0),
      O => int_K320(0)
    );
\int_K32[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(10),
      O => int_K320(10)
    );
\int_K32[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(11),
      O => int_K320(11)
    );
\int_K32[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(12),
      O => int_K320(12)
    );
\int_K32[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(13),
      O => int_K320(13)
    );
\int_K32[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(14),
      O => int_K320(14)
    );
\int_K32[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[6]\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \int_InVideoFormat[7]_i_3_n_5\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_K32[15]_i_1_n_5\
    );
\int_K32[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(15),
      O => int_K320(15)
    );
\int_K32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(1),
      O => int_K320(1)
    );
\int_K32[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(2),
      O => int_K320(2)
    );
\int_K32[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(3),
      O => int_K320(3)
    );
\int_K32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(4),
      O => int_K320(4)
    );
\int_K32[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(5),
      O => int_K320(5)
    );
\int_K32[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(6),
      O => int_K320(6)
    );
\int_K32[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k32\(7),
      O => int_K320(7)
    );
\int_K32[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(8),
      O => int_K320(8)
    );
\int_K32[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k32\(9),
      O => int_K320(9)
    );
\int_K32_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(0),
      O => int_K32_20(0)
    );
\int_K32_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(10),
      O => int_K32_20(10)
    );
\int_K32_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(11),
      O => int_K32_20(11)
    );
\int_K32_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(12),
      O => int_K32_20(12)
    );
\int_K32_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(13),
      O => int_K32_20(13)
    );
\int_K32_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(14),
      O => int_K32_20(14)
    );
\int_K32_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K32_2[15]_i_1_n_5\
    );
\int_K32_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(15),
      O => int_K32_20(15)
    );
\int_K32_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(1),
      O => int_K32_20(1)
    );
\int_K32_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(2),
      O => int_K32_20(2)
    );
\int_K32_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(3),
      O => int_K32_20(3)
    );
\int_K32_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(4),
      O => int_K32_20(4)
    );
\int_K32_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(5),
      O => int_K32_20(5)
    );
\int_K32_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(6),
      O => int_K32_20(6)
    );
\int_K32_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K32_2(7),
      O => int_K32_20(7)
    );
\int_K32_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(8),
      O => int_K32_20(8)
    );
\int_K32_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K32_2(9),
      O => int_K32_20(9)
    );
\int_K32_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(0),
      Q => K32_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(10),
      Q => K32_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(11),
      Q => K32_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(12),
      Q => K32_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(13),
      Q => K32_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(14),
      Q => K32_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(15),
      Q => K32_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(1),
      Q => K32_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(2),
      Q => K32_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(3),
      Q => K32_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(4),
      Q => K32_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(5),
      Q => K32_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(6),
      Q => K32_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(7),
      Q => K32_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(8),
      Q => K32_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32_2[15]_i_1_n_5\,
      D => int_K32_20(9),
      Q => K32_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(0),
      Q => \^k32\(0),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(10),
      Q => \^k32\(10),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(11),
      Q => \^k32\(11),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(12),
      Q => \^k32\(12),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(13),
      Q => \^k32\(13),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(14),
      Q => \^k32\(14),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(15),
      Q => \^k32\(15),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(1),
      Q => \^k32\(1),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(2),
      Q => \^k32\(2),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(3),
      Q => \^k32\(3),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(4),
      Q => \^k32\(4),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(5),
      Q => \^k32\(5),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(6),
      Q => \^k32\(6),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(7),
      Q => \^k32\(7),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(8),
      Q => \^k32\(8),
      R => \^ap_rst_n_inv\
    );
\int_K32_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K32[15]_i_1_n_5\,
      D => int_K320(9),
      Q => \^k32\(9),
      R => \^ap_rst_n_inv\
    );
\int_K33[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(0),
      O => int_K330(0)
    );
\int_K33[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(10),
      O => int_K330(10)
    );
\int_K33[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(11),
      O => int_K330(11)
    );
\int_K33[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(12),
      O => int_K330(12)
    );
\int_K33[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(13),
      O => int_K330(13)
    );
\int_K33[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(14),
      O => int_K330(14)
    );
\int_K33[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[7]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => \waddr_reg_n_5_[4]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_K33[15]_i_1_n_5\
    );
\int_K33[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(15),
      O => int_K330(15)
    );
\int_K33[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(1),
      O => int_K330(1)
    );
\int_K33[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(2),
      O => int_K330(2)
    );
\int_K33[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(3),
      O => int_K330(3)
    );
\int_K33[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(4),
      O => int_K330(4)
    );
\int_K33[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(5),
      O => int_K330(5)
    );
\int_K33[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(6),
      O => int_K330(6)
    );
\int_K33[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^k33\(7),
      O => int_K330(7)
    );
\int_K33[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(8),
      O => int_K330(8)
    );
\int_K33[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^k33\(9),
      O => int_K330(9)
    );
\int_K33_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(0),
      O => int_K33_20(0)
    );
\int_K33_2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(10),
      O => int_K33_20(10)
    );
\int_K33_2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(11),
      O => int_K33_20(11)
    );
\int_K33_2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(12),
      O => int_K33_20(12)
    );
\int_K33_2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(13),
      O => int_K33_20(13)
    );
\int_K33_2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(14),
      O => int_K33_20(14)
    );
\int_K33_2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \int_K33_2[15]_i_3_n_5\,
      I1 => \waddr_reg_n_5_[3]\,
      O => \int_K33_2[15]_i_1_n_5\
    );
\int_K33_2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(15),
      O => int_K33_20(15)
    );
\int_K33_2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \int_K33_2[15]_i_4_n_5\,
      I2 => \waddr_reg_n_5_[8]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[4]\,
      O => \int_K33_2[15]_i_3_n_5\
    );
\int_K33_2[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[2]\,
      O => \int_K33_2[15]_i_4_n_5\
    );
\int_K33_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(1),
      O => int_K33_20(1)
    );
\int_K33_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(2),
      O => int_K33_20(2)
    );
\int_K33_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(3),
      O => int_K33_20(3)
    );
\int_K33_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(4),
      O => int_K33_20(4)
    );
\int_K33_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(5),
      O => int_K33_20(5)
    );
\int_K33_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(6),
      O => int_K33_20(6)
    );
\int_K33_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => K33_2(7),
      O => int_K33_20(7)
    );
\int_K33_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(8),
      O => int_K33_20(8)
    );
\int_K33_2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => K33_2(9),
      O => int_K33_20(9)
    );
\int_K33_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(0),
      Q => K33_2(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(10),
      Q => K33_2(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(11),
      Q => K33_2(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(12),
      Q => K33_2(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(13),
      Q => K33_2(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(14),
      Q => K33_2(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(15),
      Q => K33_2(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(1),
      Q => K33_2(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(2),
      Q => K33_2(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(3),
      Q => K33_2(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(4),
      Q => K33_2(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(5),
      Q => K33_2(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(6),
      Q => K33_2(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(7),
      Q => K33_2(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(8),
      Q => K33_2(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33_2[15]_i_1_n_5\,
      D => int_K33_20(9),
      Q => K33_2(9),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(0),
      Q => \^k33\(0),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(10),
      Q => \^k33\(10),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(11),
      Q => \^k33\(11),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(12),
      Q => \^k33\(12),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(13),
      Q => \^k33\(13),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(14),
      Q => \^k33\(14),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(15),
      Q => \^k33\(15),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(1),
      Q => \^k33\(1),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(2),
      Q => \^k33\(2),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(3),
      Q => \^k33\(3),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(4),
      Q => \^k33\(4),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(5),
      Q => \^k33\(5),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(6),
      Q => \^k33\(6),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(7),
      Q => \^k33\(7),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(8),
      Q => \^k33\(8),
      R => \^ap_rst_n_inv\
    );
\int_K33_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_K33[15]_i_1_n_5\,
      D => int_K330(9),
      Q => \^k33\(9),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(0),
      O => int_OutVideoFormat0(0)
    );
\int_OutVideoFormat[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(1),
      O => int_OutVideoFormat0(1)
    );
\int_OutVideoFormat[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(2),
      O => int_OutVideoFormat0(2)
    );
\int_OutVideoFormat[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(3),
      O => int_OutVideoFormat0(3)
    );
\int_OutVideoFormat[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(4),
      O => int_OutVideoFormat0(4)
    );
\int_OutVideoFormat[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(5),
      O => int_OutVideoFormat0(5)
    );
\int_OutVideoFormat[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(6),
      O => int_OutVideoFormat0(6)
    );
\int_OutVideoFormat[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \int_InVideoFormat[7]_i_3_n_5\,
      O => \int_OutVideoFormat[7]_i_1_n_5\
    );
\int_OutVideoFormat[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^outvideoformat\(7),
      O => int_OutVideoFormat0(7)
    );
\int_OutVideoFormat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(0),
      Q => \^outvideoformat\(0),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(1),
      Q => \^outvideoformat\(1),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(2),
      Q => \^outvideoformat\(2),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(3),
      Q => \^outvideoformat\(3),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(4),
      Q => \^outvideoformat\(4),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(5),
      Q => \^outvideoformat\(5),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(6),
      Q => \^outvideoformat\(6),
      R => \^ap_rst_n_inv\
    );
\int_OutVideoFormat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_OutVideoFormat[7]_i_1_n_5\,
      D => int_OutVideoFormat0(7),
      Q => \^outvideoformat\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(0),
      O => int_ROffset0(0)
    );
\int_ROffset[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(1),
      O => int_ROffset0(1)
    );
\int_ROffset[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(2),
      O => int_ROffset0(2)
    );
\int_ROffset[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(3),
      O => int_ROffset0(3)
    );
\int_ROffset[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(4),
      O => int_ROffset0(4)
    );
\int_ROffset[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(5),
      O => int_ROffset0(5)
    );
\int_ROffset[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(6),
      O => int_ROffset0(6)
    );
\int_ROffset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^roffset\(7),
      O => int_ROffset0(7)
    );
\int_ROffset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(8),
      O => int_ROffset0(8)
    );
\int_ROffset[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_ROffset[9]_i_1_n_5\
    );
\int_ROffset[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^roffset\(9),
      O => int_ROffset0(9)
    );
\int_ROffset_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(0),
      O => int_ROffset_20(0)
    );
\int_ROffset_2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(1),
      O => int_ROffset_20(1)
    );
\int_ROffset_2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(2),
      O => int_ROffset_20(2)
    );
\int_ROffset_2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(3),
      O => int_ROffset_20(3)
    );
\int_ROffset_2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(4),
      O => int_ROffset_20(4)
    );
\int_ROffset_2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(5),
      O => int_ROffset_20(5)
    );
\int_ROffset_2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(6),
      O => int_ROffset_20(6)
    );
\int_ROffset_2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => ROffset_2(7),
      O => int_ROffset_20(7)
    );
\int_ROffset_2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset_2(8),
      O => int_ROffset_20(8)
    );
\int_ROffset_2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \int_K33_2[15]_i_3_n_5\,
      O => \int_ROffset_2[9]_i_1_n_5\
    );
\int_ROffset_2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => ROffset_2(9),
      O => int_ROffset_20(9)
    );
\int_ROffset_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(0),
      Q => ROffset_2(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(1),
      Q => ROffset_2(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(2),
      Q => ROffset_2(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(3),
      Q => ROffset_2(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(4),
      Q => ROffset_2(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(5),
      Q => ROffset_2(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(6),
      Q => ROffset_2(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(7),
      Q => ROffset_2(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(8),
      Q => ROffset_2(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset_2[9]_i_1_n_5\,
      D => int_ROffset_20(9),
      Q => ROffset_2(9),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(0),
      Q => \^roffset\(0),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(1),
      Q => \^roffset\(1),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(2),
      Q => \^roffset\(2),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(3),
      Q => \^roffset\(3),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(4),
      Q => \^roffset\(4),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(5),
      Q => \^roffset\(5),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(6),
      Q => \^roffset\(6),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(7),
      Q => \^roffset\(7),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(8),
      Q => \^roffset\(8),
      R => \^ap_rst_n_inv\
    );
\int_ROffset_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ROffset[9]_i_1_n_5\,
      D => int_ROffset0(9),
      Q => \^roffset\(9),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(0),
      O => int_RowEnd0(0)
    );
\int_RowEnd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(10),
      O => int_RowEnd0(10)
    );
\int_RowEnd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(11),
      O => int_RowEnd0(11)
    );
\int_RowEnd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(12),
      O => int_RowEnd0(12)
    );
\int_RowEnd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(13),
      O => int_RowEnd0(13)
    );
\int_RowEnd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(14),
      O => int_RowEnd0(14)
    );
\int_RowEnd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_RowEnd[15]_i_1_n_5\
    );
\int_RowEnd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(15),
      O => int_RowEnd0(15)
    );
\int_RowEnd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(1),
      O => int_RowEnd0(1)
    );
\int_RowEnd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(2),
      O => int_RowEnd0(2)
    );
\int_RowEnd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(3),
      O => int_RowEnd0(3)
    );
\int_RowEnd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(4),
      O => int_RowEnd0(4)
    );
\int_RowEnd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(5),
      O => int_RowEnd0(5)
    );
\int_RowEnd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(6),
      O => int_RowEnd0(6)
    );
\int_RowEnd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowend\(7),
      O => int_RowEnd0(7)
    );
\int_RowEnd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(8),
      O => int_RowEnd0(8)
    );
\int_RowEnd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowend\(9),
      O => int_RowEnd0(9)
    );
\int_RowEnd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(0),
      Q => \^rowend\(0),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(10),
      Q => \^rowend\(10),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(11),
      Q => \^rowend\(11),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(12),
      Q => \^rowend\(12),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(13),
      Q => \^rowend\(13),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(14),
      Q => \^rowend\(14),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(15),
      Q => \^rowend\(15),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(1),
      Q => \^rowend\(1),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(2),
      Q => \^rowend\(2),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(3),
      Q => \^rowend\(3),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(4),
      Q => \^rowend\(4),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(5),
      Q => \^rowend\(5),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(6),
      Q => \^rowend\(6),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(7),
      Q => \^rowend\(7),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(8),
      Q => \^rowend\(8),
      R => \^ap_rst_n_inv\
    );
\int_RowEnd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowEnd[15]_i_1_n_5\,
      D => int_RowEnd0(9),
      Q => \^rowend\(9),
      R => \^ap_rst_n_inv\
    );
\int_RowStart[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(0),
      O => int_RowStart0(0)
    );
\int_RowStart[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(10),
      O => int_RowStart0(10)
    );
\int_RowStart[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(11),
      O => int_RowStart0(11)
    );
\int_RowStart[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(12),
      O => int_RowStart0(12)
    );
\int_RowStart[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(13),
      O => int_RowStart0(13)
    );
\int_RowStart[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(14),
      O => int_RowStart0(14)
    );
\int_RowStart[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \int_InVideoFormat[7]_i_3_n_5\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \waddr_reg_n_5_[6]\,
      I4 => \waddr_reg_n_5_[5]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_RowStart[15]_i_1_n_5\
    );
\int_RowStart[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(15),
      O => int_RowStart0(15)
    );
\int_RowStart[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(1),
      O => int_RowStart0(1)
    );
\int_RowStart[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(2),
      O => int_RowStart0(2)
    );
\int_RowStart[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(3),
      O => int_RowStart0(3)
    );
\int_RowStart[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(4),
      O => int_RowStart0(4)
    );
\int_RowStart[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(5),
      O => int_RowStart0(5)
    );
\int_RowStart[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(6),
      O => int_RowStart0(6)
    );
\int_RowStart[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^rowstart\(7),
      O => int_RowStart0(7)
    );
\int_RowStart[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(8),
      O => int_RowStart0(8)
    );
\int_RowStart[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^rowstart\(9),
      O => int_RowStart0(9)
    );
\int_RowStart_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(0),
      Q => \^rowstart\(0),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(10),
      Q => \^rowstart\(10),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(11),
      Q => \^rowstart\(11),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(12),
      Q => \^rowstart\(12),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(13),
      Q => \^rowstart\(13),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(14),
      Q => \^rowstart\(14),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(15),
      Q => \^rowstart\(15),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(1),
      Q => \^rowstart\(1),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(2),
      Q => \^rowstart\(2),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(3),
      Q => \^rowstart\(3),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(4),
      Q => \^rowstart\(4),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(5),
      Q => \^rowstart\(5),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(6),
      Q => \^rowstart\(6),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(7),
      Q => \^rowstart\(7),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(8),
      Q => \^rowstart\(8),
      R => \^ap_rst_n_inv\
    );
\int_RowStart_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_RowStart[15]_i_1_n_5\,
      D => int_RowStart0(9),
      Q => \^rowstart\(9),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_36_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_task_ap_done0,
      I4 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^block_entry3_proc_u0_ap_start\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_rep_i_1_n_5,
      Q => \^int_ap_start_reg_rep_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__0_n_5\,
      Q => \^int_ap_start_reg_rep__0_1\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__1_n_5\,
      Q => \^int_ap_start_reg_rep__1_1\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__2_n_5\,
      Q => \^int_ap_start_reg_rep__2_1\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__3_n_5\,
      Q => \^int_ap_start_reg_rep__3_0\,
      R => \^ap_rst_n_inv\
    );
\int_ap_start_reg_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ap_start_rep_i_1__4_n_5\,
      Q => \^int_ap_start_reg_rep__4_1\,
      R => \^ap_rst_n_inv\
    );
int_ap_start_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => int_ap_start_rep_i_1_n_5
    );
\int_ap_start_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__0_n_5\
    );
\int_ap_start_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__1_n_5\
    );
\int_ap_start_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__2_n_5\
    );
\int_ap_start_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__3_n_5\
    );
\int_ap_start_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => p_36_in(7),
      I3 => int_ap_start5_out,
      O => \int_ap_start_rep_i_1__4_n_5\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_36_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_36_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[3]\,
      I3 => int_gie_i_2_n_5,
      I4 => int_gie_i_3_n_5,
      I5 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[0]\,
      I4 => \waddr_reg_n_5_[8]\,
      I5 => \waddr_reg_n_5_[7]\,
      O => int_gie_i_2_n_5
    );
int_gie_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_5_[6]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => \waddr_reg_n_5_[4]\,
      O => int_gie_i_3_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => \^ap_rst_n_inv\
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[12]\,
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[13]\,
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[14]\,
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[7]\,
      I5 => \waddr_reg_n_5_[6]\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_height_reg_n_5_[15]\,
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => height(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => height(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => height(0),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => height(10),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => height(11),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \int_height_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \int_height_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \int_height_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \int_height_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => height(1),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => height(2),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => height(3),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => height(4),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => height(5),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => height(6),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => height(7),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => height(8),
      R => \^ap_rst_n_inv\
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => height(9),
      R => \^ap_rst_n_inv\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_5\,
      I2 => \waddr_reg_n_5_[3]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[6]\,
      I2 => \waddr_reg_n_5_[7]\,
      I3 => \int_InVideoFormat[7]_i_3_n_5\,
      I4 => \waddr_reg_n_5_[4]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => int_gie_i_3_n_5,
      I2 => int_gie_i_2_n_5,
      I3 => \waddr_reg_n_5_[3]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFF0FFFF222F000"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_start\,
      I1 => ap_done_reg,
      I2 => s_axi_CTRL_WDATA(1),
      I3 => int_isr7_out,
      I4 => p_0_in,
      I5 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7520FFFF75207520"
    )
        port map (
      I0 => auto_restart_status_reg_n_5,
      I1 => p_36_in(2),
      I2 => ap_idle,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => int_task_ap_done0,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => int_task_ap_done_i_3_n_5,
      I1 => int_task_ap_done_i_4_n_5,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_CTRL_ARVALID,
      O => int_task_ap_done0
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      O => int_task_ap_done_i_4_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => \^ap_rst_n_inv\
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[12]\,
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[13]\,
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[14]\,
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[5]\,
      I2 => \int_InVideoFormat[7]_i_3_n_5\,
      I3 => \waddr_reg_n_5_[7]\,
      I4 => \waddr_reg_n_5_[6]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \int_width_reg_n_5_[15]\,
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => width(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => width(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => width(0),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => width(10),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => width(11),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \int_width_reg_n_5_[12]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \int_width_reg_n_5_[13]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \int_width_reg_n_5_[14]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \int_width_reg_n_5_[15]\,
      R => \^ap_rst_n_inv\
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => width(1),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => width(2),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => width(3),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => width(4),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => width(5),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => width(6),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => width(7),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => width(8),
      R => \^ap_rst_n_inv\
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => width(9),
      R => \^ap_rst_n_inv\
    );
\mOutPtr[2]_i_2__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \^int_ap_start_reg_rep_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I4 => pop,
      O => mOutPtr17_out
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[0]_i_2_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[15]_i_7_n_5\,
      I5 => \rdata[0]_i_3_n_5\,
      O => \rdata[0]_i_1_n_5\
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(0),
      I1 => \^k33\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(0),
      O => \rdata[0]_i_12_n_5\
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(0),
      I1 => ClampMin(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => GOffset(0),
      O => \rdata[0]_i_13_n_5\
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(0),
      I1 => K13_2(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(0),
      O => \rdata[0]_i_14_n_5\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(0),
      I1 => K31_2(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(0),
      O => \rdata[0]_i_15_n_5\
    );
\rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(0),
      I1 => \^invideoformat\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^block_entry3_proc_u0_ap_start\,
      O => \rdata[0]_i_16_n_5\
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(0),
      I1 => \^colstart\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(0),
      O => \rdata[0]_i_17_n_5\
    );
\rdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(0),
      I1 => \^k11\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(0),
      O => \rdata[0]_i_18_n_5\
    );
\rdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(0),
      I1 => \^k22\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(0),
      O => \rdata[0]_i_19_n_5\
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \int_isr_reg_n_5_[0]\,
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[0]_i_4_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[0]_i_5_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[0]_i_6_n_5\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[0]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => ClipMax_2(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ClampMin_2(0),
      O => \rdata[0]_i_4_n_5\
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(0),
      I1 => GOffset_2(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(0),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(0),
      O => \rdata[0]_i_7_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[10]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[10]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[10]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[10]_i_1_n_5\
    );
\rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(10),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(10),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(10),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[10]_i_10_n_5\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[10]_i_5_n_5\,
      I1 => \rdata[10]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[10]_i_7_n_5\,
      O => \rdata[10]_i_2_n_5\
    );
\rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[10]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[10]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[10]_i_10_n_5\,
      O => \rdata[10]_i_3_n_5\
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(10),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[10]_i_4_n_5\
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(10),
      I1 => \^k22\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(10),
      O => \rdata[10]_i_5_n_5\
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(10),
      I1 => \^k11\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(10),
      O => \rdata[10]_i_6_n_5\
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(10),
      I1 => \^colstart\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(10),
      O => \rdata[10]_i_7_n_5\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(10),
      I1 => K31_2(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(10),
      O => \rdata[10]_i_8_n_5\
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(10),
      I1 => K13_2(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(10),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(10),
      O => \rdata[10]_i_9_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[11]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[11]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[11]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[11]_i_1_n_5\
    );
\rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(11),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(11),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(11),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[11]_i_10_n_5\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[11]_i_5_n_5\,
      I1 => \rdata[11]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[11]_i_7_n_5\,
      O => \rdata[11]_i_2_n_5\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[11]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[11]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[11]_i_10_n_5\,
      O => \rdata[11]_i_3_n_5\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(11),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[11]_i_4_n_5\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(11),
      I1 => \^k22\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(11),
      O => \rdata[11]_i_5_n_5\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(11),
      I1 => \^k11\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(11),
      O => \rdata[11]_i_6_n_5\
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(11),
      I1 => \^colstart\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(11),
      O => \rdata[11]_i_7_n_5\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(11),
      I1 => K31_2(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(11),
      O => \rdata[11]_i_8_n_5\
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(11),
      I1 => K13_2(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(11),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(11),
      O => \rdata[11]_i_9_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[12]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[12]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[12]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[12]_i_1_n_5\
    );
\rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(12),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(12),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(12),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[12]_i_10_n_5\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[12]_i_5_n_5\,
      I1 => \rdata[12]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[12]_i_7_n_5\,
      O => \rdata[12]_i_2_n_5\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[12]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[12]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[12]_i_10_n_5\,
      O => \rdata[12]_i_3_n_5\
    );
\rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(12),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[12]_i_4_n_5\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(12),
      I1 => \^k22\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(12),
      O => \rdata[12]_i_5_n_5\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(12),
      I1 => \^k11\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(12),
      O => \rdata[12]_i_6_n_5\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(12),
      I1 => \^colstart\(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[12]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[12]\,
      O => \rdata[12]_i_7_n_5\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(12),
      I1 => K31_2(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(12),
      O => \rdata[12]_i_8_n_5\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(12),
      I1 => K13_2(12),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(12),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(12),
      O => \rdata[12]_i_9_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[13]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[13]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[13]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[13]_i_1_n_5\
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(13),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(13),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(13),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[13]_i_10_n_5\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[13]_i_5_n_5\,
      I1 => \rdata[13]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[13]_i_7_n_5\,
      O => \rdata[13]_i_2_n_5\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[13]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[13]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[13]_i_10_n_5\,
      O => \rdata[13]_i_3_n_5\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(13),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[13]_i_4_n_5\
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(13),
      I1 => \^k22\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(13),
      O => \rdata[13]_i_5_n_5\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(13),
      I1 => \^k11\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(13),
      O => \rdata[13]_i_6_n_5\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(13),
      I1 => \^colstart\(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[13]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[13]\,
      O => \rdata[13]_i_7_n_5\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(13),
      I1 => K31_2(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(13),
      O => \rdata[13]_i_8_n_5\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(13),
      I1 => K13_2(13),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(13),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(13),
      O => \rdata[13]_i_9_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[14]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[14]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[14]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[14]_i_1_n_5\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(14),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(14),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[14]_i_10_n_5\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[14]_i_5_n_5\,
      I1 => \rdata[14]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[14]_i_7_n_5\,
      O => \rdata[14]_i_2_n_5\
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[14]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[14]_i_9_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[14]_i_10_n_5\,
      O => \rdata[14]_i_3_n_5\
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(14),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[14]_i_4_n_5\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(14),
      I1 => \^k22\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(14),
      O => \rdata[14]_i_5_n_5\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(14),
      I1 => \^k11\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(14),
      O => \rdata[14]_i_6_n_5\
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(14),
      I1 => \^colstart\(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[14]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[14]\,
      O => \rdata[14]_i_7_n_5\
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(14),
      I1 => K31_2(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(14),
      O => \rdata[14]_i_8_n_5\
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(14),
      I1 => K13_2(14),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(14),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(14),
      O => \rdata[14]_i_9_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(15),
      I1 => \^colstart\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_height_reg_n_5_[15]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_width_reg_n_5_[15]\,
      O => \rdata[15]_i_10_n_5\
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(15),
      I1 => K31_2(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(15),
      O => \rdata[15]_i_11_n_5\
    );
\rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(15),
      I1 => K13_2(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(15),
      O => \rdata[15]_i_12_n_5\
    );
\rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \^k31\(15),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => \^k32\(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^k33\(15),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_13_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[15]_i_6_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[15]_i_8_n_5\,
      I1 => \rdata[15]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[15]_i_10_n_5\,
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \rdata[15]_i_11_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => \rdata[15]_i_12_n_5\,
      I3 => s_axi_CTRL_ARADDR(6),
      I4 => \rdata[15]_i_13_n_5\,
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => K33_2(15),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => s_axi_CTRL_ARADDR(7),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(2),
      O => \rdata[15]_i_7_n_5\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(15),
      I1 => \^k22\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(15),
      O => \rdata[15]_i_8_n_5\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(15),
      I1 => \^k11\(15),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(15),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(15),
      O => \rdata[15]_i_9_n_5\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[1]_i_2_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => \rdata[15]_i_7_n_5\,
      I5 => \rdata[1]_i_3_n_5\,
      O => \rdata[1]_i_1_n_5\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(1),
      I1 => \^k33\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(1),
      O => \rdata[1]_i_12_n_5\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(1),
      I1 => ClampMin(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => GOffset(1),
      O => \rdata[1]_i_13_n_5\
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(1),
      I1 => K13_2(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(1),
      O => \rdata[1]_i_14_n_5\
    );
\rdata[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(1),
      I1 => K31_2(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(1),
      O => \rdata[1]_i_15_n_5\
    );
\rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^outvideoformat\(1),
      I1 => \^invideoformat\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_0_in,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_task_ap_done__0\,
      O => \rdata[1]_i_16_n_5\
    );
\rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(1),
      I1 => \^colstart\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(1),
      O => \rdata[1]_i_17_n_5\
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(1),
      I1 => \^k11\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(1),
      O => \rdata[1]_i_18_n_5\
    );
\rdata[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(1),
      I1 => \^k22\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(1),
      O => \rdata[1]_i_19_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \int_isr_reg_n_5_[1]\,
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[1]_i_4_n_5\,
      I2 => s_axi_CTRL_ARADDR(8),
      I3 => \rdata_reg[1]_i_5_n_5\,
      I4 => s_axi_CTRL_ARADDR(7),
      I5 => \rdata_reg[1]_i_6_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[1]_i_7_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => ClipMax_2(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ClampMin_2(1),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(1),
      I1 => GOffset_2(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(1),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(1),
      O => \rdata[1]_i_7_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[2]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[2]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[2]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[2]_i_1_n_5\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(2),
      I1 => \^invideoformat\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[2]_i_10_n_5\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(2),
      I1 => \^colstart\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(2),
      O => \rdata[2]_i_11_n_5\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(2),
      I1 => \^k11\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(2),
      O => \rdata[2]_i_12_n_5\
    );
\rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(2),
      I1 => \^k22\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(2),
      O => \rdata[2]_i_13_n_5\
    );
\rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(2),
      I1 => \^k33\(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(2),
      O => \rdata[2]_i_14_n_5\
    );
\rdata[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(2),
      I1 => ClampMin(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => GOffset(2),
      O => \rdata[2]_i_15_n_5\
    );
\rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(2),
      I1 => K13_2(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(2),
      O => \rdata[2]_i_16_n_5\
    );
\rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(2),
      I1 => K31_2(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(2),
      O => \rdata[2]_i_17_n_5\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => ClampMin_2(2),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => ClipMax_2(2),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[2]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[2]_i_4_n_5\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(2),
      I1 => GOffset_2(2),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(2),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(2),
      O => \rdata[2]_i_9_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[3]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[3]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[3]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[3]_i_1_n_5\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(3),
      I1 => \^invideoformat\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \int_ap_ready__0\,
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[3]_i_10_n_5\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(3),
      I1 => \^colstart\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(3),
      O => \rdata[3]_i_11_n_5\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(3),
      I1 => \^k11\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(3),
      O => \rdata[3]_i_12_n_5\
    );
\rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(3),
      I1 => \^k22\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(3),
      O => \rdata[3]_i_13_n_5\
    );
\rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(3),
      I1 => \^k33\(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(3),
      O => \rdata[3]_i_14_n_5\
    );
\rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(3),
      I1 => ClampMin(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => GOffset(3),
      O => \rdata[3]_i_15_n_5\
    );
\rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(3),
      I1 => K13_2(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(3),
      O => \rdata[3]_i_16_n_5\
    );
\rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(3),
      I1 => K31_2(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(3),
      O => \rdata[3]_i_17_n_5\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => ClampMin_2(3),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => ClipMax_2(3),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[3]_i_9_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[3]_i_4_n_5\
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(3),
      I1 => GOffset_2(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(3),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(3),
      O => \rdata[3]_i_9_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[4]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[4]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(4),
      I1 => K31_2(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(4),
      O => \rdata[4]_i_10_n_5\
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(4),
      I1 => \^k33\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(4),
      O => \rdata[4]_i_11_n_5\
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(4),
      I1 => ClampMin(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_goffset_reg[9]_0\(0),
      O => \rdata[4]_i_12_n_5\
    );
\rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(4),
      I1 => \^k11\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(4),
      O => \rdata[4]_i_13_n_5\
    );
\rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(4),
      I1 => \^k22\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(4),
      O => \rdata[4]_i_14_n_5\
    );
\rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(4),
      I1 => \^colstart\(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(4),
      O => \rdata[4]_i_15_n_5\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[4]_i_4_n_5\,
      I1 => \rdata_reg[4]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[4]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[4]_i_7_n_5\,
      O => \rdata[4]_i_2_n_5\
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[4]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => ClipMax_2(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ClampMin_2(4),
      O => \rdata[4]_i_3_n_5\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[4]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(4),
      O => \rdata[4]_i_7_n_5\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(4),
      I1 => GOffset_2(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(4),
      O => \rdata[4]_i_8_n_5\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(4),
      I1 => K13_2(4),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(4),
      O => \rdata[4]_i_9_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[5]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[5]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(5),
      I1 => K31_2(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(5),
      O => \rdata[5]_i_10_n_5\
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(5),
      I1 => \^k33\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(5),
      O => \rdata[5]_i_11_n_5\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(5),
      I1 => ClampMin(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_goffset_reg[9]_0\(1),
      O => \rdata[5]_i_12_n_5\
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(5),
      I1 => \^k11\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(5),
      O => \rdata[5]_i_13_n_5\
    );
\rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(5),
      I1 => \^k22\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(5),
      O => \rdata[5]_i_14_n_5\
    );
\rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(5),
      I1 => \^colstart\(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(5),
      O => \rdata[5]_i_15_n_5\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[5]_i_4_n_5\,
      I1 => \rdata_reg[5]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[5]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[5]_i_7_n_5\,
      O => \rdata[5]_i_2_n_5\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[5]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => ClipMax_2(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ClampMin_2(5),
      O => \rdata[5]_i_3_n_5\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[5]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(5),
      O => \rdata[5]_i_7_n_5\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(5),
      I1 => GOffset_2(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(5),
      O => \rdata[5]_i_8_n_5\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(5),
      I1 => K13_2(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(5),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(5),
      O => \rdata[5]_i_9_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022222E22"
    )
        port map (
      I0 => \rdata[6]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata[6]_i_3_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(6),
      I1 => K31_2(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(6),
      O => \rdata[6]_i_10_n_5\
    );
\rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(6),
      I1 => \^k33\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(6),
      O => \rdata[6]_i_11_n_5\
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(6),
      I1 => ClampMin(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_goffset_reg[9]_0\(2),
      O => \rdata[6]_i_12_n_5\
    );
\rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(6),
      I1 => \^k11\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(6),
      O => \rdata[6]_i_13_n_5\
    );
\rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(6),
      I1 => \^k22\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(6),
      O => \rdata[6]_i_14_n_5\
    );
\rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(6),
      I1 => \^colstart\(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(6),
      O => \rdata[6]_i_15_n_5\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[6]_i_4_n_5\,
      I1 => \rdata_reg[6]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[6]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[6]_i_7_n_5\,
      O => \rdata[6]_i_2_n_5\
    );
\rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \rdata[6]_i_8_n_5\,
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => ClipMax_2(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => ClampMin_2(6),
      O => \rdata[6]_i_3_n_5\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata[6]_i_15_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^invideoformat\(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^outvideoformat\(6),
      O => \rdata[6]_i_7_n_5\
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(6),
      I1 => GOffset_2(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(6),
      O => \rdata[6]_i_8_n_5\
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(6),
      I1 => K13_2(6),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(6),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(6),
      O => \rdata[6]_i_9_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \rdata_reg[7]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata_reg[7]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[7]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[7]_i_1_n_5\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => \rdata[7]_i_10_n_5\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(7),
      I1 => GOffset_2(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(7),
      O => \rdata[7]_i_11_n_5\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \^outvideoformat\(7),
      I1 => \^invideoformat\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => p_36_in(7),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[7]_i_12_n_5\
    );
\rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(7),
      I1 => \^colstart\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(7),
      O => \rdata[7]_i_13_n_5\
    );
\rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(7),
      I1 => \^k11\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(7),
      O => \rdata[7]_i_14_n_5\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(7),
      I1 => \^k22\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(7),
      O => \rdata[7]_i_15_n_5\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(7),
      I1 => \^k33\(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(7),
      O => \rdata[7]_i_16_n_5\
    );
\rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ClipMax(7),
      I1 => ClampMin(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => BOffset(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_goffset_reg[9]_0\(3),
      O => \rdata[7]_i_17_n_5\
    );
\rdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(7),
      I1 => K13_2(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(7),
      O => \rdata[7]_i_18_n_5\
    );
\rdata[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(7),
      I1 => K31_2(7),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(7),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(7),
      O => \rdata[7]_i_19_n_5\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCE200E2"
    )
        port map (
      I0 => ClampMin_2(7),
      I1 => \rdata[7]_i_9_n_5\,
      I2 => ClipMax_2(7),
      I3 => \rdata[7]_i_10_n_5\,
      I4 => \rdata[7]_i_11_n_5\,
      I5 => s_axi_CTRL_ARADDR(6),
      O => \rdata[7]_i_4_n_5\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(4),
      O => \rdata[7]_i_9_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \rdata[8]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => \rdata[8]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(8),
      I4 => \rdata[8]_i_4_n_5\,
      I5 => \rdata[15]_i_7_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^int_goffset_reg[9]_0\(4),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => BOffset(8),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[8]_i_10_n_5\
    );
\rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(8),
      I1 => \^k33\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(8),
      O => \rdata[8]_i_11_n_5\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(8),
      I1 => GOffset_2(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(8),
      O => \rdata[8]_i_12_n_5\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \rdata[8]_i_5_n_5\,
      I1 => \rdata[8]_i_6_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \rdata[8]_i_7_n_5\,
      O => \rdata[8]_i_2_n_5\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata[8]_i_8_n_5\,
      I1 => \rdata[8]_i_9_n_5\,
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => \rdata[8]_i_10_n_5\,
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[8]_i_11_n_5\,
      O => \rdata[8]_i_3_n_5\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[8]_i_12_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[8]_i_4_n_5\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(8),
      I1 => \^k22\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(8),
      O => \rdata[8]_i_5_n_5\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(8),
      I1 => \^k11\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(8),
      O => \rdata[8]_i_6_n_5\
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(8),
      I1 => \^colstart\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(8),
      O => \rdata[8]_i_7_n_5\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(8),
      I1 => K31_2(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(8),
      O => \rdata[8]_i_8_n_5\
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(8),
      I1 => K13_2(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(8),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(8),
      O => \rdata[8]_i_9_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2E200E2"
    )
        port map (
      I0 => \rdata[9]_i_2_n_5\,
      I1 => s_axi_CTRL_ARADDR(8),
      I2 => \rdata[9]_i_3_n_5\,
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(1),
      O => \rdata[9]_i_1_n_5\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K32_2(9),
      I1 => K31_2(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K23_2(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K22_2(9),
      O => \rdata[9]_i_10_n_5\
    );
\rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^roffset\(9),
      I1 => \^k33\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k32\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k31\(9),
      O => \rdata[9]_i_11_n_5\
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k12\(9),
      I1 => \^k11\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^rowend\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^rowstart\(9),
      O => \rdata[9]_i_12_n_5\
    );
\rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^k23\(9),
      I1 => \^k22\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => \^k21\(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^k13\(9),
      O => \rdata[9]_i_13_n_5\
    );
\rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^colend\(9),
      I1 => \^colstart\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => height(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => width(9),
      O => \rdata[9]_i_14_n_5\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rdata_reg[9]_i_4_n_5\,
      I1 => \rdata[9]_i_5_n_5\,
      I2 => s_axi_CTRL_ARADDR(7),
      I3 => \rdata_reg[9]_i_6_n_5\,
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => \rdata[9]_i_7_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => \rdata[9]_i_8_n_5\,
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(7),
      O => \rdata[9]_i_3_n_5\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^int_goffset_reg[9]_0\(5),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => BOffset(9),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(5),
      I5 => \rdata[9]_i_11_n_5\,
      O => \rdata[9]_i_5_n_5\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \rdata[9]_i_14_n_5\,
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => \^interrupt\,
      I4 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_7_n_5\
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => BOffset_2(9),
      I1 => GOffset_2(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => ROffset_2(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K33_2(9),
      O => \rdata[9]_i_8_n_5\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => K21_2(9),
      I1 => K13_2(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => K12_2(9),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => K11_2(9),
      O => \rdata[9]_i_9_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(0),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_16_n_5\,
      I1 => \rdata[0]_i_17_n_5\,
      O => \rdata_reg[0]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_18_n_5\,
      I1 => \rdata[0]_i_19_n_5\,
      O => \rdata_reg[0]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_8_n_5\,
      I1 => \rdata_reg[0]_i_9_n_5\,
      O => \rdata_reg[0]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[0]_i_10_n_5\,
      I1 => \rdata_reg[0]_i_11_n_5\,
      O => \rdata_reg[0]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_12_n_5\,
      I1 => \rdata[0]_i_13_n_5\,
      O => \rdata_reg[0]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_14_n_5\,
      I1 => \rdata[0]_i_15_n_5\,
      O => \rdata_reg[0]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(1),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_16_n_5\,
      I1 => \rdata[1]_i_17_n_5\,
      O => \rdata_reg[1]_i_10_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_18_n_5\,
      I1 => \rdata[1]_i_19_n_5\,
      O => \rdata_reg[1]_i_11_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_8_n_5\,
      I1 => \rdata_reg[1]_i_9_n_5\,
      O => \rdata_reg[1]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[1]_i_10_n_5\,
      I1 => \rdata_reg[1]_i_11_n_5\,
      O => \rdata_reg[1]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_12_n_5\,
      I1 => \rdata[1]_i_13_n_5\,
      O => \rdata_reg[1]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_14_n_5\,
      I1 => \rdata[1]_i_15_n_5\,
      O => \rdata_reg[1]_i_9_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(2),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_5_n_5\,
      I1 => \rdata_reg[2]_i_6_n_5\,
      O => \rdata_reg[2]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[2]_i_7_n_5\,
      I1 => \rdata_reg[2]_i_8_n_5\,
      O => \rdata_reg[2]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_10_n_5\,
      I1 => \rdata[2]_i_11_n_5\,
      O => \rdata_reg[2]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_12_n_5\,
      I1 => \rdata[2]_i_13_n_5\,
      O => \rdata_reg[2]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_14_n_5\,
      I1 => \rdata[2]_i_15_n_5\,
      O => \rdata_reg[2]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[2]_i_16_n_5\,
      I1 => \rdata[2]_i_17_n_5\,
      O => \rdata_reg[2]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(3),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_5_n_5\,
      I1 => \rdata_reg[3]_i_6_n_5\,
      O => \rdata_reg[3]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[3]_i_7_n_5\,
      I1 => \rdata_reg[3]_i_8_n_5\,
      O => \rdata_reg[3]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_10_n_5\,
      I1 => \rdata[3]_i_11_n_5\,
      O => \rdata_reg[3]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_12_n_5\,
      I1 => \rdata[3]_i_13_n_5\,
      O => \rdata_reg[3]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_14_n_5\,
      I1 => \rdata[3]_i_15_n_5\,
      O => \rdata_reg[3]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[3]_i_16_n_5\,
      I1 => \rdata[3]_i_17_n_5\,
      O => \rdata_reg[3]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_9_n_5\,
      I1 => \rdata[4]_i_10_n_5\,
      O => \rdata_reg[4]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_11_n_5\,
      I1 => \rdata[4]_i_12_n_5\,
      O => \rdata_reg[4]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[4]_i_13_n_5\,
      I1 => \rdata[4]_i_14_n_5\,
      O => \rdata_reg[4]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_9_n_5\,
      I1 => \rdata[5]_i_10_n_5\,
      O => \rdata_reg[5]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_11_n_5\,
      I1 => \rdata[5]_i_12_n_5\,
      O => \rdata_reg[5]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[5]_i_13_n_5\,
      I1 => \rdata[5]_i_14_n_5\,
      O => \rdata_reg[5]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_9_n_5\,
      I1 => \rdata[6]_i_10_n_5\,
      O => \rdata_reg[6]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_11_n_5\,
      I1 => \rdata[6]_i_12_n_5\,
      O => \rdata_reg[6]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_13_n_5\,
      I1 => \rdata[6]_i_14_n_5\,
      O => \rdata_reg[6]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(7),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_5_n_5\,
      I1 => \rdata_reg[7]_i_6_n_5\,
      O => \rdata_reg[7]_i_2_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_reg[7]_i_7_n_5\,
      I1 => \rdata_reg[7]_i_8_n_5\,
      O => \rdata_reg[7]_i_3_n_5\,
      S => s_axi_CTRL_ARADDR(6)
    );
\rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_12_n_5\,
      I1 => \rdata[7]_i_13_n_5\,
      O => \rdata_reg[7]_i_5_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_14_n_5\,
      I1 => \rdata[7]_i_15_n_5\,
      O => \rdata_reg[7]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_16_n_5\,
      I1 => \rdata[7]_i_17_n_5\,
      O => \rdata_reg[7]_i_7_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[7]_i_18_n_5\,
      I1 => \rdata[7]_i_19_n_5\,
      O => \rdata_reg[7]_i_8_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(9),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_9_n_5\,
      I1 => \rdata[9]_i_10_n_5\,
      O => \rdata_reg[9]_i_4_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\rdata_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[9]_i_12_n_5\,
      I1 => \rdata[9]_i_13_n_5\,
      O => \rdata_reg[9]_i_6_n_5\,
      S => s_axi_CTRL_ARADDR(5)
    );
\waddr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_5_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_5_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_5_[8]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg is
  port (
    push : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg is
  signal HwReg_ROffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__12\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__12\ : label is "soft_lutpair396";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of p_reg_reg_i_17 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of p_reg_reg_i_18 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of p_reg_reg_i_19 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of p_reg_reg_i_20 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of p_reg_reg_i_21 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of p_reg_reg_i_22 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of p_reg_reg_i_23 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of p_reg_reg_i_24 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of p_reg_reg_i_25 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of p_reg_reg_i_26 : label is "soft_lutpair391";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_ROffset_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ROffset_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_ROffset_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ROffset_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_ROffset_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ROffset_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_ROffset_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ROffset_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_ROffset_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_ROffset_channel_dout(9)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(9),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(8),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(7),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(6),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(5),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(4),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(3),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(2),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
p_reg_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(1),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
p_reg_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_ROffset_channel_dout(0),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104 is
  port (
    push : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_GOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104 : entity is "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104 is
  signal HwReg_GOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__13\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__13\ : label is "soft_lutpair322";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \p_reg_reg_i_17__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_reg_reg_i_18__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \p_reg_reg_i_19__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_reg_reg_i_20__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \p_reg_reg_i_21__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_reg_reg_i_22__0\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_reg_reg_i_23__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_reg_reg_i_24__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_reg_reg_i_25__0\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_reg_reg_i_26__0\ : label is "soft_lutpair317";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_GOffset_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_GOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_GOffset_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_GOffset_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_GOffset_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_GOffset_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_GOffset_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_GOffset_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_GOffset_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_GOffset_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_GOffset_channel_dout(9)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(9),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(8),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(7),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(6),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(5),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(4),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(3),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(2),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(1),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_GOffset_channel_dout(0),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105 : entity is "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__27\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__27\ : label is "soft_lutpair316";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_GOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111 is
  port (
    push : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_BOffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111 : entity is "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111 is
  signal HwReg_BOffset_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__14\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__14\ : label is "soft_lutpair301";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \p_reg_reg_i_17__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_reg_reg_i_18__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_reg_reg_i_19__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_reg_reg_i_20__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_reg_reg_i_21__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_reg_reg_i_22__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_reg_reg_i_23__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_reg_reg_i_24__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_reg_reg_i_25__1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_reg_reg_i_26__1\ : label is "soft_lutpair296";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_BOffset_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_BOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_BOffset_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_BOffset_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_BOffset_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_BOffset_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_BOffset_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_BOffset_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_BOffset_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_BOffset_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_BOffset_channel_dout(9)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(9),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(9),
      O => C(9)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(8),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(8),
      O => C(8)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(7),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(7),
      O => C(7)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(6),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(6),
      O => C(6)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(5),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(5),
      O => C(5)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(4),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(4),
      O => C(4)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(3),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(3),
      O => C(3)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(2),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(2),
      O => C(2)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(1),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(1),
      O => C(1)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => HwReg_BOffset_channel_dout(0),
      I1 => or_ln105_2_reg_1153_pp0_iter2_reg,
      I2 => \out\(0),
      O => C(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_BOffset_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112 : entity is "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__28\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__28\ : label is "soft_lutpair295";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_BOffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_BOffset_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85 : entity is "bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__26\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__26\ : label is "soft_lutpair390";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ROffset_2_channel_U/U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c19_empty_n : in STD_LOGIC;
    HwReg_height_c25_empty_n : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => HwReg_height_c_full_n,
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => Q(0),
      I4 => HwReg_width_c19_empty_n,
      I5 => HwReg_height_c25_empty_n,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \d_read_reg_22_reg[0]\(0),
      I3 => \d_read_reg_22_reg[0]\(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71 is
  port (
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c24_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_width_c24_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_0\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72 is
  port (
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopWidth_reg_306[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\loopWidth_reg_306[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\loopWidth_reg_306[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\loopWidth_reg_306[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\loopWidth_reg_306[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\loopWidth_reg_306[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\loopWidth_reg_306[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\loopWidth_reg_306[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\loopWidth_reg_306[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\loopWidth_reg_306[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\loopWidth_reg_306[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\loopWidth_reg_306[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73 is
  port (
    cmp36727_i_fu_239_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    addr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp36727_i_reg_426[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp36727_i_reg_426[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp36727_i_reg_426[0]_i_4_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[10]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[12]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[4]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[6]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[7]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[8]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_421[9]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_411[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_411[5]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \cmp36727_i_reg_426[0]_i_4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \loopWidth_reg_421[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \loopWidth_reg_421[11]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \loopWidth_reg_421[12]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \loopWidth_reg_421[3]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \loopWidth_reg_421[5]_i_1\ : label is "soft_lutpair408";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
\HwReg_width_read_reg_411[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(0)
    );
\HwReg_width_read_reg_411[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(10)
    );
\HwReg_width_read_reg_411[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(11)
    );
\HwReg_width_read_reg_411[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(1)
    );
\HwReg_width_read_reg_411[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(2)
    );
\HwReg_width_read_reg_411[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(3)
    );
\HwReg_width_read_reg_411[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(4)
    );
\HwReg_width_read_reg_411[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(5)
    );
\HwReg_width_read_reg_411[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(6)
    );
\HwReg_width_read_reg_411[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(7)
    );
\HwReg_width_read_reg_411[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(8)
    );
\HwReg_width_read_reg_411[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \^d\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cmp36727_i_reg_426[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(11),
      I1 => \^d\(9),
      I2 => \cmp36727_i_reg_426[0]_i_2_n_5\,
      I3 => \^d\(8),
      I4 => \loopWidth_reg_421[9]_i_2_n_5\,
      I5 => \^d\(10),
      O => cmp36727_i_fu_239_p2
    );
\cmp36727_i_reg_426[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(5),
      I2 => \cmp36727_i_reg_426[0]_i_3_n_5\,
      I3 => \^d\(4),
      I4 => \cmp36727_i_reg_426[0]_i_4_n_5\,
      I5 => \^d\(6),
      O => \cmp36727_i_reg_426[0]_i_2_n_5\
    );
\cmp36727_i_reg_426[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE7F"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(1),
      I2 => \^d\(0),
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      I4 => \^d\(2),
      O => \cmp36727_i_reg_426[0]_i_3_n_5\
    );
\cmp36727_i_reg_426[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B00000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_421[4]_i_2_n_5\,
      O => \cmp36727_i_reg_426[0]_i_4_n_5\
    );
\loopWidth_reg_421[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => bPassThru_422_or_420_In_loc_channel_dout,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[0]_0\(0),
      I4 => \SRL_SIG_reg[1]_1\(0),
      O => \mOutPtr_reg[1]\(0)
    );
\loopWidth_reg_421[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \SRL_SIG_reg[1]_1\(10),
      I2 => \loopWidth_reg_421[10]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      I4 => \SRL_SIG_reg[0]_0\(9),
      I5 => addr,
      O => \mOutPtr_reg[1]\(10)
    );
\loopWidth_reg_421[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \^d\(6),
      I4 => \loopWidth_reg_421[7]_i_2_n_5\,
      I5 => \^d\(7),
      O => \loopWidth_reg_421[10]_i_2_n_5\
    );
\loopWidth_reg_421[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(11),
      I3 => \SRL_SIG_reg[1]_1\(11),
      I4 => \loopWidth_reg_421[12]_i_2_n_5\,
      O => \mOutPtr_reg[1]\(11)
    );
\loopWidth_reg_421[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA208A00"
    )
        port map (
      I0 => \loopWidth_reg_421[12]_i_2_n_5\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => \SRL_SIG_reg[1]_1\(11),
      O => \mOutPtr_reg[1]\(12)
    );
\loopWidth_reg_421[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(8),
      I2 => \^d\(6),
      I3 => \loopWidth_reg_421[7]_i_2_n_5\,
      I4 => \^d\(7),
      I5 => \^d\(9),
      O => \loopWidth_reg_421[12]_i_2_n_5\
    );
\loopWidth_reg_421[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCC3CCA5A5AAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \SRL_SIG_reg[1]_1\(1),
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => \SRL_SIG_reg[0]_0\(0),
      I5 => addr,
      O => \mOutPtr_reg[1]\(1)
    );
\loopWidth_reg_421[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E4E4E41B1B1B"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => \^d\(0),
      I4 => \^d\(1),
      I5 => bPassThru_422_or_420_In_loc_channel_dout,
      O => \mOutPtr_reg[1]\(2)
    );
\loopWidth_reg_421[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_421[4]_i_2_n_5\,
      O => \mOutPtr_reg[1]\(3)
    );
\loopWidth_reg_421[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_421[4]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => addr,
      O => \mOutPtr_reg[1]\(4)
    );
\loopWidth_reg_421[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540554055554040"
    )
        port map (
      I0 => bPassThru_422_or_420_In_loc_channel_dout,
      I1 => \^d\(0),
      I2 => \^d\(1),
      I3 => \SRL_SIG_reg[1]_1\(2),
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => addr,
      O => \loopWidth_reg_421[4]_i_2_n_5\
    );
\loopWidth_reg_421[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_421[6]_i_2_n_5\,
      O => \mOutPtr_reg[1]\(5)
    );
\loopWidth_reg_421[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_421[6]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => addr,
      O => \mOutPtr_reg[1]\(6)
    );
\loopWidth_reg_421[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_421[4]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => addr,
      O => \loopWidth_reg_421[6]_i_2_n_5\
    );
\loopWidth_reg_421[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => \loopWidth_reg_421[7]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => addr,
      O => \mOutPtr_reg[1]\(7)
    );
\loopWidth_reg_421[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => addr,
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => \^d\(3),
      I4 => \loopWidth_reg_421[4]_i_2_n_5\,
      I5 => \^d\(4),
      O => \loopWidth_reg_421[7]_i_2_n_5\
    );
\loopWidth_reg_421[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \SRL_SIG_reg[1]_1\(8),
      I2 => \loopWidth_reg_421[8]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \SRL_SIG_reg[0]_0\(7),
      I5 => addr,
      O => \mOutPtr_reg[1]\(8)
    );
\loopWidth_reg_421[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_421[6]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => addr,
      O => \loopWidth_reg_421[8]_i_2_n_5\
    );
\loopWidth_reg_421[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \SRL_SIG_reg[1]_1\(9),
      I2 => \loopWidth_reg_421[9]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => addr,
      O => \mOutPtr_reg[1]\(9)
    );
\loopWidth_reg_421[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \SRL_SIG_reg[1]_1\(7),
      I2 => \loopWidth_reg_421[7]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => addr,
      O => \loopWidth_reg_421[9]_i_2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    width_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74 is
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  \SRL_SIG_reg[0][0]_0\(0) <= \^srl_sig_reg[0][0]_0\(0);
  \SRL_SIG_reg[1][0]_0\(0) <= \^srl_sig_reg[1][0]_0\(0);
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\(0),
      I1 => \^srl_sig_reg[0][0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
\SRL_SIG[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \^srl_sig_reg[0][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][0]_0\(0),
      Q => \^srl_sig_reg[1][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln89_reg_616[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(11)
    );
\add_ln89_reg_616[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(10)
    );
\add_ln89_reg_616[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(9)
    );
\add_ln89_reg_616[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(8)
    );
\add_ln89_reg_616[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(7)
    );
\add_ln89_reg_616[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(6)
    );
\add_ln89_reg_616[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(5)
    );
\add_ln89_reg_616[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(4)
    );
\add_ln89_reg_616[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(3)
    );
\add_ln89_reg_616[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(2)
    );
\add_ln89_reg_616[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => width_dout(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75 is
  port (
    cmp36727_i_fu_253_p2 : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    HwReg_width_c20_dout : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    addr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75 is
  signal \^hwreg_width_c20_dout\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^srl_sig_reg[1][8]_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp36727_i_reg_450[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp36727_i_reg_450[0]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_440[12]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_440[4]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_440[6]_i_2_n_5\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_430[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_430[3]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_430[5]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \HwReg_width_read_reg_430[7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \loopWidth_reg_440[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \loopWidth_reg_440[3]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \loopWidth_reg_440[5]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \loopWidth_reg_440[7]_i_1\ : label is "soft_lutpair401";
begin
  HwReg_width_c20_dout(10 downto 0) <= \^hwreg_width_c20_dout\(10 downto 0);
  \SRL_SIG_reg[1][8]_0\ <= \^srl_sig_reg[1][8]_0\;
\HwReg_width_read_reg_430[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(9)
    );
\HwReg_width_read_reg_430[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(10)
    );
\HwReg_width_read_reg_430[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(1)
    );
\HwReg_width_read_reg_430[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(2)
    );
\HwReg_width_read_reg_430[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(3)
    );
\HwReg_width_read_reg_430[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(4)
    );
\HwReg_width_read_reg_430[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(5)
    );
\HwReg_width_read_reg_430[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(6)
    );
\HwReg_width_read_reg_430[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(7)
    );
\HwReg_width_read_reg_430[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \^srl_sig_reg[1][8]_0\
    );
\HwReg_width_read_reg_430[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(8)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_csc_core_U0_HwReg_width_c20_write,
      O => push
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cmp36727_i_reg_450[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\,
      I1 => \^hwreg_width_c20_dout\(6),
      I2 => \cmp36727_i_reg_450[0]_i_2_n_5\,
      I3 => \^hwreg_width_c20_dout\(5),
      I4 => \loopWidth_reg_440[6]_i_2_n_5\,
      I5 => \^hwreg_width_c20_dout\(7),
      O => cmp36727_i_fu_253_p2
    );
\cmp36727_i_reg_450[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFEFF"
    )
        port map (
      I0 => \^hwreg_width_c20_dout\(4),
      I1 => \^hwreg_width_c20_dout\(2),
      I2 => \cmp36727_i_reg_450[0]_i_3_n_5\,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => \^hwreg_width_c20_dout\(1),
      I5 => \^hwreg_width_c20_dout\(3),
      O => \cmp36727_i_reg_450[0]_i_2_n_5\
    );
\cmp36727_i_reg_450[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr,
      I3 => \^hwreg_width_c20_dout\(8),
      I4 => \^hwreg_width_c20_dout\(10),
      I5 => \^hwreg_width_c20_dout\(9),
      O => \cmp36727_i_reg_450[0]_i_3_n_5\
    );
\loopWidth_reg_440[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \^hwreg_width_c20_dout\(0)
    );
\loopWidth_reg_440[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^hwreg_width_c20_dout\(9),
      I1 => \^srl_sig_reg[1][8]_0\,
      I2 => \loopWidth_reg_440[12]_i_3_n_5\,
      I3 => \^hwreg_width_c20_dout\(7),
      I4 => \^hwreg_width_c20_dout\(8),
      O => D(9)
    );
\loopWidth_reg_440[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^hwreg_width_c20_dout\(10),
      I1 => \^hwreg_width_c20_dout\(8),
      I2 => \^hwreg_width_c20_dout\(7),
      I3 => \loopWidth_reg_440[12]_i_3_n_5\,
      I4 => \^srl_sig_reg[1][8]_0\,
      I5 => \^hwreg_width_c20_dout\(9),
      O => D(10)
    );
\loopWidth_reg_440[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_width_c20_dout\(10),
      I1 => \^hwreg_width_c20_dout\(8),
      I2 => \^hwreg_width_c20_dout\(7),
      I3 => \loopWidth_reg_440[12]_i_3_n_5\,
      I4 => \^srl_sig_reg[1][8]_0\,
      I5 => \^hwreg_width_c20_dout\(9),
      O => D(11)
    );
\loopWidth_reg_440[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_440[6]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => addr,
      O => \loopWidth_reg_440[12]_i_3_n_5\
    );
\loopWidth_reg_440[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => bPassThru_422_or_420_Out_loc_channel_dout,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => D(0)
    );
\loopWidth_reg_440[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3CCC3CCA5A5AAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => bPassThru_422_or_420_Out_loc_channel_dout,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => addr,
      O => D(1)
    );
\loopWidth_reg_440[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \loopWidth_reg_440[4]_i_2_n_5\,
      O => D(2)
    );
\loopWidth_reg_440[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_440[4]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => addr,
      O => D(3)
    );
\loopWidth_reg_440[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000C000A0A0000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \SRL_SIG_reg[1]_1\(2),
      I2 => bPassThru_422_or_420_Out_loc_channel_dout,
      I3 => \SRL_SIG_reg[1]_1\(1),
      I4 => \SRL_SIG_reg[0]_0\(1),
      I5 => addr,
      O => \loopWidth_reg_440[4]_i_2_n_5\
    );
\loopWidth_reg_440[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \loopWidth_reg_440[6]_i_2_n_5\,
      O => D(4)
    );
\loopWidth_reg_440[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CCC3CCC5A5AAAAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \SRL_SIG_reg[1]_1\(6),
      I2 => \loopWidth_reg_440[6]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      I4 => \SRL_SIG_reg[0]_0\(5),
      I5 => addr,
      O => D(5)
    );
\loopWidth_reg_440[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \SRL_SIG_reg[1]_1\(4),
      I2 => \loopWidth_reg_440[4]_i_2_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      I4 => \SRL_SIG_reg[0]_0\(3),
      I5 => addr,
      O => \loopWidth_reg_440[6]_i_2_n_5\
    );
\loopWidth_reg_440[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B4FF4B0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => \SRL_SIG_reg[1]_1\(7),
      I4 => \loopWidth_reg_440[12]_i_3_n_5\,
      O => D(6)
    );
\loopWidth_reg_440[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535CA3ACACACACAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr,
      I3 => \SRL_SIG_reg[0]_0\(7),
      I4 => \SRL_SIG_reg[1]_1\(7),
      I5 => \loopWidth_reg_440[12]_i_3_n_5\,
      O => D(7)
    );
\loopWidth_reg_440[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6A6AAAAA"
    )
        port map (
      I0 => \^hwreg_width_c20_dout\(8),
      I1 => \^hwreg_width_c20_dout\(7),
      I2 => \loopWidth_reg_440[12]_i_3_n_5\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      I4 => \SRL_SIG_reg[0]_0\(8),
      I5 => addr,
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c20_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => HwReg_width_c20_dout(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopWidth_reg_279[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\loopWidth_reg_279[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\loopWidth_reg_279[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\loopWidth_reg_279[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\loopWidth_reg_279[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\loopWidth_reg_279[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\loopWidth_reg_279[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\loopWidth_reg_279[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\loopWidth_reg_279[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\loopWidth_reg_279[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\loopWidth_reg_279[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\loopWidth_reg_279[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78 is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]_1\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\d_read_reg_22[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln953_reg_321[12]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[12]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[12]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[12]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln953_reg_321_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln953_reg_321_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln953_reg_321[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[12]_i_2_n_5\
    );
\add_ln953_reg_321[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[12]_i_3_n_5\
    );
\add_ln953_reg_321[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[12]_i_4_n_5\
    );
\add_ln953_reg_321[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[12]_i_5_n_5\
    );
\add_ln953_reg_321[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_10_n_5\
    );
\add_ln953_reg_321[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_2_n_5\
    );
\add_ln953_reg_321[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_3_n_5\
    );
\add_ln953_reg_321[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_4_n_5\
    );
\add_ln953_reg_321[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_5_n_5\
    );
\add_ln953_reg_321[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_6_n_5\
    );
\add_ln953_reg_321[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_7_n_5\
    );
\add_ln953_reg_321[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_321[7]_i_8_n_5\
    );
\add_ln953_reg_321[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => bPassThru_420_In_loc_channel_dout,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[0]_0\(1),
      I4 => \SRL_SIG_reg[1]_1\(1),
      O => \add_ln953_reg_321[7]_i_9_n_5\
    );
\add_ln953_reg_321_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln953_reg_321_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => D(12),
      CO(3) => \NLW_add_ln953_reg_321_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln953_reg_321_reg[12]_i_1_n_10\,
      CO(1) => \add_ln953_reg_321_reg[12]_i_1_n_11\,
      CO(0) => \add_ln953_reg_321_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_add_ln953_reg_321_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln953_reg_321[12]_i_2_n_5\,
      S(2) => \add_ln953_reg_321[12]_i_3_n_5\,
      S(1) => \add_ln953_reg_321[12]_i_4_n_5\,
      S(0) => \add_ln953_reg_321[12]_i_5_n_5\
    );
\add_ln953_reg_321_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln953_reg_321_reg[7]_i_1_n_5\,
      CO(6) => \add_ln953_reg_321_reg[7]_i_1_n_6\,
      CO(5) => \add_ln953_reg_321_reg[7]_i_1_n_7\,
      CO(4) => \add_ln953_reg_321_reg[7]_i_1_n_8\,
      CO(3) => \add_ln953_reg_321_reg[7]_i_1_n_9\,
      CO(2) => \add_ln953_reg_321_reg[7]_i_1_n_10\,
      CO(1) => \add_ln953_reg_321_reg[7]_i_1_n_11\,
      CO(0) => \add_ln953_reg_321_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln953_reg_321[7]_i_2_n_5\,
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln953_reg_321[7]_i_3_n_5\,
      S(6) => \add_ln953_reg_321[7]_i_4_n_5\,
      S(5) => \add_ln953_reg_321[7]_i_5_n_5\,
      S(4) => \add_ln953_reg_321[7]_i_6_n_5\,
      S(3) => \add_ln953_reg_321[7]_i_7_n_5\,
      S(2) => \add_ln953_reg_321[7]_i_8_n_5\,
      S(1) => \add_ln953_reg_321[7]_i_9_n_5\,
      S(0) => \add_ln953_reg_321[7]_i_10_n_5\
    );
\zext_ln951_reg_316[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\zext_ln951_reg_316[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\zext_ln951_reg_316[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\zext_ln951_reg_316[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\zext_ln951_reg_316[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\zext_ln951_reg_316[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\zext_ln951_reg_316[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\zext_ln951_reg_316[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\zext_ln951_reg_316[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\zext_ln951_reg_316[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\zext_ln951_reg_316[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\zext_ln951_reg_316[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    HwReg_width_c22_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c21_full_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_height_c27_full_n : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \loopHeight_reg_406_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_height_c29_empty_n,
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => HwReg_width_c23_empty_n,
      I4 => HwReg_width_c22_full_n,
      I5 => Q(0),
      O => \^e\(0)
    );
\SRL_SIG[0][11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][11]_0\,
      I1 => HwReg_width_c22_empty_n,
      I2 => \SRL_SIG_reg[0][11]_1\(0),
      I3 => HwReg_width_c21_full_n,
      I4 => v_hcresampler_core_2_U0_ap_start,
      I5 => HwReg_height_c27_full_n,
      O => empty_n_reg(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_406[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(0)
    );
\loopHeight_reg_406[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(10)
    );
\loopHeight_reg_406[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(11)
    );
\loopHeight_reg_406[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(1)
    );
\loopHeight_reg_406[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(2)
    );
\loopHeight_reg_406[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(3)
    );
\loopHeight_reg_406[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(4)
    );
\loopHeight_reg_406[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(5)
    );
\loopHeight_reg_406[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(6)
    );
\loopHeight_reg_406[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(7)
    );
\loopHeight_reg_406[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(8)
    );
\loopHeight_reg_406[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \loopHeight_reg_406_reg[0]\(0),
      I3 => \loopHeight_reg_406_reg[0]\(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81 is
  port (
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81 is
  signal \^srl_sig_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^srl_sig_reg[1][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
begin
  \SRL_SIG_reg[0][0]_0\(0) <= \^srl_sig_reg[0][0]_0\(0);
  \SRL_SIG_reg[1][0]_0\(0) <= \^srl_sig_reg[1][0]_0\(0);
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][0]_0\(0),
      I1 => \^srl_sig_reg[0][0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(0)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
\SRL_SIG[0][11]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \^srl_sig_reg[0][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][0]_0\(0),
      Q => \^srl_sig_reg[1][0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln89_1_reg_621[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(11)
    );
\add_ln89_1_reg_621[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(10)
    );
\add_ln89_1_reg_621[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(9)
    );
\add_ln89_1_reg_621[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(8)
    );
\add_ln89_1_reg_621[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(7)
    );
\add_ln89_1_reg_621[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(6)
    );
\add_ln89_1_reg_621[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(5)
    );
\add_ln89_1_reg_621[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(4)
    );
\add_ln89_1_reg_621[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(3)
    );
\add_ln89_1_reg_621[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(2)
    );
\add_ln89_1_reg_621[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => height_dout(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    HwReg_width_c20_empty_n : in STD_LOGIC;
    HwReg_height_c25_full_n : in STD_LOGIC;
    HwReg_width_c19_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \loopHeight_reg_425_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal push : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_1\,
      I1 => v_csc_core_U0_HwReg_width_c20_write,
      O => push
    );
\SRL_SIG[0][11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => HwReg_width_c20_empty_n,
      I2 => HwReg_height_c25_full_n,
      I3 => HwReg_width_c19_full_n,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => Q(0),
      O => E(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\loopHeight_reg_425[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(0)
    );
\loopHeight_reg_425[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(10)
    );
\loopHeight_reg_425[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(11)
    );
\loopHeight_reg_425[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(1)
    );
\loopHeight_reg_425[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(2)
    );
\loopHeight_reg_425[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(3)
    );
\loopHeight_reg_425[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(4)
    );
\loopHeight_reg_425[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(5)
    );
\loopHeight_reg_425[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(6)
    );
\loopHeight_reg_425[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(7)
    );
\loopHeight_reg_425[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(8)
    );
\loopHeight_reg_425[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \loopHeight_reg_425_reg[0]\(0),
      I3 => \loopHeight_reg_425_reg[0]\(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83 : entity is "bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg";
end bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln953_reg_294[12]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[12]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[12]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[12]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln953_reg_294_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln953_reg_294_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\add_ln953_reg_294[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[12]_i_2_n_5\
    );
\add_ln953_reg_294[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[12]_i_3_n_5\
    );
\add_ln953_reg_294[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[12]_i_4_n_5\
    );
\add_ln953_reg_294[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[12]_i_5_n_5\
    );
\add_ln953_reg_294[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B00B4F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      I4 => if_dout(0),
      O => \add_ln953_reg_294[7]_i_10_n_5\
    );
\add_ln953_reg_294[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_2_n_5\
    );
\add_ln953_reg_294[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_3_n_5\
    );
\add_ln953_reg_294[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_4_n_5\
    );
\add_ln953_reg_294[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_5_n_5\
    );
\add_ln953_reg_294[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_6_n_5\
    );
\add_ln953_reg_294[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_7_n_5\
    );
\add_ln953_reg_294[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_8_n_5\
    );
\add_ln953_reg_294[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \add_ln953_reg_294[7]_i_9_n_5\
    );
\add_ln953_reg_294_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln953_reg_294_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => D(12),
      CO(3) => \NLW_add_ln953_reg_294_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln953_reg_294_reg[12]_i_1_n_10\,
      CO(1) => \add_ln953_reg_294_reg[12]_i_1_n_11\,
      CO(0) => \add_ln953_reg_294_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_add_ln953_reg_294_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln953_reg_294[12]_i_2_n_5\,
      S(2) => \add_ln953_reg_294[12]_i_3_n_5\,
      S(1) => \add_ln953_reg_294[12]_i_4_n_5\,
      S(0) => \add_ln953_reg_294[12]_i_5_n_5\
    );
\add_ln953_reg_294_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln953_reg_294_reg[7]_i_1_n_5\,
      CO(6) => \add_ln953_reg_294_reg[7]_i_1_n_6\,
      CO(5) => \add_ln953_reg_294_reg[7]_i_1_n_7\,
      CO(4) => \add_ln953_reg_294_reg[7]_i_1_n_8\,
      CO(3) => \add_ln953_reg_294_reg[7]_i_1_n_9\,
      CO(2) => \add_ln953_reg_294_reg[7]_i_1_n_10\,
      CO(1) => \add_ln953_reg_294_reg[7]_i_1_n_11\,
      CO(0) => \add_ln953_reg_294_reg[7]_i_1_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln953_reg_294[7]_i_2_n_5\,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln953_reg_294[7]_i_3_n_5\,
      S(6) => \add_ln953_reg_294[7]_i_4_n_5\,
      S(5) => \add_ln953_reg_294[7]_i_5_n_5\,
      S(4) => \add_ln953_reg_294[7]_i_6_n_5\,
      S(3) => \add_ln953_reg_294[7]_i_7_n_5\,
      S(2) => \add_ln953_reg_294[7]_i_8_n_5\,
      S(1) => \add_ln953_reg_294[7]_i_9_n_5\,
      S(0) => \add_ln953_reg_294[7]_i_10_n_5\
    );
\zext_ln951_reg_289[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\zext_ln951_reg_289[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\zext_ln951_reg_289[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\zext_ln951_reg_289[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\zext_ln951_reg_289[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\zext_ln951_reg_289[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\zext_ln951_reg_289[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\zext_ln951_reg_289[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\zext_ln951_reg_289[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\zext_ln951_reg_289[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\zext_ln951_reg_289[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\zext_ln951_reg_289[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    HwReg_RowStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg is
  signal HwReg_RowStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cmp17_not_reg_629[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp17_not_reg_629_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal \NLW_cmp17_not_reg_629_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__1\ : label is "soft_lutpair398";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_RowStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp17_not_reg_629_reg[0]_i_1\ : label is 14;
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(11 downto 0) <= \^out\(11 downto 0);
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_RowStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowStart_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowStart_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowStart_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowStart_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\cmp17_not_reg_629[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(14),
      I1 => HwReg_RowStart_channel_dout(15),
      O => \cmp17_not_reg_629[0]_i_10_n_5\
    );
\cmp17_not_reg_629[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(13),
      I1 => HwReg_RowStart_channel_dout(12),
      I2 => Q(12),
      O => \cmp17_not_reg_629[0]_i_11_n_5\
    );
\cmp17_not_reg_629[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(11),
      I1 => Q(11),
      I2 => \^out\(10),
      I3 => Q(10),
      O => \cmp17_not_reg_629[0]_i_12_n_5\
    );
\cmp17_not_reg_629[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(9),
      I1 => Q(9),
      I2 => \^out\(8),
      I3 => Q(8),
      O => \cmp17_not_reg_629[0]_i_13_n_5\
    );
\cmp17_not_reg_629[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(7),
      I1 => Q(7),
      I2 => \^out\(6),
      I3 => Q(6),
      O => \cmp17_not_reg_629[0]_i_14_n_5\
    );
\cmp17_not_reg_629[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(5),
      I1 => Q(5),
      I2 => \^out\(4),
      I3 => Q(4),
      O => \cmp17_not_reg_629[0]_i_15_n_5\
    );
\cmp17_not_reg_629[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(3),
      I1 => Q(3),
      I2 => \^out\(2),
      I3 => Q(2),
      O => \cmp17_not_reg_629[0]_i_16_n_5\
    );
\cmp17_not_reg_629[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(1),
      I1 => Q(1),
      I2 => \^out\(0),
      I3 => Q(0),
      O => \cmp17_not_reg_629[0]_i_17_n_5\
    );
\cmp17_not_reg_629[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(15),
      I1 => HwReg_RowStart_channel_dout(14),
      O => \cmp17_not_reg_629[0]_i_2_n_5\
    );
\cmp17_not_reg_629[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => HwReg_RowStart_channel_dout(13),
      I1 => Q(12),
      I2 => HwReg_RowStart_channel_dout(12),
      O => \cmp17_not_reg_629[0]_i_3_n_5\
    );
\cmp17_not_reg_629_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \cmp17_not_reg_629_reg[0]_i_1_n_6\,
      CO(5) => \cmp17_not_reg_629_reg[0]_i_1_n_7\,
      CO(4) => \cmp17_not_reg_629_reg[0]_i_1_n_8\,
      CO(3) => \cmp17_not_reg_629_reg[0]_i_1_n_9\,
      CO(2) => \cmp17_not_reg_629_reg[0]_i_1_n_10\,
      CO(1) => \cmp17_not_reg_629_reg[0]_i_1_n_11\,
      CO(0) => \cmp17_not_reg_629_reg[0]_i_1_n_12\,
      DI(7) => \cmp17_not_reg_629[0]_i_2_n_5\,
      DI(6) => \cmp17_not_reg_629[0]_i_3_n_5\,
      DI(5 downto 0) => DI(5 downto 0),
      O(7 downto 0) => \NLW_cmp17_not_reg_629_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \cmp17_not_reg_629[0]_i_10_n_5\,
      S(6) => \cmp17_not_reg_629[0]_i_11_n_5\,
      S(5) => \cmp17_not_reg_629[0]_i_12_n_5\,
      S(4) => \cmp17_not_reg_629[0]_i_13_n_5\,
      S(3) => \cmp17_not_reg_629[0]_i_14_n_5\,
      S(2) => \cmp17_not_reg_629[0]_i_15_n_5\,
      S(1) => \cmp17_not_reg_629[0]_i_16_n_5\,
      S(0) => \cmp17_not_reg_629[0]_i_17_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100 is
  signal HwReg_K12_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K12_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K12_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K12_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K12_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K12_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K12_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K12_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K12_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K12_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K12_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K12_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K12_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K12_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K12_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K12_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K12_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K12_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K12_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__18\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__18\ : label is "soft_lutpair335";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K12_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K12_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102 is
  signal HwReg_K11_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__3\ : label is "soft_lutpair334";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_10\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_11\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_12\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_13\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_14\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_15\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_16\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_5\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_6\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_7\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_8\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_9\ : label is "soft_lutpair329";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K11_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K11_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K11_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K11_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K11_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K11_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K11_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K11_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K11_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K11_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K11_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K11_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K11_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K11_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K11_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K11_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln147_reg_1213_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K11_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K11_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__17\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__17\ : label is "soft_lutpair325";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K11_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K11_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106 is
  port (
    ap_clk_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HwReg_ColStart_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106 is
  signal HwReg_ColStart_channel_dout : STD_LOGIC_VECTOR ( 14 to 14 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3\ : label is "soft_lutpair315";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ColStart_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(14 downto 0) <= \^out\(14 downto 0);
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_ColStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_ColStart_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(14)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
icmp_ln104_fu_391_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_ColStart_channel_dout(14),
      I1 => \^out\(14),
      O => S(0)
    );
\or_ln105_2_reg_1153[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^out\(8),
      I1 => p_0_in(0),
      I2 => \^out\(9),
      I3 => p_0_in(1),
      I4 => HwReg_ColStart_channel_dout(14),
      I5 => \^out\(14),
      O => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__0\ : label is "soft_lutpair314";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_ColEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(15 downto 0) <= \^out\(15 downto 0);
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \^out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \^out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \^out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \^out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
icmp_ln104_1_fu_397_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(15),
      O => DI(0)
    );
icmp_ln104_1_fu_397_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(15),
      I1 => \^out\(14),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    push_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    HwReg_RowEnd_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84 is
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cmp20_not_reg_634[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp20_not_reg_634_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^push_0\ : STD_LOGIC;
  signal \NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__2\ : label is "soft_lutpair397";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_RowEnd_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp20_not_reg_634_reg[0]_i_2\ : label is 14;
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(11 downto 0) <= \^out\(11 downto 0);
  push_0 <= \^push_0\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_RowEnd_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push_0\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_RowEnd_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_RowEnd_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_RowEnd_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_RowEnd_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push_0\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\cmp20_not_reg_634[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(15),
      I1 => HwReg_RowEnd_channel_dout(14),
      O => \cmp20_not_reg_634[0]_i_11_n_5\
    );
\cmp20_not_reg_634[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(13),
      I1 => HwReg_RowEnd_channel_dout(12),
      I2 => Q(12),
      O => \cmp20_not_reg_634[0]_i_12_n_5\
    );
\cmp20_not_reg_634[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(11),
      I1 => Q(11),
      I2 => \^out\(10),
      I3 => Q(10),
      O => \cmp20_not_reg_634[0]_i_13_n_5\
    );
\cmp20_not_reg_634[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(9),
      I1 => Q(9),
      I2 => \^out\(8),
      I3 => Q(8),
      O => \cmp20_not_reg_634[0]_i_14_n_5\
    );
\cmp20_not_reg_634[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(7),
      I1 => Q(7),
      I2 => \^out\(6),
      I3 => Q(6),
      O => \cmp20_not_reg_634[0]_i_15_n_5\
    );
\cmp20_not_reg_634[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(5),
      I1 => Q(5),
      I2 => \^out\(4),
      I3 => Q(4),
      O => \cmp20_not_reg_634[0]_i_16_n_5\
    );
\cmp20_not_reg_634[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(3),
      I1 => Q(3),
      I2 => \^out\(2),
      I3 => Q(2),
      O => \cmp20_not_reg_634[0]_i_17_n_5\
    );
\cmp20_not_reg_634[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^out\(1),
      I1 => Q(1),
      I2 => \^out\(0),
      I3 => Q(0),
      O => \cmp20_not_reg_634[0]_i_18_n_5\
    );
\cmp20_not_reg_634[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => HwReg_RowEnd_channel_dout(13),
      I1 => Q(12),
      I2 => HwReg_RowEnd_channel_dout(12),
      O => \cmp20_not_reg_634[0]_i_4_n_5\
    );
\cmp20_not_reg_634_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \cmp20_not_reg_634_reg[0]_i_2_n_6\,
      CO(5) => \cmp20_not_reg_634_reg[0]_i_2_n_7\,
      CO(4) => \cmp20_not_reg_634_reg[0]_i_2_n_8\,
      CO(3) => \cmp20_not_reg_634_reg[0]_i_2_n_9\,
      CO(2) => \cmp20_not_reg_634_reg[0]_i_2_n_10\,
      CO(1) => \cmp20_not_reg_634_reg[0]_i_2_n_11\,
      CO(0) => \cmp20_not_reg_634_reg[0]_i_2_n_12\,
      DI(7) => '0',
      DI(6) => \cmp20_not_reg_634[0]_i_4_n_5\,
      DI(5 downto 0) => DI(5 downto 0),
      O(7 downto 0) => \NLW_cmp20_not_reg_634_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \cmp20_not_reg_634[0]_i_11_n_5\,
      S(6) => \cmp20_not_reg_634[0]_i_12_n_5\,
      S(5) => \cmp20_not_reg_634[0]_i_13_n_5\,
      S(4) => \cmp20_not_reg_634[0]_i_14_n_5\,
      S(3) => \cmp20_not_reg_634[0]_i_15_n_5\,
      S(2) => \cmp20_not_reg_634[0]_i_16_n_5\,
      S(1) => \cmp20_not_reg_634[0]_i_17_n_5\,
      S(0) => \cmp20_not_reg_634[0]_i_18_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86 is
  port (
    push : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K33_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86 is
  signal HwReg_K33_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__11\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__11\ : label is "soft_lutpair387";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__1\ : label is "soft_lutpair386";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K33_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K33_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K33_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K33_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K33_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K33_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K33_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K33_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K33_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K33_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K33_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K33_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K33_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K33_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K33_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K33_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K33_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K33_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__25\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__25\ : label is "soft_lutpair378";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K33_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88 is
  signal HwReg_K32_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K32_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K32_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K32_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K32_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K32_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K32_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K32_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K32_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K32_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K32_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K32_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K32_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K32_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K32_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K32_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K32_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K32_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K32_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__24\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__24\ : label is "soft_lutpair377";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K32_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K32_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K31_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90 is
  signal HwReg_K31_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__9\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__9\ : label is "soft_lutpair376";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_10\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_11\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_12\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_13\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_14\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_15\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_16\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_3\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_6\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_7\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_8\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_9\ : label is "soft_lutpair371";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K31_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K31_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K31_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K31_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K31_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K31_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K31_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K31_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K31_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K31_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K31_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K31_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K31_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K31_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K31_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K31_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K31_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln151_reg_1243_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K31_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__23\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__23\ : label is "soft_lutpair367";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K31_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92 is
  port (
    push : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92 is
  signal HwReg_K23_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__8\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__8\ : label is "soft_lutpair366";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__0\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__0\ : label is "soft_lutpair365";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K23_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K23_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K23_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K23_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K23_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K23_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K23_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K23_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K23_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K23_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K23_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K23_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K23_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K23_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K23_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K23_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K23_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K23_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__22\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__22\ : label is "soft_lutpair357";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K23_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K23_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K22_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94 is
  signal HwReg_K22_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K22_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K22_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K22_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K22_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K22_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K22_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K22_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K22_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K22_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K22_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K22_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K22_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K22_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K22_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K22_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K22_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K22_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/tmp_product_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K22_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__21\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__21\ : label is "soft_lutpair356";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K22_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96 is
  port (
    push : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96 is
  signal HwReg_K21_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__6\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__6\ : label is "soft_lutpair355";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_10\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_11\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_12\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_13\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_14\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_15\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_16\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_5\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_6\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_7\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_8\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_9\ : label is "soft_lutpair350";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K21_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K21_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K21_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K21_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K21_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K21_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K21_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K21_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K21_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K21_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K21_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K21_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K21_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K21_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K21_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K21_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/trunc_ln149_reg_1228_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K21_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter2_reg,
      O => A(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K21_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__20\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__20\ : label is "soft_lutpair346";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K21_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K21_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98 is
  port (
    push : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K13_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98 is
  signal HwReg_K13_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__5\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__5\ : label is "soft_lutpair345";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9\ : label is "soft_lutpair344";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_K13_channel_dout(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_K13_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => HwReg_K13_channel_dout(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => HwReg_K13_channel_dout(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => HwReg_K13_channel_dout(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => HwReg_K13_channel_dout(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => HwReg_K13_channel_dout(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => HwReg_K13_channel_dout(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_K13_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_K13_channel_dout(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_K13_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_K13_channel_dout(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_K13_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_K13_channel_dout(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_K13_channel_dout(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => HwReg_K13_channel_dout(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => HwReg_K13_channel_dout(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(15),
      I1 => \out\(15),
      I2 => or_ln105_2_reg_1153,
      O => B(15)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(6),
      I1 => \out\(6),
      I2 => or_ln105_2_reg_1153,
      O => B(6)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(5),
      I1 => \out\(5),
      I2 => or_ln105_2_reg_1153,
      O => B(5)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(4),
      I1 => \out\(4),
      I2 => or_ln105_2_reg_1153,
      O => B(4)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(3),
      I1 => \out\(3),
      I2 => or_ln105_2_reg_1153,
      O => B(3)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(2),
      I1 => \out\(2),
      I2 => or_ln105_2_reg_1153,
      O => B(2)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(1),
      I1 => \out\(1),
      I2 => or_ln105_2_reg_1153,
      O => B(1)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(0),
      I1 => \out\(0),
      I2 => or_ln105_2_reg_1153,
      O => B(0)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(14),
      I1 => \out\(14),
      I2 => or_ln105_2_reg_1153,
      O => B(14)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(13),
      I1 => \out\(13),
      I2 => or_ln105_2_reg_1153,
      O => B(13)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(12),
      I1 => \out\(12),
      I2 => or_ln105_2_reg_1153,
      O => B(12)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(11),
      I1 => \out\(11),
      I2 => or_ln105_2_reg_1153,
      O => B(11)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(10),
      I1 => \out\(10),
      I2 => or_ln105_2_reg_1153,
      O => B(10)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(9),
      I1 => \out\(9),
      I2 => or_ln105_2_reg_1153,
      O => B(9)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(8),
      I1 => \out\(8),
      I2 => or_ln105_2_reg_1153,
      O => B(8)
    );
\grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/p_reg_reg_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_K13_channel_dout(7),
      I1 => \out\(7),
      I2 => or_ln105_2_reg_1153,
      O => B(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99 : entity is "bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__19\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__19\ : label is "soft_lutpair336";
  attribute srl_bus_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][10]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][10]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][11]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][11]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][12]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][12]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][13]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][13]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][14]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][14]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][15]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][15]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][8]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][8]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][9]_srl5\ : label is "inst/\HwReg_K13_2_channel_U/U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg/SRL_SIG_reg[4][9]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg is
  port (
    bPassThru_420_In_loc_channel_dout : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_34 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[2][0]_srl3_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[2][0]_srl3_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bpassthru_420_in_loc_channel_dout\ : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\bPassThru_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair447";
begin
  bPassThru_420_In_loc_channel_dout <= \^bpassthru_420_in_loc_channel_dout\;
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_34,
      Q => \^bpassthru_420_in_loc_channel_dout\
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[2][0]_srl3_0\,
      I1 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[2][0]_srl3_1\,
      O => push
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\select_ln951_reg_311[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_420_in_loc_channel_dout\,
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg is
  port (
    bPassThru_422_or_420_In_loc_channel_dout : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_36 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    full_n_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bpassthru_422_or_420_in_loc_channel_dout\ : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\bPassThru_422_or_420_In_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair453";
begin
  bPassThru_422_or_420_In_loc_channel_dout <= \^bpassthru_422_or_420_in_loc_channel_dout\;
  full_n_reg <= \^full_n_reg\;
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => '0',
      A3 => '0',
      CE => \^full_n_reg\,
      CLK => ap_clk,
      D => Block_entry3_proc_U0_ap_return_36,
      Q => \^bpassthru_422_or_420_in_loc_channel_dout\
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => full_n_reg_0,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => ap_done_reg,
      I3 => full_n_reg_1,
      O => \^full_n_reg\
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => addr(1)
    );
\select_ln685_reg_416[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_422_or_420_in_loc_channel_dout\,
      O => ap_clk_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    select_ln720_fu_229_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \not_bPassThru_i_reg_445_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[5][0]_srl6_0\ : in STD_LOGIC;
    \SRL_SIG_reg[5][0]_srl6_1\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[5][0]_srl6_2\ : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0 : STD_LOGIC;
  signal \^bpassthru_422_or_420_out_loc_channel_dout\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[5][0]_srl6\ : label is "inst/\bPassThru_422_or_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg/SRL_SIG_reg[5][0]_srl6 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[5][0]_srl6_i_3\ : label is "soft_lutpair455";
begin
  bPassThru_422_or_420_Out_loc_channel_dout <= \^bpassthru_422_or_420_out_loc_channel_dout\;
\SRL_SIG_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0,
      CLK => ap_clk,
      D => \not_bPassThru_i_reg_445_reg[0]\(0),
      Q => \^bpassthru_422_or_420_out_loc_channel_dout\
    );
\SRL_SIG_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[5][0]_srl6_0\,
      I1 => \SRL_SIG_reg[5][0]_srl6_1\,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[5][0]_srl6_2\,
      O => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel0
    );
\SRL_SIG_reg[5][0]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[5][0]_srl6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[5][0]_srl6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\not_bPassThru_i_reg_445[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_dout\,
      O => select_ln720_fu_229_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg is
  port (
    if_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0 : out STD_LOGIC;
    yOffset_fu_160_p2 : out STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_done_reg_i_7 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_done_reg_i_7_0 : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_sync_channel_write_bpassthru_420_out_loc_channel0\ : STD_LOGIC;
  signal \^if_dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\bPassThru_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[6][0]_srl7\ : label is "inst/\bPassThru_420_Out_loc_channel_U/U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg/SRL_SIG_reg[6][0]_srl7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[6][0]_srl7_i_2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[6][0]_srl7_i_3\ : label is "soft_lutpair449";
begin
  ap_sync_channel_write_bPassThru_420_Out_loc_channel0 <= \^ap_sync_channel_write_bpassthru_420_out_loc_channel0\;
  if_dout(0) <= \^if_dout\(0);
\SRL_SIG_reg[6][0]_srl7\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^ap_sync_channel_write_bpassthru_420_out_loc_channel0\,
      CLK => ap_clk,
      D => if_din(0),
      Q => \^if_dout\(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => ap_done_reg_i_7,
      I1 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I2 => ap_done_reg,
      I3 => ap_done_reg_i_7_0,
      O => \^ap_sync_channel_write_bpassthru_420_out_loc_channel0\
    );
\SRL_SIG_reg[6][0]_srl7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[6][0]_srl7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[6][0]_srl7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\zext_ln907_reg_284[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^if_dout\(0),
      O => yOffset_fu_160_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg is
  port (
    ap_clk_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg is
  signal addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stream_out_vresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1__1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair487";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__4\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__3\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6\ : label is "soft_lutpair492";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(0),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(8),
      O => ap_clk_0(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(10),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(18),
      O => ap_clk_0(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(11),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(19),
      O => ap_clk_0(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(12),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(20),
      O => ap_clk_0(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(13),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(21),
      O => ap_clk_0(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(14),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(22),
      O => ap_clk_0(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(15),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(23),
      O => ap_clk_0(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(16),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(0),
      O => ap_clk_0(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(17),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(1),
      O => ap_clk_0(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(18),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(2),
      O => ap_clk_0(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(19),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(3),
      O => ap_clk_0(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(1),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(9),
      O => ap_clk_0(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(20),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(4),
      O => ap_clk_0(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(21),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(5),
      O => ap_clk_0(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(22),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(6),
      O => ap_clk_0(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(23),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(7),
      O => ap_clk_0(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(2),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(10),
      O => ap_clk_0(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(3),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(11),
      O => ap_clk_0(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(4),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(12),
      O => ap_clk_0(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(5),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(13),
      O => ap_clk_0(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(6),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(14),
      O => ap_clk_0(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(7),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(15),
      O => ap_clk_0(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(8),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(16),
      O => ap_clk_0(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => stream_out_vresampled_dout(9),
      I1 => \B_V_data_1_payload_B_reg[23]\,
      I2 => stream_out_vresampled_dout(17),
      O => ap_clk_0(9)
    );
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => stream_out_vresampled_dout(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => addr(3)
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => stream_out_vresampled_dout(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => stream_out_vresampled_dout(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => stream_out_vresampled_dout(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => stream_out_vresampled_dout(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => stream_out_vresampled_dout(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => stream_out_vresampled_dout(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => stream_out_vresampled_dout(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => stream_out_vresampled_dout(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => stream_out_vresampled_dout(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => stream_out_vresampled_dout(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => stream_out_vresampled_dout(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => stream_out_vresampled_dout(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => stream_out_vresampled_dout(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => stream_out_vresampled_dout(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => stream_out_vresampled_dout(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => stream_out_vresampled_dout(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => stream_out_vresampled_dout(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => stream_out_vresampled_dout(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => stream_out_vresampled_dout(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => stream_out_vresampled_dout(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => stream_out_vresampled_dout(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => stream_out_vresampled_dout(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => addr(3),
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => stream_out_vresampled_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63 : entity is "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__3\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__3\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__3\ : label is "soft_lutpair476";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_out_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__3_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64 : entity is "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__0\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__0\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__1\ : label is "soft_lutpair472";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_vresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__1_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65 : entity is "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__2\ : label is "soft_lutpair467";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_hresampled_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__2_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66 : entity is "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_6__0\ : label is "soft_lutpair462";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_in_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6__0_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67 : entity is "bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg";
end bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67 is
  signal \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][0]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2__4\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_3__2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_4__2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_5__4\ : label is "soft_lutpair458";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\stream_csc_U/U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__4_n_5\,
      CE => push,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg is
  port (
    \cond_reg_343_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write : in STD_LOGIC;
    \cond_reg_343_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cond_reg_343[0]_i_2_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_3_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_4_n_5\ : STD_LOGIC;
  signal \cond_reg_343[0]_i_5_n_5\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
begin
  push <= \^push\;
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => \SRL_SIG_reg[0][7]_0\,
      I1 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][7]_1\,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(0),
      Q => \SRL_SIG_reg[1]\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(1),
      Q => \SRL_SIG_reg[1]\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(2),
      Q => \SRL_SIG_reg[1]\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(3),
      Q => \SRL_SIG_reg[1]\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(4),
      Q => \SRL_SIG_reg[1]\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(5),
      Q => \SRL_SIG_reg[1]\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(6),
      Q => \SRL_SIG_reg[1]\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]\(7),
      Q => \SRL_SIG_reg[1]\(7),
      R => '0'
    );
\cond_reg_343[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \cond_reg_343[0]_i_2_n_5\,
      I1 => \cond_reg_343[0]_i_3_n_5\,
      I2 => \cond_reg_343[0]_i_4_n_5\,
      I3 => \cond_reg_343[0]_i_5_n_5\,
      I4 => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      I5 => \cond_reg_343_reg[0]_0\,
      O => \cond_reg_343_reg[0]\
    );
\cond_reg_343[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(4),
      I1 => \SRL_SIG_reg[1]\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]\(5),
      I5 => \SRL_SIG_reg[1]\(5),
      O => \cond_reg_343[0]_i_2_n_5\
    );
\cond_reg_343[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(6),
      I1 => \SRL_SIG_reg[1]\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]\(7),
      I5 => \SRL_SIG_reg[1]\(7),
      O => \cond_reg_343[0]_i_3_n_5\
    );
\cond_reg_343[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(2),
      I1 => \SRL_SIG_reg[1]\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]\(3),
      I5 => \SRL_SIG_reg[1]\(3),
      O => \cond_reg_343[0]_i_4_n_5\
    );
\cond_reg_343[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505503005355"
    )
        port map (
      I0 => \SRL_SIG_reg[0]\(0),
      I1 => \SRL_SIG_reg[1]\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \SRL_SIG_reg[0]\(1),
      I5 => \SRL_SIG_reg[1]\(1),
      O => \cond_reg_343[0]_i_5_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg is
  port (
    p_0_in0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1153_pp0_iter3_reg : in STD_LOGIC;
    HwReg_ClipMax_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg is
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__16\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__16\ : label is "soft_lutpair313";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[0]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[1]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[2]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[3]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[4]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[5]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[6]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[7]_i_3\ : label is "soft_lutpair310";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(3 downto 0) <= \^out\(3 downto 0);
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_ClipMax_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClipMax_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClipMax_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClipMax_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClipMax_channel_dout(7)
    );
\select_ln153_1_reg_1248[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(0)
    );
\select_ln153_1_reg_1248[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(1),
      I1 => \select_ln155_1_reg_1253_reg[7]\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(1)
    );
\select_ln153_1_reg_1248[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \select_ln155_1_reg_1253_reg[7]\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(2)
    );
\select_ln153_1_reg_1248[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(3),
      I1 => \select_ln155_1_reg_1253_reg[7]\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(3)
    );
\select_ln153_1_reg_1248[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \select_ln155_1_reg_1253_reg[7]\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(4)
    );
\select_ln153_1_reg_1248[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(5),
      I1 => \select_ln155_1_reg_1253_reg[7]\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(5)
    );
\select_ln153_1_reg_1248[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \select_ln155_1_reg_1253_reg[7]\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(6)
    );
\select_ln153_1_reg_1248[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClipMax_channel_dout(7),
      I1 => \select_ln155_1_reg_1253_reg[7]\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in0_in(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    HwReg_ClipMax_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108 : entity is "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__30\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__30\ : label is "soft_lutpair308";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClipMax_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_ClipMax_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I2 => ap_done_reg,
      I3 => mOutPtr_reg_1_sn_1,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109 is
  port (
    p_0_in1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    push : out STD_LOGIC;
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1153_pp0_iter3_reg : in STD_LOGIC;
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109 : entity is "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109 is
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__15\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__15\ : label is "soft_lutpair307";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[0]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[1]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[2]_i_2\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[3]_i_2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[4]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[5]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[6]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \select_ln153_1_reg_1248[7]_i_2\ : label is "soft_lutpair304";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  \out\(3 downto 0) <= \^out\(3 downto 0);
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_ClampMin_channel_dout(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(1)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_ClampMin_channel_dout(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(2)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_ClampMin_channel_dout(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(3)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_ClampMin_channel_dout(7)
    );
\select_ln153_1_reg_1248[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(0),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(0)
    );
\select_ln153_1_reg_1248[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(1),
      I1 => \select_ln155_1_reg_1253_reg[7]\(1),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(1)
    );
\select_ln153_1_reg_1248[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(1),
      I1 => \select_ln155_1_reg_1253_reg[7]\(2),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(2)
    );
\select_ln153_1_reg_1248[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(3),
      I1 => \select_ln155_1_reg_1253_reg[7]\(3),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(3)
    );
\select_ln153_1_reg_1248[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(2),
      I1 => \select_ln155_1_reg_1253_reg[7]\(4),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(4)
    );
\select_ln153_1_reg_1248[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(5),
      I1 => \select_ln155_1_reg_1253_reg[7]\(5),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(5)
    );
\select_ln153_1_reg_1248[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^out\(3),
      I1 => \select_ln155_1_reg_1253_reg[7]\(6),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(6)
    );
\select_ln153_1_reg_1248[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => HwReg_ClampMin_channel_dout(7),
      I1 => \select_ln155_1_reg_1253_reg[7]\(7),
      I2 => or_ln105_2_reg_1153_pp0_iter3_reg,
      O => p_0_in1_in(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110 is
  port (
    push : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr_reg_1_sp_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110 : entity is "bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg";
end bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110 is
  signal addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr_reg_1_sn_1 : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[4][0]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][0]_srl5 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_2__29\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[4][0]_srl5_i_3__29\ : label is "soft_lutpair302";
  attribute srl_bus_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][1]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][1]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][2]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][2]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][3]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][3]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][4]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][4]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][5]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][5]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][6]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][6]_srl5 ";
  attribute srl_bus_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4] ";
  attribute srl_name of \SRL_SIG_reg[4][7]_srl5\ : label is "inst/\HwReg_ClampMin_2_channel_U/U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg/SRL_SIG_reg[4][7]_srl5 ";
begin
  mOutPtr_reg_1_sn_1 <= mOutPtr_reg_1_sp_1;
  push <= \^push\;
\SRL_SIG_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => mOutPtr_reg_1_sn_1,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      O => \^push\
    );
\SRL_SIG_reg[4][0]_srl5_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(3),
      O => addr(0)
    );
\SRL_SIG_reg[4][0]_srl5_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(3),
      O => addr(1)
    );
\SRL_SIG_reg[4][0]_srl5_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => addr(2)
    );
\SRL_SIG_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => addr(2),
      A3 => '0',
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg is
  port (
    ap_clk_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    \mOutPtr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_OutVideoFormat_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr[3]_i_3\ : in STD_LOGIC;
    mOutPtr_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SRL_SIG_reg[7][7]_srl8_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg is
  signal \B_V_data_1_payload_A[23]_i_4_n_5\ : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^moutptr_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sel\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][0]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_3\ : label is "soft_lutpair388";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\HwReg_OutVideoFormat_channel_U/U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg/SRL_SIG_reg[7][7]_srl8 ";
begin
  \mOutPtr_reg[2]\(0) <= \^moutptr_reg[2]\(0);
  sel <= \^sel\;
\B_V_data_1_payload_A[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(2),
      I1 => HwReg_OutVideoFormat_channel_dout(3),
      I2 => HwReg_OutVideoFormat_channel_dout(0),
      I3 => HwReg_OutVideoFormat_channel_dout(1),
      I4 => \B_V_data_1_payload_A[23]_i_4_n_5\,
      O => ap_clk_0
    );
\B_V_data_1_payload_A[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_dout(5),
      I1 => HwReg_OutVideoFormat_channel_dout(4),
      I2 => HwReg_OutVideoFormat_channel_dout(7),
      I3 => HwReg_OutVideoFormat_channel_dout(6),
      O => \B_V_data_1_payload_A[23]_i_4_n_5\
    );
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(0),
      Q => HwReg_OutVideoFormat_channel_dout(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr[3]_i_3\,
      O => \^sel\
    );
\SRL_SIG_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \SRL_SIG_reg[7][7]_srl8_0\,
      I1 => mOutPtr_reg(2),
      O => addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(2),
      O => addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \^moutptr_reg[2]\(0)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(1),
      Q => HwReg_OutVideoFormat_channel_dout(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(2),
      Q => HwReg_OutVideoFormat_channel_dout(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(3),
      Q => HwReg_OutVideoFormat_channel_dout(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(4),
      Q => HwReg_OutVideoFormat_channel_dout(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(5),
      Q => HwReg_OutVideoFormat_channel_dout(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(6),
      Q => HwReg_OutVideoFormat_channel_dout(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(0),
      A1 => addr(1),
      A2 => \^moutptr_reg[2]\(0),
      A3 => '0',
      CE => \^sel\,
      CLK => ap_clk,
      D => \in\(7),
      Q => HwReg_OutVideoFormat_channel_dout(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \x_fu_96_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln955_fu_203_p2 : out STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_96_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    rev_reg_317 : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[15][0]_srl16_i_1__4\ : in STD_LOGIC;
    cmp33_i_reg_307 : in STD_LOGIC;
    \ram_reg_bram_0_i_2__3_0\ : in STD_LOGIC;
    \out_x_reg_429_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \x_fu_96[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[2]_i_2__1_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__2_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_96[11]_i_9_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__1\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__2\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_i_1 : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \out_x_reg_429[10]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \out_x_reg_429[11]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \out_x_reg_429[1]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \out_x_reg_429[2]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \out_x_reg_429[3]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \out_x_reg_429[4]_i_1\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \out_x_reg_429[5]_i_1\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \out_x_reg_429[6]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \out_x_reg_429[7]_i_1\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \out_x_reg_429[8]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \out_x_reg_429[9]_i_1\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \x_fu_96[0]_i_1\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \x_fu_96[11]_i_1\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \x_fu_96[11]_i_2\ : label is "soft_lutpair645";
begin
  ap_block_pp0_stage0_01001 <= \^ap_block_pp0_stage0_01001\;
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
\SRL_SIG_reg[15][0]_srl16_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => if_dout(0),
      I2 => \SRL_SIG_reg[15][0]_srl16_i_1__4\,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\add_ln955_fu_209_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]_0\(2)
    );
\add_ln955_fu_209_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]_0\(1)
    );
\add_ln955_fu_209_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]_0\(0)
    );
add_ln955_fu_209_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(7)
    );
add_ln955_fu_209_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(6)
    );
add_ln955_fu_209_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(5)
    );
add_ln955_fu_209_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(4)
    );
add_ln955_fu_209_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(3)
    );
add_ln955_fu_209_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(2)
    );
add_ln955_fu_209_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(1)
    );
add_ln955_fu_209_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => S(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AC"
    )
        port map (
      I0 => v_vcresampler_core_U0_HwReg_width_read,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I2 => Q(2),
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_01001\,
      O => \ap_CS_fsm[2]_i_2__1_n_5\
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I2 => \x_fu_96[11]_i_3_n_5\,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_01001\,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22F222"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => \x_fu_96[11]_i_3_n_5\,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln955_reg_434[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_n_5\,
      O => icmp_ln955_fu_203_p2
    );
\out_x_reg_429[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(0)
    );
\out_x_reg_429[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(10)
    );
\out_x_reg_429[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(11)
    );
\out_x_reg_429[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(1)
    );
\out_x_reg_429[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(2)
    );
\out_x_reg_429[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(3)
    );
\out_x_reg_429[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(4)
    );
\out_x_reg_429[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(5)
    );
\out_x_reg_429[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(6)
    );
\out_x_reg_429[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(7)
    );
\out_x_reg_429[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(8)
    );
\out_x_reg_429[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_reg_429_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      O => \x_fu_96_reg[11]\(9)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \ram_reg_bram_0_i_3__2_n_5\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_out_hresampled_empty_n,
      I3 => \^ap_enable_reg_pp0_iter2_reg\,
      I4 => rev_reg_317,
      I5 => stream_out_vresampled_full_n,
      O => \^ap_block_pp0_stage0_01001\
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp33_i_reg_307,
      I1 => \ram_reg_bram_0_i_2__3_0\,
      O => \ram_reg_bram_0_i_3__2_n_5\
    );
\x_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \out_x_reg_429_reg[11]\(0),
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg(0)
    );
\x_fu_96[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\x_fu_96[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_n_5\,
      I1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      O => E(0)
    );
\x_fu_96[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x_fu_96[11]_i_4_n_5\,
      I1 => \x_fu_96[11]_i_5_n_5\,
      I2 => \x_fu_96[11]_i_6_n_5\,
      I3 => \x_fu_96[11]_i_7_n_5\,
      I4 => \x_fu_96[11]_i_8_n_5\,
      I5 => \x_fu_96[11]_i_9_n_5\,
      O => \x_fu_96[11]_i_3_n_5\
    );
\x_fu_96[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(5),
      I1 => \out_x_reg_429_reg[11]\(5),
      I2 => \x_fu_96[11]_i_3_0\(2),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(2),
      O => \x_fu_96[11]_i_4_n_5\
    );
\x_fu_96[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(1),
      I1 => \out_x_reg_429_reg[11]\(1),
      I2 => \x_fu_96[11]_i_3_0\(0),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(0),
      O => \x_fu_96[11]_i_5_n_5\
    );
\x_fu_96[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(4),
      I1 => \out_x_reg_429_reg[11]\(4),
      I2 => \x_fu_96[11]_i_3_0\(3),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(3),
      O => \x_fu_96[11]_i_6_n_5\
    );
\x_fu_96[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(11),
      I1 => \out_x_reg_429_reg[11]\(11),
      I2 => \x_fu_96[11]_i_3_0\(8),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(8),
      O => \x_fu_96[11]_i_7_n_5\
    );
\x_fu_96[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(7),
      I1 => \out_x_reg_429_reg[11]\(7),
      I2 => \x_fu_96[11]_i_3_0\(6),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(6),
      O => \x_fu_96[11]_i_8_n_5\
    );
\x_fu_96[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \x_fu_96[11]_i_3_0\(10),
      I1 => \out_x_reg_429_reg[11]\(10),
      I2 => \x_fu_96[11]_i_3_0\(9),
      I3 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_reg_429_reg[11]\(9),
      O => \x_fu_96[11]_i_9_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118 is
  port (
    \eol_reg_177_reg[0]\ : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln500_reg_353_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_177_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_177_reg[0]_1\ : in STD_LOGIC;
    \eol_reg_177_reg[0]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC;
    \j_fu_96_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_fu_96[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    icmp_ln496_fu_273_p2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118 is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \ap_condition_259__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal icmp_ln500_fu_217_p2 : STD_LOGIC;
  signal \j_fu_96[11]_i_10_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_96[11]_i_9_n_5\ : STD_LOGIC;
  signal \or_ln504_fu_229_p2__3\ : STD_LOGIC;
  signal \^p_15_in\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_fu_100[23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \eol_reg_177[0]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \icmp_ln500_reg_353[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_fu_96[11]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \j_fu_96[11]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3\ : label is "soft_lutpair12";
begin
  p_15_in <= \^p_15_in\;
  push <= \^push\;
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \B_V_data_1_state_reg[0]\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I5 => \^p_15_in\,
      O => s_axis_video_TREADY_int_regslice
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888880800000000"
    )
        port map (
      I0 => \ap_condition_259__0\,
      I1 => stream_in_full_n,
      I2 => \mOutPtr_reg[4]\,
      I3 => icmp_ln500_fu_217_p2,
      I4 => \or_ln504_fu_229_p2__3\,
      I5 => Q(1),
      O => \^push\
    );
\SRL_SIG_reg[15][0]_srl16_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \eol_reg_177_reg[0]_2\,
      O => \ap_condition_259__0\
    );
\SRL_SIG_reg[15][0]_srl16_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \eol_reg_177_reg[0]_0\,
      I2 => sof_reg_150,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_177_reg[0]_2\,
      I5 => \eol_reg_177_reg[0]_1\,
      O => \or_ln504_fu_229_p2__3\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00FFFF0D000D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(1),
      I4 => AXIvideo2MultiPixStream_U0_ap_ready,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_reg1,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln500_fu_217_p2,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => ap_done_reg1
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000200"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => icmp_ln500_fu_217_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_rst_n,
      I4 => ap_enable_reg_pp0_iter1,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_reg1,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_100[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A08"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => \^p_15_in\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_init_int,
      O => E(0)
    );
\axi_data_fu_100[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047474477"
    )
        port map (
      I0 => \eol_reg_177_reg[0]_1\,
      I1 => \ap_condition_259__0\,
      I2 => sof_reg_150,
      I3 => \eol_reg_177_reg[0]_0\,
      I4 => ap_loop_init,
      I5 => icmp_ln500_fu_217_p2,
      O => \^p_15_in\
    );
\eol_reg_177[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C00AAAAACAA"
    )
        port map (
      I0 => \eol_reg_177_reg[0]_0\,
      I1 => \eol_reg_177_reg[0]_1\,
      I2 => \eol_reg_177_reg[0]_2\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      I5 => ap_loop_init,
      O => \eol_reg_177_reg[0]\
    );
\eol_reg_177[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      O => ap_loop_init
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F222F2"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln496_fu_273_p2,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => icmp_ln500_fu_217_p2,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_CS_fsm_reg[4]\
    );
\icmp_ln500_reg_353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln500_fu_217_p2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_177_reg[0]_2\,
      O => \icmp_ln500_reg_353_reg[0]\
    );
\j_4_fu_223_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(11),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_223_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(10),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_223_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(9),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_223_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(0),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_223_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(8),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(8)
    );
j_4_fu_223_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(7),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(7)
    );
j_4_fu_223_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(6),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(6)
    );
j_4_fu_223_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(5),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(5)
    );
j_4_fu_223_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(4),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_223_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(3),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_223_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(2),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_223_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(1),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_96[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I2 => \j_fu_96_reg[11]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_96[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => icmp_ln500_fu_217_p2,
      I2 => ap_loop_init_int,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_96[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(10),
      I1 => \j_fu_96[11]_i_3_0\(10),
      I2 => \j_fu_96_reg[11]\(9),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(9),
      O => \j_fu_96[11]_i_10_n_5\
    );
\j_fu_96[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => icmp_ln500_fu_217_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0)
    );
\j_fu_96[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \j_fu_96[11]_i_5_n_5\,
      I1 => \j_fu_96[11]_i_6_n_5\,
      I2 => \j_fu_96[11]_i_7_n_5\,
      I3 => \j_fu_96[11]_i_8_n_5\,
      I4 => \j_fu_96[11]_i_9_n_5\,
      I5 => \j_fu_96[11]_i_10_n_5\,
      O => icmp_ln500_fu_217_p2
    );
\j_fu_96[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \or_ln504_fu_229_p2__3\,
      I1 => icmp_ln500_fu_217_p2,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I3 => s_axis_video_TVALID_int_regslice,
      I4 => stream_in_full_n,
      I5 => \ap_condition_259__0\,
      O => \ap_block_pp0_stage0_11001__0\
    );
\j_fu_96[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(5),
      I1 => \j_fu_96[11]_i_3_0\(5),
      I2 => \j_fu_96_reg[11]\(2),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(2),
      O => \j_fu_96[11]_i_5_n_5\
    );
\j_fu_96[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(1),
      I1 => \j_fu_96[11]_i_3_0\(1),
      I2 => \j_fu_96_reg[11]\(0),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(0),
      O => \j_fu_96[11]_i_6_n_5\
    );
\j_fu_96[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(4),
      I1 => \j_fu_96[11]_i_3_0\(4),
      I2 => \j_fu_96_reg[11]\(3),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(3),
      O => \j_fu_96[11]_i_7_n_5\
    );
\j_fu_96[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(11),
      I1 => \j_fu_96[11]_i_3_0\(11),
      I2 => \j_fu_96_reg[11]\(8),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(8),
      O => \j_fu_96[11]_i_8_n_5\
    );
\j_fu_96[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_96_reg[11]\(7),
      I1 => \j_fu_96[11]_i_3_0\(7),
      I2 => \j_fu_96_reg[11]\(6),
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \j_fu_96[11]_i_3_0\(6),
      O => \j_fu_96[11]_i_9_n_5\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_in_empty_n,
      I2 => v_vcresampler_core_1_U0_stream_in_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_vcresampler_core_1_U0_stream_in_read,
      I2 => stream_in_empty_n,
      O => mOutPtr17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_83_reg[0]\ : out STD_LOGIC;
    grp_reg_unsigned_short_s_fu_257_ap_ce : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    axi_data_13_fu_961 : in STD_LOGIC;
    sof_reg_83 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_13_fu_96[23]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sof_reg_83[0]_i_1\ : label is "soft_lutpair5";
begin
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CBF0000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => sof_reg_83,
      I3 => ap_done_cache,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0080"
    )
        port map (
      I0 => Q(1),
      I1 => sof_reg_83,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_ce_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF73FF00FF40FF00"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => sof_reg_83,
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_done_cache,
      O => grp_reg_unsigned_short_s_fu_257_ap_ce
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sof_reg_83,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DF5FDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_13_fu_96[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_data_13_fu_961,
      I1 => sof_reg_83,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I4 => s_axis_video_TVALID_int_regslice,
      I5 => Q(1),
      O => E(0)
    );
\axi_data_13_fu_96[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sof_reg_83,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => ap_loop_init_int,
      O => p_2_in
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => sof_reg_83,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \sof_reg_83_reg[0]\
    );
\sof_reg_83[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80A0"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      I3 => sof_reg_83,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : out STD_LOGIC;
    axi_data_13_fu_961 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \eol_reg_177_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2_in : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal ap_phi_mux_axi_last_phi_fu_87_p40_in : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_eol_fu_225_s_axis_video_tready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_13_fu_96[23]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \axi_last_reg_84[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sof_reg_150[0]_i_1\ : label is "soft_lutpair2";
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_eol_fu_225_s_axis_video_tready\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0C00"
    )
        port map (
      I0 => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_eol_fu_225_s_axis_video_tready\,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(4),
      O => \ap_CS_fsm_reg[5]\
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(4),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(4),
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => ap_done_reg1
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FF5F5FF7F5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => s_axis_video_TVALID_int_regslice,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I4 => ap_loop_init_int,
      I5 => ap_done_cache_reg_0,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_13_fu_96[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020A02000000000"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => ap_done_cache_reg_0,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I5 => Q(4),
      O => axi_data_13_fu_961
    );
\axi_data_13_fu_96[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(4),
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => \ap_CS_fsm_reg[8]\
    );
\axi_data_13_fu_96[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000077FFFFFF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => s_axis_video_TVALID_int_regslice,
      I3 => ap_phi_mux_axi_last_phi_fu_87_p40_in,
      I4 => Q(4),
      I5 => p_2_in,
      O => ap_loop_init_int_reg_0
    );
\axi_data_13_fu_96[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      O => ap_phi_mux_axi_last_phi_fu_87_p40_in
    );
\axi_last_reg_84[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020A020"
    )
        port map (
      I0 => s_axis_video_TVALID_int_regslice,
      I1 => ap_done_cache_reg_0,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      O => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_eol_fu_225_s_axis_video_tready\
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4070"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      I4 => Q(3),
      O => \eol_reg_177_reg[0]\
    );
\sof_reg_150[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(4),
      O => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50 is
  port (
    ap_block_pp0_stage0_01001 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \out_x_fu_90_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln955_fu_229_p2 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out_x_fu_90_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    rev_reg_349 : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    \SRL_SIG_reg[15][0]_srl16_i_1__0\ : in STD_LOGIC;
    cmp33_i_reg_339 : in STD_LOGIC;
    ram_reg_bram_0_i_4_0 : in STD_LOGIC;
    \out_x_1_reg_454_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out_x_fu_90[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50 is
  signal \ap_CS_fsm[2]_i_2_n_5\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_01001\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_3_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_4_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_5_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_6_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_7_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_8_n_5\ : STD_LOGIC;
  signal \out_x_fu_90[11]_i_9_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_5_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_i_1 : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[10]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[11]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[1]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[2]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[3]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[4]_i_1\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[5]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[6]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[7]_i_1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[8]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \out_x_1_reg_454[9]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \out_x_fu_90[0]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \out_x_fu_90[11]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \out_x_fu_90[11]_i_2\ : label is "soft_lutpair616";
begin
  ap_block_pp0_stage0_01001 <= \^ap_block_pp0_stage0_01001\;
  ap_enable_reg_pp0_iter2_reg <= \^ap_enable_reg_pp0_iter2_reg\;
\SRL_SIG_reg[15][0]_srl16_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => \SRL_SIG_reg[15][0]_srl16_i_1__0\,
      O => \^ap_enable_reg_pp0_iter2_reg\
    );
\add_ln955_fu_235_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]_0\(2)
    );
\add_ln955_fu_235_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]_0\(1)
    );
\add_ln955_fu_235_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]_0\(0)
    );
add_ln955_fu_235_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(7)
    );
add_ln955_fu_235_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(6)
    );
add_ln955_fu_235_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(5)
    );
add_ln955_fu_235_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(4)
    );
add_ln955_fu_235_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(3)
    );
add_ln955_fu_235_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(2)
    );
add_ln955_fu_235_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(1)
    );
add_ln955_fu_235_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => S(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0053"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"050C"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BBFFFF"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \ap_CS_fsm[2]_i_2_n_5\
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_01001\,
      I1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I2 => \out_x_fu_90[11]_i_3_n_5\,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFF5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \^ap_block_pp0_stage0_01001\,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF22F222"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_fsm_reg[2]\,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => \out_x_fu_90[11]_i_3_n_5\,
      O => \ap_CS_fsm_reg[1]\
    );
\icmp_ln955_reg_459[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_n_5\,
      O => icmp_ln955_fu_229_p2
    );
\out_x_1_reg_454[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(0)
    );
\out_x_1_reg_454[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(10)
    );
\out_x_1_reg_454[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(11)
    );
\out_x_1_reg_454[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(1)
    );
\out_x_1_reg_454[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(2)
    );
\out_x_1_reg_454[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(3)
    );
\out_x_1_reg_454[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(4)
    );
\out_x_1_reg_454[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(5)
    );
\out_x_1_reg_454[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(6)
    );
\out_x_1_reg_454[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(7)
    );
\out_x_1_reg_454[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(8)
    );
\out_x_1_reg_454[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \out_x_1_reg_454_reg[11]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      O => \out_x_fu_90_reg[11]\(9)
    );
\out_x_fu_90[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \out_x_1_reg_454_reg[11]\(0),
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg(0)
    );
\out_x_fu_90[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_n_5\,
      I1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\out_x_fu_90[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_n_5\,
      I1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_01001\,
      O => E(0)
    );
\out_x_fu_90[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_4_n_5\,
      I1 => \out_x_fu_90[11]_i_5_n_5\,
      I2 => \out_x_fu_90[11]_i_6_n_5\,
      I3 => \out_x_fu_90[11]_i_7_n_5\,
      I4 => \out_x_fu_90[11]_i_8_n_5\,
      I5 => \out_x_fu_90[11]_i_9_n_5\,
      O => \out_x_fu_90[11]_i_3_n_5\
    );
\out_x_fu_90[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(5),
      I1 => \out_x_1_reg_454_reg[11]\(5),
      I2 => \out_x_fu_90[11]_i_3_0\(2),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(2),
      O => \out_x_fu_90[11]_i_4_n_5\
    );
\out_x_fu_90[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(1),
      I1 => \out_x_1_reg_454_reg[11]\(1),
      I2 => \out_x_fu_90[11]_i_3_0\(0),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(0),
      O => \out_x_fu_90[11]_i_5_n_5\
    );
\out_x_fu_90[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(4),
      I1 => \out_x_1_reg_454_reg[11]\(4),
      I2 => \out_x_fu_90[11]_i_3_0\(3),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(3),
      O => \out_x_fu_90[11]_i_6_n_5\
    );
\out_x_fu_90[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(11),
      I1 => \out_x_1_reg_454_reg[11]\(11),
      I2 => \out_x_fu_90[11]_i_3_0\(8),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(8),
      O => \out_x_fu_90[11]_i_7_n_5\
    );
\out_x_fu_90[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(7),
      I1 => \out_x_1_reg_454_reg[11]\(7),
      I2 => \out_x_fu_90[11]_i_3_0\(6),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(6),
      O => \out_x_fu_90[11]_i_8_n_5\
    );
\out_x_fu_90[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \out_x_fu_90[11]_i_3_0\(10),
      I1 => \out_x_1_reg_454_reg[11]\(10),
      I2 => \out_x_fu_90[11]_i_3_0\(9),
      I3 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \out_x_1_reg_454_reg[11]\(9),
      O => \out_x_fu_90[11]_i_9_n_5\
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ram_reg_bram_0_i_5_n_5,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_in_empty_n,
      I3 => \^ap_enable_reg_pp0_iter2_reg\,
      I4 => rev_reg_349,
      I5 => stream_in_vresampled_full_n,
      O => \^ap_block_pp0_stage0_01001\
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp33_i_reg_339,
      I1 => ram_reg_bram_0_i_4_0,
      O => ram_reg_bram_0_i_5_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51 is
  port (
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready : out STD_LOGIC;
    icmp_ln724_fu_291_p2 : out STD_LOGIC;
    \icmp_ln732_reg_820_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp148_i_reg_824_reg[0]\ : out STD_LOGIC;
    cmp148_i_reg_8240 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \pixbuf_y_16_load_reg_462_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_17_load_reg_467_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_18_load_reg_472_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    p_0_in : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sig_allocacmp_x_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_138_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln732_reg_820 : in STD_LOGIC;
    \pixbuf_y_2_fu_146_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \pixbuf_y_3_fu_150_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \cmp148_i_reg_824_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    cmp36727_i_reg_450 : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    tmp_reg_834_pp0_iter1_reg : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    tmp_reg_834_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \pixbuf_y_3_fu_150_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_fu_150_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_4_fu_154_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_4_fu_154_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_158_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_158_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_146_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_810_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    loopWidth_reg_440 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln732_reg_820_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_reg_834_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_x_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_sig_allocacmp_x_2__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^cmp148_i_reg_8240\ : STD_LOGIC;
  signal \cmp148_i_reg_824[0]_i_4_n_5\ : STD_LOGIC;
  signal \^icmp_ln724_fu_291_p2\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_810[0]_i_9_n_5\ : STD_LOGIC;
  signal \^icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal \^icmp_ln732_reg_820_reg[0]\ : STD_LOGIC;
  signal \tmp_reg_834[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_reg_834[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_reg_834[0]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_138[12]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_138[8]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_138_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_138_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_138_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_138_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_138_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_x_fu_138_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \cmp148_i_reg_824[0]_i_2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \cmp148_i_reg_824[0]_i_3\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1 : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_10\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_12\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_2\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_6\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_7\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_810[0]_i_8\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[0]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[1]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[2]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[3]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[4]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[5]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[6]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[7]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \pixbuf_y_1_fu_142[7]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[0]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[1]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[2]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[3]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[4]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[5]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[6]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \pixbuf_y_2_fu_146[7]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[0]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[1]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[2]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[3]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[4]_i_1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[5]_i_1\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \pixbuf_y_3_fu_150[6]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \x_fu_138[0]_i_1\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \x_fu_138[12]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \x_fu_138[12]_i_2\ : label is "soft_lutpair579";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_138_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_138_reg[8]_i_1\ : label is 35;
begin
  ap_sig_allocacmp_x_2(0) <= \^ap_sig_allocacmp_x_2\(0);
  cmp148_i_reg_8240 <= \^cmp148_i_reg_8240\;
  icmp_ln724_fu_291_p2 <= \^icmp_ln724_fu_291_p2\;
  \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\ <= \^icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\;
  \icmp_ln732_reg_820_reg[0]\ <= \^icmp_ln732_reg_820_reg[0]\;
\SRL_SIG_reg[15][0]_srl16_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFB00FBFFFBFF"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => tmp_reg_834_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => tmp_reg_834_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3,
      O => \^icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => \^icmp_ln732_reg_820_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\,
      I1 => cmp36727_i_reg_450,
      I2 => ap_done_reg1,
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => \^icmp_ln732_reg_820_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln724_fu_291_p2\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \^icmp_ln732_reg_820_reg[0]\,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF33BB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I3 => \^icmp_ln732_reg_820_reg[0]\,
      I4 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp148_i_reg_824[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0000AAAAAAAA"
    )
        port map (
      I0 => \cmp148_i_reg_824_reg[0]_0\,
      I1 => \tmp_reg_834[0]_i_3_n_5\,
      I2 => \ap_sig_allocacmp_x_2__0\(1),
      I3 => \ap_sig_allocacmp_x_2__0\(5),
      I4 => \cmp148_i_reg_824[0]_i_4_n_5\,
      I5 => \^cmp148_i_reg_8240\,
      O => \cmp148_i_reg_824_reg[0]\
    );
\cmp148_i_reg_824[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(1)
    );
\cmp148_i_reg_824[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(5)
    );
\cmp148_i_reg_824[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(0),
      I1 => \icmp_ln724_reg_810_reg[0]\(2),
      I2 => \icmp_ln724_reg_810_reg[0]\(3),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln724_reg_810_reg[0]\(12),
      O => \cmp148_i_reg_824[0]_i_4_n_5\
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => \^icmp_ln724_fu_291_p2\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \^icmp_ln732_reg_820_reg[0]\,
      I3 => \ap_CS_fsm_reg[4]\(0),
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1
    );
\icmp_ln724_reg_810[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002D"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(12),
      I1 => \icmp_ln724_reg_810[0]_i_2_n_5\,
      I2 => loopWidth_reg_440(12),
      I3 => \icmp_ln724_reg_810[0]_i_3_n_5\,
      I4 => \icmp_ln724_reg_810[0]_i_4_n_5\,
      I5 => \icmp_ln724_reg_810[0]_i_5_n_5\,
      O => \^icmp_ln724_fu_291_p2\
    );
\icmp_ln724_reg_810[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(11)
    );
\icmp_ln724_reg_810[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(8),
      I1 => loopWidth_reg_440(8),
      I2 => \icmp_ln724_reg_810_reg[0]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => loopWidth_reg_440(7),
      O => \icmp_ln724_reg_810[0]_i_11_n_5\
    );
\icmp_ln724_reg_810[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(6)
    );
\icmp_ln724_reg_810[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln724_reg_810[0]_i_2_n_5\
    );
\icmp_ln724_reg_810[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \ap_sig_allocacmp_x_2__0\(3),
      I1 => loopWidth_reg_440(3),
      I2 => loopWidth_reg_440(4),
      I3 => \ap_sig_allocacmp_x_2__0\(4),
      I4 => loopWidth_reg_440(5),
      I5 => \ap_sig_allocacmp_x_2__0\(5),
      O => \icmp_ln724_reg_810[0]_i_3_n_5\
    );
\icmp_ln724_reg_810[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEEFEFFFFFEBEE"
    )
        port map (
      I0 => \icmp_ln724_reg_810[0]_i_8_n_5\,
      I1 => loopWidth_reg_440(1),
      I2 => \icmp_ln724_reg_810[0]_i_2_n_5\,
      I3 => \icmp_ln724_reg_810_reg[0]\(1),
      I4 => loopWidth_reg_440(2),
      I5 => \icmp_ln724_reg_810_reg[0]\(2),
      O => \icmp_ln724_reg_810[0]_i_4_n_5\
    );
\icmp_ln724_reg_810[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBEFFFFFFFFFFBE"
    )
        port map (
      I0 => \icmp_ln724_reg_810[0]_i_9_n_5\,
      I1 => loopWidth_reg_440(11),
      I2 => \ap_sig_allocacmp_x_2__0\(11),
      I3 => \icmp_ln724_reg_810[0]_i_11_n_5\,
      I4 => loopWidth_reg_440(6),
      I5 => \ap_sig_allocacmp_x_2__0\(6),
      O => \icmp_ln724_reg_810[0]_i_5_n_5\
    );
\icmp_ln724_reg_810[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(3)
    );
\icmp_ln724_reg_810[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(4)
    );
\icmp_ln724_reg_810[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => loopWidth_reg_440(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(0),
      O => \icmp_ln724_reg_810[0]_i_8_n_5\
    );
\icmp_ln724_reg_810[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(9),
      I1 => loopWidth_reg_440(9),
      I2 => \icmp_ln724_reg_810_reg[0]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => loopWidth_reg_440(10),
      O => \icmp_ln724_reg_810[0]_i_9_n_5\
    );
icmp_ln732_fu_317_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(10),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(11),
      I4 => \icmp_ln732_reg_820_reg[0]_0\(9),
      I5 => \icmp_ln724_reg_810_reg[0]\(10),
      O => DI(5)
    );
icmp_ln732_fu_317_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(7),
      I1 => \icmp_ln732_reg_820_reg[0]_0\(6),
      I2 => \icmp_ln724_reg_810_reg[0]\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(5),
      O => S(3)
    );
icmp_ln732_fu_317_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(5),
      I1 => \icmp_ln732_reg_820_reg[0]_0\(4),
      I2 => \icmp_ln724_reg_810_reg[0]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(3),
      O => S(2)
    );
icmp_ln732_fu_317_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(3),
      I1 => \icmp_ln732_reg_820_reg[0]_0\(2),
      I2 => \icmp_ln724_reg_810_reg[0]\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(1),
      O => S(1)
    );
icmp_ln732_fu_317_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(0),
      I1 => loopWidth_reg_440(0),
      I2 => \icmp_ln724_reg_810_reg[0]\(1),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(0),
      O => S(0)
    );
icmp_ln732_fu_317_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(8),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(9),
      I4 => \icmp_ln732_reg_820_reg[0]_0\(7),
      I5 => \icmp_ln724_reg_810_reg[0]\(8),
      O => DI(4)
    );
icmp_ln732_fu_317_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(7),
      I4 => \icmp_ln732_reg_820_reg[0]_0\(5),
      I5 => \icmp_ln724_reg_810_reg[0]\(6),
      O => DI(3)
    );
icmp_ln732_fu_317_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(5),
      I4 => \icmp_ln732_reg_820_reg[0]_0\(3),
      I5 => \icmp_ln724_reg_810_reg[0]\(4),
      O => DI(2)
    );
icmp_ln732_fu_317_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(3),
      I4 => \icmp_ln732_reg_820_reg[0]_0\(1),
      I5 => \icmp_ln724_reg_810_reg[0]\(2),
      O => DI(1)
    );
icmp_ln732_fu_317_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln732_reg_820_reg[0]_0\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(1),
      I4 => loopWidth_reg_440(0),
      I5 => \icmp_ln724_reg_810_reg[0]\(0),
      O => DI(0)
    );
icmp_ln732_fu_317_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_810_reg[0]\(12),
      O => S(6)
    );
icmp_ln732_fu_317_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(11),
      I1 => \icmp_ln732_reg_820_reg[0]_0\(10),
      I2 => \icmp_ln724_reg_810_reg[0]\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(9),
      O => S(5)
    );
icmp_ln732_fu_317_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(9),
      I1 => \icmp_ln732_reg_820_reg[0]_0\(8),
      I2 => \icmp_ln724_reg_810_reg[0]\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln732_reg_820_reg[0]_0\(7),
      O => S(4)
    );
\odd_col_reg_814[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \^ap_sig_allocacmp_x_2\(0)
    );
\pixbuf_y_1_fu_142[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(0)
    );
\pixbuf_y_1_fu_142[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(1)
    );
\pixbuf_y_1_fu_142[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(2)
    );
\pixbuf_y_1_fu_142[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(3)
    );
\pixbuf_y_1_fu_142[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(4)
    );
\pixbuf_y_1_fu_142[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(5)
    );
\pixbuf_y_1_fu_142[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(6)
    );
\pixbuf_y_1_fu_142[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40554040"
    )
        port map (
      I0 => \^icmp_ln732_reg_820_reg[0]\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(0)
    );
\pixbuf_y_1_fu_142[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(7),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(7)
    );
\pixbuf_y_2_fu_146[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(0),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(0)
    );
\pixbuf_y_2_fu_146[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(1),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(1)
    );
\pixbuf_y_2_fu_146[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(2),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(2)
    );
\pixbuf_y_2_fu_146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(3),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(3)
    );
\pixbuf_y_2_fu_146[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(4),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(4)
    );
\pixbuf_y_2_fu_146[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(5),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(5)
    );
\pixbuf_y_2_fu_146[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(6),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(6)
    );
\pixbuf_y_2_fu_146[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040554040404040"
    )
        port map (
      I0 => \^icmp_ln732_reg_820_reg[0]\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => icmp_ln732_reg_820,
      I4 => \pixbuf_y_2_fu_146_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\pixbuf_y_2_fu_146[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_2_fu_146_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(7),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(7)
    );
\pixbuf_y_3_fu_150[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(0),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(0)
    );
\pixbuf_y_3_fu_150[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(1),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(1)
    );
\pixbuf_y_3_fu_150[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(2),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(2)
    );
\pixbuf_y_3_fu_150[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(3),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(3)
    );
\pixbuf_y_3_fu_150[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(4),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(4)
    );
\pixbuf_y_3_fu_150[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(5),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(5)
    );
\pixbuf_y_3_fu_150[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(6),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(6)
    );
\pixbuf_y_3_fu_150[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_3_fu_150_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_3_fu_150_reg[7]_0\(7),
      O => \pixbuf_y_16_load_reg_462_reg[7]\(7)
    );
\pixbuf_y_4_fu_154[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(0),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(0)
    );
\pixbuf_y_4_fu_154[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(1),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(1)
    );
\pixbuf_y_4_fu_154[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(2),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(2)
    );
\pixbuf_y_4_fu_154[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(3),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(3)
    );
\pixbuf_y_4_fu_154[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(4),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(4)
    );
\pixbuf_y_4_fu_154[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(5),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(5)
    );
\pixbuf_y_4_fu_154[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(6),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(6)
    );
\pixbuf_y_4_fu_154[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_4_fu_154_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_4_fu_154_reg[7]_0\(7),
      O => \pixbuf_y_17_load_reg_467_reg[7]\(7)
    );
\pixbuf_y_5_fu_158[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(0),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(0),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(0)
    );
\pixbuf_y_5_fu_158[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(1),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(1),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(1)
    );
\pixbuf_y_5_fu_158[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(2),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(2),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(2)
    );
\pixbuf_y_5_fu_158[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(3),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(3),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(3)
    );
\pixbuf_y_5_fu_158[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(4),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(4),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(4)
    );
\pixbuf_y_5_fu_158[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(5),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(5),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(5)
    );
\pixbuf_y_5_fu_158[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(6),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(6),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(6)
    );
\pixbuf_y_5_fu_158[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_5_fu_158_reg[7]\(7),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_5_fu_158_reg[7]_0\(7),
      O => \pixbuf_y_18_load_reg_472_reg[7]\(7)
    );
\tmp_reg_834[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln732_reg_820_reg[0]\,
      I1 => \^icmp_ln724_fu_291_p2\,
      O => \^cmp148_i_reg_8240\
    );
\tmp_reg_834[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000022020202"
    )
        port map (
      I0 => \tmp_reg_834[0]_i_3_n_5\,
      I1 => \tmp_reg_834[0]_i_4_n_5\,
      I2 => \icmp_ln724_reg_810_reg[0]\(12),
      I3 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln724_reg_810_reg[0]\(3),
      O => p_0_in
    );
\tmp_reg_834[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0C0C0D5"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(9),
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_810_reg[0]\(10),
      I4 => \icmp_ln724_reg_810_reg[0]\(8),
      I5 => \tmp_reg_834[0]_i_5_n_5\,
      O => \tmp_reg_834[0]_i_3_n_5\
    );
\tmp_reg_834[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFEFFFEFFFEF"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(5),
      I1 => \icmp_ln724_reg_810_reg[0]\(1),
      I2 => \tmp_reg_834_reg[0]\,
      I3 => \icmp_ln724_reg_810_reg[0]\(2),
      I4 => ap_loop_init_int,
      I5 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \tmp_reg_834[0]_i_4_n_5\
    );
\tmp_reg_834[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(6),
      I1 => \icmp_ln724_reg_810_reg[0]\(7),
      I2 => \icmp_ln724_reg_810_reg[0]\(11),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I5 => \icmp_ln724_reg_810_reg[0]\(4),
      O => \tmp_reg_834[0]_i_5_n_5\
    );
\x_fu_138[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln724_reg_810_reg[0]\(0),
      O => \x_fu_138_reg[12]\(0)
    );
\x_fu_138[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^icmp_ln724_fu_291_p2\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      I2 => \^icmp_ln732_reg_820_reg[0]\,
      I3 => ap_loop_init_int,
      O => SR(0)
    );
\x_fu_138[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmp148_i_reg_8240\,
      I1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(0)
    );
\x_fu_138[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000200020FFFF"
    )
        port map (
      I0 => icmp_ln732_reg_820,
      I1 => \pixbuf_y_2_fu_146_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_csc_empty_n,
      I4 => \^icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\,
      I5 => stream_out_hresampled_full_n,
      O => \^icmp_ln732_reg_820_reg[0]\
    );
\x_fu_138[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(12)
    );
\x_fu_138[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[12]_i_6_n_5\
    );
\x_fu_138[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(10)
    );
\x_fu_138[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(9)
    );
\x_fu_138[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(8)
    );
\x_fu_138[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(7)
    );
\x_fu_138[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[8]_i_4_n_5\
    );
\x_fu_138[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[8]_i_5_n_5\
    );
\x_fu_138[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[8]_i_6_n_5\
    );
\x_fu_138[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[8]_i_7_n_5\
    );
\x_fu_138[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \ap_sig_allocacmp_x_2__0\(2)
    );
\x_fu_138[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_810_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      O => \x_fu_138[8]_i_9_n_5\
    );
\x_fu_138_reg[12]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_138_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_x_fu_138_reg[12]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \x_fu_138_reg[12]_i_3_n_10\,
      CO(1) => \x_fu_138_reg[12]_i_3_n_11\,
      CO(0) => \x_fu_138_reg[12]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_x_fu_138_reg[12]_i_3_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \x_fu_138_reg[12]\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3) => \ap_sig_allocacmp_x_2__0\(12),
      S(2) => \x_fu_138[12]_i_6_n_5\,
      S(1 downto 0) => \ap_sig_allocacmp_x_2__0\(10 downto 9)
    );
\x_fu_138_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^ap_sig_allocacmp_x_2\(0),
      CI_TOP => '0',
      CO(7) => \x_fu_138_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_138_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_138_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_138_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_138_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_138_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_138_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_138_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_138_reg[12]\(8 downto 1),
      S(7 downto 6) => \ap_sig_allocacmp_x_2__0\(8 downto 7),
      S(5) => \x_fu_138[8]_i_4_n_5\,
      S(4) => \x_fu_138[8]_i_5_n_5\,
      S(3) => \x_fu_138[8]_i_6_n_5\,
      S(2) => \x_fu_138[8]_i_7_n_5\,
      S(1) => \ap_sig_allocacmp_x_2__0\(2),
      S(0) => \x_fu_138[8]_i_9_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    ap_sig_allocacmp_x_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \cmp36727_i_reg_426_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln724_fu_257_p2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp150_i_reg_793_reg[0]\ : out STD_LOGIC;
    cmp150_i_reg_7930 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pixbuf_y_2_load_reg_438_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_3_load_reg_443_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_4_load_reg_448_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \select_ln685_reg_416_reg[2]\ : out STD_LOGIC;
    \select_ln685_reg_416_reg[2]_0\ : out STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \pixbuf_y_7_fu_130_reg[0]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    cmp36727_i_reg_426 : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    \cmp150_i_reg_793_reg[0]_0\ : in STD_LOGIC;
    tmp_reg_803_pp0_iter1_reg : in STD_LOGIC;
    \odd_col_reg_783_reg[0]\ : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln732_reg_789 : in STD_LOGIC;
    \pixbuf_y_10_fu_126_reg[0]\ : in STD_LOGIC;
    \pixbuf_y_7_fu_130_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_7_fu_130_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_134_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_134_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_138_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_138_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_767_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln724_reg_767_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln732_reg_789_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    select_ln685_reg_416 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_x_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_sig_allocacmp_x_3__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \cmp150_i_reg_793[0]_i_2_n_5\ : STD_LOGIC;
  signal \^icmp_ln724_fu_257_p2\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln724_reg_767[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_reg_803[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_reg_803[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_reg_803[0]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_118_reg[12]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_118_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_118_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_x_fu_118_reg[12]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \icmp_ln724_reg_767[0]_i_6\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[0]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[3]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[4]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[5]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[6]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \pixbuf_y_10_fu_126[7]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[0]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[2]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[3]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[4]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[5]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[6]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[7]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \pixbuf_y_5_fu_122[7]_i_2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \pixbuf_y_7_fu_130[0]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \x_fu_118[0]_i_1\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \x_fu_118[12]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \x_fu_118[12]_i_2\ : label is "soft_lutpair510";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[12]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_118_reg[8]_i_1\ : label is 35;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  ap_sig_allocacmp_x_3(0) <= \^ap_sig_allocacmp_x_3\(0);
  icmp_ln724_fu_257_p2 <= \^icmp_ln724_fu_257_p2\;
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => \cmp36727_i_reg_426_reg[0]\(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF4F444444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]_0\,
      I1 => cmp36727_i_reg_426,
      I2 => ap_done_reg1,
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => \cmp36727_i_reg_426_reg[0]\(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln724_fu_257_p2\,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp150_i_reg_793[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0C00AAAA"
    )
        port map (
      I0 => \cmp150_i_reg_793_reg[0]_0\,
      I1 => \tmp_reg_803[0]_i_2_n_5\,
      I2 => \tmp_reg_803[0]_i_3_n_5\,
      I3 => \cmp150_i_reg_793[0]_i_2_n_5\,
      I4 => \^ap_block_pp0_stage0_subdone\,
      I5 => \^icmp_ln724_fu_257_p2\,
      O => \cmp150_i_reg_793_reg[0]\
    );
\cmp150_i_reg_793[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020002"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(0),
      I1 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(12),
      I3 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I4 => ap_loop_init_int,
      I5 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \cmp150_i_reg_793[0]_i_2_n_5\
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^icmp_ln724_fu_257_p2\,
      O => \ap_CS_fsm_reg[2]\
    );
\icmp_ln724_reg_767[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB0BBBB"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => stream_in_hresampled_full_n,
      I3 => \pixbuf_y_7_fu_130_reg[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => tmp_reg_803_pp0_iter1_reg,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln724_reg_767[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040000040004"
    )
        port map (
      I0 => \icmp_ln724_reg_767[0]_i_3_n_5\,
      I1 => \icmp_ln724_reg_767[0]_i_4_n_5\,
      I2 => \icmp_ln724_reg_767[0]_i_5_n_5\,
      I3 => \icmp_ln724_reg_767_reg[0]\(12),
      I4 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I5 => \icmp_ln724_reg_767_reg[0]_0\(12),
      O => \^icmp_ln724_fu_257_p2\
    );
\icmp_ln724_reg_767[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]\(0),
      I1 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(0),
      I3 => \icmp_ln724_reg_767_reg[0]\(1),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I5 => \icmp_ln724_reg_767[0]_i_7_n_5\,
      O => \icmp_ln724_reg_767[0]_i_3_n_5\
    );
\icmp_ln724_reg_767[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(5),
      I1 => \icmp_ln724_reg_767_reg[0]\(5),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I5 => \icmp_ln724_reg_767_reg[0]\(2),
      O => \icmp_ln724_reg_767[0]_i_4_n_5\
    );
\icmp_ln724_reg_767[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]\(8),
      I1 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(8),
      I3 => \icmp_ln724_reg_767_reg[0]\(11),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(11),
      I5 => \icmp_ln724_reg_767[0]_i_8_n_5\,
      O => \icmp_ln724_reg_767[0]_i_5_n_5\
    );
\icmp_ln724_reg_767[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln724_reg_767[0]_i_6_n_5\
    );
\icmp_ln724_reg_767[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(3),
      I1 => \icmp_ln724_reg_767_reg[0]\(3),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I5 => \icmp_ln724_reg_767_reg[0]\(4),
      O => \icmp_ln724_reg_767[0]_i_7_n_5\
    );
\icmp_ln724_reg_767[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]\(9),
      I1 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(9),
      I3 => \icmp_ln724_reg_767_reg[0]\(10),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(10),
      I5 => \icmp_ln724_reg_767[0]_i_9_n_5\,
      O => \icmp_ln724_reg_767[0]_i_8_n_5\
    );
\icmp_ln724_reg_767[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(7),
      I1 => \icmp_ln724_reg_767_reg[0]\(7),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I5 => \icmp_ln724_reg_767_reg[0]\(6),
      O => \icmp_ln724_reg_767[0]_i_9_n_5\
    );
icmp_ln732_fu_287_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(10),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(10),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(11),
      I5 => \icmp_ln732_reg_789_reg[0]\(11),
      O => DI(5)
    );
icmp_ln732_fu_287_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(6),
      I3 => \icmp_ln732_reg_789_reg[0]\(6),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(7),
      I5 => \icmp_ln732_reg_789_reg[0]\(7),
      O => S(3)
    );
icmp_ln732_fu_287_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(4),
      I3 => \icmp_ln732_reg_789_reg[0]\(4),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(5),
      I5 => \icmp_ln732_reg_789_reg[0]\(5),
      O => S(2)
    );
icmp_ln732_fu_287_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I3 => \icmp_ln732_reg_789_reg[0]\(2),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(3),
      I5 => \icmp_ln732_reg_789_reg[0]\(3),
      O => S(1)
    );
icmp_ln732_fu_287_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(0),
      I3 => \icmp_ln732_reg_789_reg[0]\(0),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I5 => \icmp_ln732_reg_789_reg[0]\(1),
      O => S(0)
    );
icmp_ln732_fu_287_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(8),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(8),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(9),
      I5 => \icmp_ln732_reg_789_reg[0]\(9),
      O => DI(4)
    );
icmp_ln732_fu_287_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(6),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(7),
      I5 => \icmp_ln732_reg_789_reg[0]\(7),
      O => DI(3)
    );
icmp_ln732_fu_287_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(4),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(5),
      I5 => \icmp_ln732_reg_789_reg[0]\(5),
      O => DI(2)
    );
icmp_ln732_fu_287_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(3),
      I5 => \icmp_ln732_reg_789_reg[0]\(3),
      O => DI(1)
    );
icmp_ln732_fu_287_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EAFFFF808080AA"
    )
        port map (
      I0 => \icmp_ln732_reg_789_reg[0]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(0),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I5 => \icmp_ln732_reg_789_reg[0]\(1),
      O => DI(0)
    );
icmp_ln732_fu_287_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(12),
      O => S(6)
    );
icmp_ln732_fu_287_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(10),
      I3 => \icmp_ln732_reg_789_reg[0]\(10),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(11),
      I5 => \icmp_ln732_reg_789_reg[0]\(11),
      O => S(5)
    );
icmp_ln732_fu_287_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln724_reg_767_reg[0]_0\(8),
      I3 => \icmp_ln732_reg_789_reg[0]\(8),
      I4 => \icmp_ln724_reg_767_reg[0]_0\(9),
      I5 => \icmp_ln732_reg_789_reg[0]\(9),
      O => S(4)
    );
\icmp_ln732_reg_789[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFB00FB"
    )
        port map (
      I0 => tmp_reg_803_pp0_iter1_reg,
      I1 => \odd_col_reg_783_reg[0]\,
      I2 => stream_in_hresampled_full_n,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      I4 => stream_in_vresampled_empty_n,
      I5 => \^icmp_ln724_fu_257_p2\,
      O => cmp150_i_reg_7930
    );
\icmp_ln732_reg_789[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => icmp_ln732_reg_789,
      I2 => \pixbuf_y_10_fu_126_reg[0]\,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\odd_col_reg_783[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => select_ln685_reg_416(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln724_reg_767_reg[0]_0\(0),
      O => \select_ln685_reg_416_reg[2]_0\
    );
\pixbuf_y_10_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(0),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(0)
    );
\pixbuf_y_10_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(1),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(1)
    );
\pixbuf_y_10_fu_126[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(2),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(2)
    );
\pixbuf_y_10_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(3),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(3)
    );
\pixbuf_y_10_fu_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(4),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(4)
    );
\pixbuf_y_10_fu_126[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(5),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(5)
    );
\pixbuf_y_10_fu_126[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(6),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(6)
    );
\pixbuf_y_10_fu_126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA808080"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => icmp_ln732_reg_789,
      I5 => \pixbuf_y_10_fu_126_reg[0]\,
      O => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0(0)
    );
\pixbuf_y_10_fu_126[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \out\(7),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(7)
    );
\pixbuf_y_5_fu_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(0)
    );
\pixbuf_y_5_fu_122[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(1)
    );
\pixbuf_y_5_fu_122[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(2)
    );
\pixbuf_y_5_fu_122[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(3)
    );
\pixbuf_y_5_fu_122[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(4),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(4)
    );
\pixbuf_y_5_fu_122[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(5)
    );
\pixbuf_y_5_fu_122[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(6),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(6)
    );
\pixbuf_y_5_fu_122[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080AA80"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \pixbuf_y_7_fu_130_reg[0]\,
      O => E(0)
    );
\pixbuf_y_5_fu_122[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_10_fu_126_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(7),
      O => \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(7)
    );
\pixbuf_y_7_fu_130[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(0),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(0)
    );
\pixbuf_y_7_fu_130[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(1),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(1)
    );
\pixbuf_y_7_fu_130[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(2),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(2)
    );
\pixbuf_y_7_fu_130[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(3),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(3)
    );
\pixbuf_y_7_fu_130[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(4),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(4)
    );
\pixbuf_y_7_fu_130[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(5),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(5)
    );
\pixbuf_y_7_fu_130[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(6),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(6)
    );
\pixbuf_y_7_fu_130[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_7_fu_130_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_7_fu_130_reg[7]_0\(7),
      O => \pixbuf_y_2_load_reg_438_reg[7]\(7)
    );
\pixbuf_y_8_fu_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(0),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(0)
    );
\pixbuf_y_8_fu_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(1),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(1)
    );
\pixbuf_y_8_fu_134[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(2),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(2)
    );
\pixbuf_y_8_fu_134[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(3),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(3)
    );
\pixbuf_y_8_fu_134[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(4),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(4)
    );
\pixbuf_y_8_fu_134[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(5),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(5)
    );
\pixbuf_y_8_fu_134[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(6),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(6)
    );
\pixbuf_y_8_fu_134[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_8_fu_134_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_8_fu_134_reg[7]_0\(7),
      O => \pixbuf_y_3_load_reg_443_reg[7]\(7)
    );
\pixbuf_y_9_fu_138[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(0),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(0),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(0)
    );
\pixbuf_y_9_fu_138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(1),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(1),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(1)
    );
\pixbuf_y_9_fu_138[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(2),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(2),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(2)
    );
\pixbuf_y_9_fu_138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(3),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(3),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(3)
    );
\pixbuf_y_9_fu_138[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(4),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(4),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(4)
    );
\pixbuf_y_9_fu_138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(5),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(5),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(5)
    );
\pixbuf_y_9_fu_138[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(6),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(6),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(6)
    );
\pixbuf_y_9_fu_138[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \pixbuf_y_9_fu_138_reg[7]\(7),
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \pixbuf_y_9_fu_138_reg[7]_0\(7),
      O => \pixbuf_y_4_load_reg_448_reg[7]\(7)
    );
\tmp_reg_803[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020200020"
    )
        port map (
      I0 => \tmp_reg_803[0]_i_2_n_5\,
      I1 => \tmp_reg_803[0]_i_3_n_5\,
      I2 => select_ln685_reg_416(0),
      I3 => \icmp_ln724_reg_767_reg[0]_0\(12),
      I4 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I5 => \tmp_reg_803[0]_i_4_n_5\,
      O => \select_ln685_reg_416_reg[2]\
    );
\tmp_reg_803[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FF01"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(6),
      I1 => \icmp_ln724_reg_767_reg[0]_0\(7),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(8),
      I3 => \icmp_ln724_reg_767[0]_i_6_n_5\,
      I4 => \icmp_ln724_reg_767_reg[0]_0\(11),
      I5 => \icmp_ln724_reg_767_reg[0]_0\(5),
      O => \tmp_reg_803[0]_i_2_n_5\
    );
\tmp_reg_803[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(3),
      I1 => \icmp_ln724_reg_767_reg[0]_0\(4),
      I2 => \icmp_ln724_reg_767_reg[0]_0\(9),
      I3 => ap_loop_init_int,
      I4 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I5 => \icmp_ln724_reg_767_reg[0]_0\(10),
      O => \tmp_reg_803[0]_i_3_n_5\
    );
\tmp_reg_803[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AAAAAA008A8A8A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I1 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I2 => select_ln685_reg_416(0),
      I3 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln724_reg_767_reg[0]_0\(0),
      O => \tmp_reg_803[0]_i_4_n_5\
    );
\trunc_ln730_reg_771[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \^ap_sig_allocacmp_x_3\(0)
    );
\x_fu_118[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \icmp_ln724_reg_767_reg[0]_0\(0),
      O => D(0)
    );
\x_fu_118[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => \^icmp_ln724_fu_257_p2\,
      O => SR(0)
    );
\x_fu_118[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      I2 => \^icmp_ln724_fu_257_p2\,
      O => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(0)
    );
\x_fu_118[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(12)
    );
\x_fu_118[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(11)
    );
\x_fu_118[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(10)
    );
\x_fu_118[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(9)
    );
\x_fu_118[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(8)
    );
\x_fu_118[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(7)
    );
\x_fu_118[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(6)
    );
\x_fu_118[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(5)
    );
\x_fu_118[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(4)
    );
\x_fu_118[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(3)
    );
\x_fu_118[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(2)
    );
\x_fu_118[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln724_reg_767_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      O => \ap_sig_allocacmp_x_3__0\(1)
    );
\x_fu_118_reg[12]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_118_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_x_fu_118_reg[12]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \x_fu_118_reg[12]_i_3_n_10\,
      CO(1) => \x_fu_118_reg[12]_i_3_n_11\,
      CO(0) => \x_fu_118_reg[12]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_x_fu_118_reg[12]_i_3_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => D(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \ap_sig_allocacmp_x_3__0\(12 downto 9)
    );
\x_fu_118_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^ap_sig_allocacmp_x_3\(0),
      CI_TOP => '0',
      CO(7) => \x_fu_118_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_118_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_118_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_118_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_118_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_118_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_118_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_118_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(8 downto 1),
      S(7 downto 0) => \ap_sig_allocacmp_x_3__0\(8 downto 1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53 is
  port (
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_140_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_fu_140_reg[12]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \x_fu_140_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_140_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_140_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp20_not_reg_634_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_2_reg_1153_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_2_reg_1153_reg[0]_0\ : in STD_LOGIC;
    icmp_ln104_fu_391_p2_carry : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \x_fu_140_reg[12]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln105_2_reg_1153_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp20_not_reg_634 : in STD_LOGIC;
    cmp17_not_reg_629 : in STD_LOGIC;
    or_ln105_2_reg_1153 : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53 is
  signal \ap_CS_fsm[2]_i_2__0_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal or_ln105_2_reg_11530 : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_10_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_11_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_14_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_15_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_16_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_17_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_18_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_19_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_2_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_3_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_5_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_6_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_7_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_8_n_5\ : STD_LOGIC;
  signal \or_ln105_2_reg_1153[0]_i_9_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^x_fu_140_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_fu_140_reg[9]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2__0\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of ap_done_cache_i_2 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_10 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_11 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_12 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_13 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_14 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_15 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_16 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_7 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_8 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_9 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \or_ln105_2_reg_1153[0]_i_12\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \or_ln105_2_reg_1153[0]_i_13\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \x_fu_140[0]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \x_fu_140[12]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \x_fu_140[12]_i_2\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \x_fu_140[12]_i_3\ : label is "soft_lutpair496";
begin
  empty_n_reg <= \^empty_n_reg\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  \x_fu_140_reg[0]\(0) <= \^x_fu_140_reg[0]\(0);
  \x_fu_140_reg[9]\(1 downto 0) <= \^x_fu_140_reg[9]\(1 downto 0);
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2230"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => Q(1),
      I2 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[2]\,
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I3 => \^empty_n_reg\,
      I4 => ap_loop_exit_ready_pp0_iter4_reg,
      O => \ap_CS_fsm[2]_i_2__0_n_5\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D0C"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => \^empty_n_reg\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stream_in_hresampled_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter5,
      O => \^empty_n_reg\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^empty_n_reg\,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A00000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_csc_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \^empty_n_reg_0\
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(4)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(2)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(1)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(10)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(11)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(6)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(7)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5,
      I1 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5,
      I2 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5,
      I3 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5,
      I4 => p_0_in(12),
      I5 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(12),
      O => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(3),
      I2 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(5),
      I3 => p_0_in(5),
      I4 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(4),
      I5 => p_0_in(4),
      O => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_3_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF9FFFFFFFF9FF9"
    )
        port map (
      I0 => \^x_fu_140_reg[0]\(0),
      I1 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(0),
      I2 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(2),
      I3 => p_0_in(2),
      I4 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(1),
      I5 => p_0_in(1),
      O => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_4_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^x_fu_140_reg[9]\(1),
      I1 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(9),
      I2 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(10),
      I3 => p_0_in(10),
      I4 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(11),
      I5 => p_0_in(11),
      O => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_5_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(6),
      I2 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(7),
      I3 => p_0_in(7),
      I4 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(8),
      I5 => \^x_fu_140_reg[9]\(0),
      O => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_6_n_5
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(12)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(3)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => p_0_in(5)
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACEFFFF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_loop_init_int,
      I2 => \^empty_n_reg\,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => ap_rst_n,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => Q(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1,
      I2 => \^empty_n_reg_0\,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
icmp_ln104_1_fu_397_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(12),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(13),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(6)
    );
icmp_ln104_1_fu_397_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(10),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(11),
      I5 => \x_fu_140_reg[12]_1\(11),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(5)
    );
icmp_ln104_1_fu_397_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(8),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(9),
      I5 => \x_fu_140_reg[12]_1\(9),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(4)
    );
icmp_ln104_1_fu_397_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(6),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(7),
      I5 => \x_fu_140_reg[12]_1\(7),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(3)
    );
icmp_ln104_1_fu_397_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(4),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(4),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(5),
      I5 => \x_fu_140_reg[12]_1\(5),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(2)
    );
icmp_ln104_1_fu_397_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(2),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(3),
      I5 => \x_fu_140_reg[12]_1\(3),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(1)
    );
icmp_ln104_1_fu_397_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1580800000AA95"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(0),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(1),
      I5 => \x_fu_140_reg[12]_1\(1),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(0)
    );
icmp_ln104_1_fu_397_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBAAAA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(13),
      I1 => \x_fu_140_reg[12]_1\(12),
      I2 => ap_loop_init_int,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(12),
      O => \x_fu_140_reg[12]\(6)
    );
icmp_ln104_1_fu_397_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(11),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(10),
      I5 => \x_fu_140_reg[12]_1\(10),
      O => \x_fu_140_reg[12]\(5)
    );
icmp_ln104_1_fu_397_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(9),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(8),
      I5 => \x_fu_140_reg[12]_1\(8),
      O => \x_fu_140_reg[12]\(4)
    );
icmp_ln104_1_fu_397_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(7),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(6),
      I5 => \x_fu_140_reg[12]_1\(6),
      O => \x_fu_140_reg[12]\(3)
    );
icmp_ln104_1_fu_397_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(5),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(4),
      I5 => \x_fu_140_reg[12]_1\(4),
      O => \x_fu_140_reg[12]\(2)
    );
icmp_ln104_1_fu_397_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(3),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(2),
      I5 => \x_fu_140_reg[12]_1\(2),
      O => \x_fu_140_reg[12]\(1)
    );
icmp_ln104_1_fu_397_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAAABF80AA80AA"
    )
        port map (
      I0 => \or_ln105_2_reg_1153_reg[0]_1\(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(1),
      I4 => \x_fu_140_reg[12]_1\(0),
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(0),
      O => \x_fu_140_reg[12]\(0)
    );
icmp_ln104_fu_391_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(12),
      I1 => \x_fu_140_reg[12]_1\(12),
      I2 => ap_loop_init_int,
      I3 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I4 => icmp_ln104_fu_391_p2_carry(13),
      O => DI(6)
    );
icmp_ln104_fu_391_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(10),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(10),
      I4 => icmp_ln104_fu_391_p2_carry(11),
      I5 => \x_fu_140_reg[12]_1\(11),
      O => S(5)
    );
icmp_ln104_fu_391_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(8),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(8),
      I4 => icmp_ln104_fu_391_p2_carry(9),
      I5 => \x_fu_140_reg[12]_1\(9),
      O => S(4)
    );
icmp_ln104_fu_391_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(6),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(6),
      I4 => icmp_ln104_fu_391_p2_carry(7),
      I5 => \x_fu_140_reg[12]_1\(7),
      O => S(3)
    );
icmp_ln104_fu_391_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(5),
      I1 => icmp_ln104_fu_391_p2_carry(5),
      I2 => \x_fu_140_reg[12]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(4),
      O => S(2)
    );
icmp_ln104_fu_391_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A15404000006A55"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(2),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(2),
      I4 => icmp_ln104_fu_391_p2_carry(3),
      I5 => \x_fu_140_reg[12]_1\(3),
      O => S(1)
    );
icmp_ln104_fu_391_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A1580800000AA95"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(0),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(0),
      I4 => icmp_ln104_fu_391_p2_carry(1),
      I5 => \x_fu_140_reg[12]_1\(1),
      O => S(0)
    );
icmp_ln104_fu_391_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"150015003F151500"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(11),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(11),
      I4 => \x_fu_140_reg[12]_1\(10),
      I5 => icmp_ln104_fu_391_p2_carry(10),
      O => DI(5)
    );
icmp_ln104_fu_391_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"150015003F151500"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(9),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(9),
      I4 => \x_fu_140_reg[12]_1\(8),
      I5 => icmp_ln104_fu_391_p2_carry(8),
      O => DI(4)
    );
icmp_ln104_fu_391_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"150015003F151500"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(7),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(7),
      I4 => \x_fu_140_reg[12]_1\(6),
      I5 => icmp_ln104_fu_391_p2_carry(6),
      O => DI(3)
    );
icmp_ln104_fu_391_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"150015003F151500"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(5),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(5),
      I4 => \x_fu_140_reg[12]_1\(4),
      I5 => icmp_ln104_fu_391_p2_carry(4),
      O => DI(2)
    );
icmp_ln104_fu_391_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"150015003F151500"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(3),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(3),
      I4 => \x_fu_140_reg[12]_1\(2),
      I5 => icmp_ln104_fu_391_p2_carry(2),
      O => DI(1)
    );
icmp_ln104_fu_391_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15007F5515005540"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(1),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(1),
      I4 => icmp_ln104_fu_391_p2_carry(0),
      I5 => \x_fu_140_reg[12]_1\(0),
      O => DI(0)
    );
icmp_ln104_fu_391_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A55"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(12),
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \x_fu_140_reg[12]_1\(12),
      I4 => icmp_ln104_fu_391_p2_carry(13),
      O => S(6)
    );
\or_ln105_2_reg_1153[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF40000"
    )
        port map (
      I0 => \or_ln105_2_reg_1153[0]_i_2_n_5\,
      I1 => \or_ln105_2_reg_1153[0]_i_3_n_5\,
      I2 => cmp20_not_reg_634,
      I3 => cmp17_not_reg_629,
      I4 => or_ln105_2_reg_11530,
      I5 => or_ln105_2_reg_1153,
      O => \cmp20_not_reg_634_reg[0]\
    );
\or_ln105_2_reg_1153[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(11),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(11),
      I2 => \x_fu_140_reg[12]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(10),
      O => \or_ln105_2_reg_1153[0]_i_10_n_5\
    );
\or_ln105_2_reg_1153[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(5),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(5),
      I2 => \x_fu_140_reg[12]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(4),
      O => \or_ln105_2_reg_1153[0]_i_11_n_5\
    );
\or_ln105_2_reg_1153[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \^x_fu_140_reg[9]\(0)
    );
\or_ln105_2_reg_1153[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \^x_fu_140_reg[9]\(1)
    );
\or_ln105_2_reg_1153[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(5),
      I1 => icmp_ln104_fu_391_p2_carry(5),
      I2 => \x_fu_140_reg[12]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(4),
      O => \or_ln105_2_reg_1153[0]_i_14_n_5\
    );
\or_ln105_2_reg_1153[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(11),
      I1 => icmp_ln104_fu_391_p2_carry(11),
      I2 => \x_fu_140_reg[12]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(10),
      O => \or_ln105_2_reg_1153[0]_i_15_n_5\
    );
\or_ln105_2_reg_1153[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6F6F6FFFF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(1),
      I1 => icmp_ln104_fu_391_p2_carry(1),
      I2 => \x_fu_140_reg[12]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(0),
      O => \or_ln105_2_reg_1153[0]_i_16_n_5\
    );
\or_ln105_2_reg_1153[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(7),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(7),
      I2 => \x_fu_140_reg[12]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(6),
      O => \or_ln105_2_reg_1153[0]_i_17_n_5\
    );
\or_ln105_2_reg_1153[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC6F6F6FFFF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(1),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(1),
      I2 => \x_fu_140_reg[12]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(0),
      O => \or_ln105_2_reg_1153[0]_i_18_n_5\
    );
\or_ln105_2_reg_1153[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(9),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(9),
      I2 => \x_fu_140_reg[12]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(8),
      O => \or_ln105_2_reg_1153[0]_i_19_n_5\
    );
\or_ln105_2_reg_1153[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888F88888888"
    )
        port map (
      I0 => CO(0),
      I1 => \or_ln105_2_reg_1153_reg[0]\(0),
      I2 => \or_ln105_2_reg_1153_reg[0]_0\,
      I3 => \or_ln105_2_reg_1153[0]_i_5_n_5\,
      I4 => \or_ln105_2_reg_1153[0]_i_6_n_5\,
      I5 => \or_ln105_2_reg_1153[0]_i_7_n_5\,
      O => \or_ln105_2_reg_1153[0]_i_2_n_5\
    );
\or_ln105_2_reg_1153[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \or_ln105_2_reg_1153[0]_i_8_n_5\,
      I1 => \or_ln105_2_reg_1153[0]_i_9_n_5\,
      I2 => \or_ln105_2_reg_1153[0]_i_10_n_5\,
      I3 => \or_ln105_2_reg_1153[0]_i_11_n_5\,
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(15),
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(14),
      O => \or_ln105_2_reg_1153[0]_i_3_n_5\
    );
\or_ln105_2_reg_1153[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(7),
      I1 => icmp_ln104_fu_391_p2_carry(7),
      I2 => \x_fu_140_reg[12]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(6),
      O => \or_ln105_2_reg_1153[0]_i_5_n_5\
    );
\or_ln105_2_reg_1153[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(3),
      I1 => icmp_ln104_fu_391_p2_carry(3),
      I2 => \x_fu_140_reg[12]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => icmp_ln104_fu_391_p2_carry(2),
      O => \or_ln105_2_reg_1153[0]_i_6_n_5\
    );
\or_ln105_2_reg_1153[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004100"
    )
        port map (
      I0 => icmp_ln104_fu_391_p2_carry(13),
      I1 => p_0_in(12),
      I2 => icmp_ln104_fu_391_p2_carry(12),
      I3 => \or_ln105_2_reg_1153[0]_i_14_n_5\,
      I4 => \or_ln105_2_reg_1153[0]_i_15_n_5\,
      I5 => \or_ln105_2_reg_1153[0]_i_16_n_5\,
      O => \or_ln105_2_reg_1153[0]_i_7_n_5\
    );
\or_ln105_2_reg_1153[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFE"
    )
        port map (
      I0 => \or_ln105_2_reg_1153[0]_i_17_n_5\,
      I1 => \or_ln105_2_reg_1153[0]_i_18_n_5\,
      I2 => \or_ln105_2_reg_1153_reg[0]_1\(13),
      I3 => p_0_in(12),
      I4 => \or_ln105_2_reg_1153_reg[0]_1\(12),
      I5 => \or_ln105_2_reg_1153[0]_i_19_n_5\,
      O => \or_ln105_2_reg_1153[0]_i_8_n_5\
    );
\or_ln105_2_reg_1153[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(3),
      I1 => \or_ln105_2_reg_1153_reg[0]_1\(3),
      I2 => \x_fu_140_reg[12]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I5 => \or_ln105_2_reg_1153_reg[0]_1\(2),
      O => \or_ln105_2_reg_1153[0]_i_9_n_5\
    );
\x_5_fu_439_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(12),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[12]_0\(3)
    );
\x_5_fu_439_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[12]_0\(2)
    );
\x_5_fu_439_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[12]_0\(1)
    );
\x_5_fu_439_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[12]_0\(0)
    );
x_5_fu_439_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_140_reg[12]_1\(0),
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg(0)
    );
x_5_fu_439_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(7)
    );
x_5_fu_439_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(6)
    );
x_5_fu_439_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(5)
    );
x_5_fu_439_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(4)
    );
x_5_fu_439_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(3)
    );
x_5_fu_439_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(2)
    );
x_5_fu_439_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(1)
    );
x_5_fu_439_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \x_fu_140_reg[8]\(0)
    );
\x_fu_140[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \x_fu_140_reg[12]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => \^x_fu_140_reg[0]\(0)
    );
\x_fu_140[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \^empty_n_reg_0\,
      O => SS(0)
    );
\x_fu_140[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => or_ln105_2_reg_11530,
      I1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      O => E(0)
    );
\x_fu_140[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_hresampled_empty_n,
      I4 => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_2_n_5,
      O => or_ln105_2_reg_11530
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70 is
  port (
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg : out STD_LOGIC;
    \axi_last_reg_393_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1 : out STD_LOGIC;
    \sof_2_reg_163_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_allocacmp_j_1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_reg_393 : in STD_LOGIC;
    \icmp_ln619_reg_389_reg[0]\ : in STD_LOGIC;
    \icmp_ln619_reg_389_reg[0]_0\ : in STD_LOGIC;
    stream_out_vresampled_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \sof_reg_106_reg[0]\ : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    \sof_2_reg_163_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_reg_393_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_393_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_fu_100[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70 : entity is "bd_85a6_csc_0_flow_control_loop_pipe_sequential_init";
end bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70;

architecture STRUCTURE of bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_4_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_393[0]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_10_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_3_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_100[11]_i_9_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_i_1 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \j_fu_100[11]_i_5\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \sof_2_reg_163[0]_i_2\ : label is "soft_lutpair413";
begin
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA080808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(1),
      I5 => E(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => \icmp_ln619_reg_389_reg[0]\,
      I1 => \icmp_ln619_reg_389_reg[0]_0\,
      I2 => stream_out_vresampled_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => ap_block_pp0_stage0_subdone
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I2 => \j_fu_100[11]_i_3_n_5\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => ap_block_pp0_stage0_subdone,
      O => \ap_loop_init_int_i_1__7_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_393[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01000000"
    )
        port map (
      I0 => \axi_last_reg_393[0]_i_2_n_5\,
      I1 => \axi_last_reg_393[0]_i_3_n_5\,
      I2 => \axi_last_reg_393[0]_i_4_n_5\,
      I3 => \j_fu_100[11]_i_3_n_5\,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => axi_last_reg_393,
      O => \axi_last_reg_393_reg[0]\
    );
\axi_last_reg_393[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_1\(5),
      I1 => \axi_last_reg_393_reg[0]_0\(5),
      I2 => \axi_last_reg_393_reg[0]_1\(2),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \axi_last_reg_393_reg[0]_0\(2),
      O => \axi_last_reg_393[0]_i_2_n_5\
    );
\axi_last_reg_393[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(0),
      I1 => ap_loop_init,
      I2 => \axi_last_reg_393_reg[0]_1\(0),
      I3 => \axi_last_reg_393_reg[0]_0\(1),
      I4 => \axi_last_reg_393_reg[0]_1\(1),
      I5 => \axi_last_reg_393[0]_i_5_n_5\,
      O => \axi_last_reg_393[0]_i_3_n_5\
    );
\axi_last_reg_393[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEFFFFFFAFFBAE"
    )
        port map (
      I0 => \axi_last_reg_393[0]_i_6_n_5\,
      I1 => \axi_last_reg_393_reg[0]_0\(8),
      I2 => ap_loop_init,
      I3 => \axi_last_reg_393_reg[0]_1\(8),
      I4 => \axi_last_reg_393_reg[0]_0\(11),
      I5 => \axi_last_reg_393_reg[0]_1\(11),
      O => \axi_last_reg_393[0]_i_4_n_5\
    );
\axi_last_reg_393[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_1\(4),
      I1 => \axi_last_reg_393_reg[0]_0\(4),
      I2 => \axi_last_reg_393_reg[0]_1\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \axi_last_reg_393_reg[0]_0\(3),
      O => \axi_last_reg_393[0]_i_5_n_5\
    );
\axi_last_reg_393[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(6),
      I1 => ap_loop_init,
      I2 => \axi_last_reg_393_reg[0]_1\(6),
      I3 => \axi_last_reg_393_reg[0]_0\(7),
      I4 => \axi_last_reg_393_reg[0]_1\(7),
      I5 => \axi_last_reg_393[0]_i_7_n_5\,
      O => \axi_last_reg_393[0]_i_6_n_5\
    );
\axi_last_reg_393[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_1\(10),
      I1 => \axi_last_reg_393_reg[0]_0\(10),
      I2 => \axi_last_reg_393_reg[0]_1\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \axi_last_reg_393_reg[0]_0\(9),
      O => \axi_last_reg_393[0]_i_7_n_5\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB0"
    )
        port map (
      I0 => \j_fu_100[11]_i_3_n_5\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I3 => E(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg
    );
\icmp_ln619_reg_389[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551515151515151"
    )
        port map (
      I0 => \j_fu_100[11]_i_3_n_5\,
      I1 => \icmp_ln619_reg_389_reg[0]\,
      I2 => \icmp_ln619_reg_389_reg[0]_0\,
      I3 => stream_out_vresampled_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => ap_enable_reg_pp0_iter1_reg
    );
\j_2_fu_223_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(11)
    );
\j_2_fu_223_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(10)
    );
\j_2_fu_223_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(9)
    );
j_2_fu_223_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(0)
    );
j_2_fu_223_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(8)
    );
j_2_fu_223_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(7)
    );
j_2_fu_223_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(6)
    );
j_2_fu_223_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(5)
    );
j_2_fu_223_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(4)
    );
j_2_fu_223_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(3)
    );
j_2_fu_223_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(2)
    );
j_2_fu_223_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_sig_allocacmp_j_1(1)
    );
\j_fu_100[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \axi_last_reg_393_reg[0]_0\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_100[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I3 => \j_fu_100[11]_i_3_n_5\,
      O => SR(0)
    );
\j_fu_100[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \j_fu_100[11]_i_3_0\(10),
      I1 => \axi_last_reg_393_reg[0]_0\(10),
      I2 => \j_fu_100[11]_i_3_0\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \axi_last_reg_393_reg[0]_0\(9),
      O => \j_fu_100[11]_i_10_n_5\
    );
\j_fu_100[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I2 => \j_fu_100[11]_i_3_n_5\,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2(0)
    );
\j_fu_100[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF99F"
    )
        port map (
      I0 => \j_fu_100[11]_i_3_0\(5),
      I1 => \j_fu_100[11]_i_4_n_5\,
      I2 => \j_fu_100[11]_i_3_0\(2),
      I3 => \j_fu_100[11]_i_5_n_5\,
      I4 => \j_fu_100[11]_i_6_n_5\,
      I5 => \j_fu_100[11]_i_7_n_5\,
      O => \j_fu_100[11]_i_3_n_5\
    );
\j_fu_100[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \axi_last_reg_393_reg[0]_0\(5),
      O => \j_fu_100[11]_i_4_n_5\
    );
\j_fu_100[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \axi_last_reg_393_reg[0]_0\(2),
      O => \j_fu_100[11]_i_5_n_5\
    );
\j_fu_100[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(0),
      I1 => ap_loop_init,
      I2 => \j_fu_100[11]_i_3_0\(0),
      I3 => \axi_last_reg_393_reg[0]_0\(1),
      I4 => \j_fu_100[11]_i_3_0\(1),
      I5 => \j_fu_100[11]_i_8_n_5\,
      O => \j_fu_100[11]_i_6_n_5\
    );
\j_fu_100[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEFFFFFFAFFBAE"
    )
        port map (
      I0 => \j_fu_100[11]_i_9_n_5\,
      I1 => \axi_last_reg_393_reg[0]_0\(8),
      I2 => ap_loop_init,
      I3 => \j_fu_100[11]_i_3_0\(8),
      I4 => \axi_last_reg_393_reg[0]_0\(11),
      I5 => \j_fu_100[11]_i_3_0\(11),
      O => \j_fu_100[11]_i_7_n_5\
    );
\j_fu_100[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA6F6F6FFAF6F6F6"
    )
        port map (
      I0 => \j_fu_100[11]_i_3_0\(4),
      I1 => \axi_last_reg_393_reg[0]_0\(4),
      I2 => \j_fu_100[11]_i_3_0\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \axi_last_reg_393_reg[0]_0\(3),
      O => \j_fu_100[11]_i_8_n_5\
    );
\j_fu_100[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEFFF3D2"
    )
        port map (
      I0 => \axi_last_reg_393_reg[0]_0\(6),
      I1 => ap_loop_init,
      I2 => \j_fu_100[11]_i_3_0\(6),
      I3 => \axi_last_reg_393_reg[0]_0\(7),
      I4 => \j_fu_100[11]_i_3_0\(7),
      I5 => \j_fu_100[11]_i_10_n_5\,
      O => \j_fu_100[11]_i_9_n_5\
    );
\sof_2_reg_163[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2E2AAAAAAAA"
    )
        port map (
      I0 => \sof_2_reg_163_reg[0]_0\,
      I1 => ap_loop_init,
      I2 => sof_reg_106,
      I3 => \icmp_ln619_reg_389_reg[0]_0\,
      I4 => \icmp_ln619_reg_389_reg[0]\,
      I5 => ap_block_pp0_stage0_subdone,
      O => \sof_2_reg_163_reg[0]\
    );
\sof_2_reg_163[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      O => ap_loop_init
    );
\sof_reg_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8AFF0000"
    )
        port map (
      I0 => \sof_reg_106_reg[0]\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(1),
      I4 => sof_reg_106,
      I5 => Q(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEP : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln155_1_reg_1253_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln155_1_reg_1253_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0 is
  signal \^cep\ : STD_LOGIC;
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEP <= \^cep\;
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln151_2_fu_834_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => Q(15),
      O => \add_ln151_reg_1238_reg[15]\(7)
    );
\add_ln151_2_fu_834_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => Q(14),
      O => \add_ln151_reg_1238_reg[15]\(6)
    );
\add_ln151_2_fu_834_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => Q(13),
      O => \add_ln151_reg_1238_reg[15]\(5)
    );
\add_ln151_2_fu_834_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(12),
      O => \add_ln151_reg_1238_reg[15]\(4)
    );
\add_ln151_2_fu_834_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(11),
      O => \add_ln151_reg_1238_reg[15]\(3)
    );
\add_ln151_2_fu_834_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(10),
      O => \add_ln151_reg_1238_reg[15]\(2)
    );
\add_ln151_2_fu_834_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(9),
      O => \add_ln151_reg_1238_reg[15]\(1)
    );
\add_ln151_2_fu_834_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(8),
      O => \add_ln151_reg_1238_reg[15]\(0)
    );
\add_ln151_2_fu_834_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => Q(23),
      O => \add_ln151_reg_1238_reg[23]\(7)
    );
\add_ln151_2_fu_834_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => Q(22),
      O => \add_ln151_reg_1238_reg[23]\(6)
    );
\add_ln151_2_fu_834_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => Q(21),
      O => \add_ln151_reg_1238_reg[23]\(5)
    );
\add_ln151_2_fu_834_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => Q(20),
      O => \add_ln151_reg_1238_reg[23]\(4)
    );
\add_ln151_2_fu_834_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => Q(19),
      O => \add_ln151_reg_1238_reg[23]\(3)
    );
\add_ln151_2_fu_834_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => Q(18),
      O => \add_ln151_reg_1238_reg[23]\(2)
    );
\add_ln151_2_fu_834_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => Q(17),
      O => \add_ln151_reg_1238_reg[23]\(1)
    );
\add_ln151_2_fu_834_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => Q(16),
      O => \add_ln151_reg_1238_reg[23]\(0)
    );
\add_ln151_2_fu_834_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_86,
      O => DI(0)
    );
\add_ln151_2_fu_834_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => Q(24),
      O => \add_ln151_reg_1238_reg[24]\(0)
    );
add_ln151_2_fu_834_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(7),
      O => S(7)
    );
add_ln151_2_fu_834_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(6),
      O => S(6)
    );
add_ln151_2_fu_834_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(5),
      O => S(5)
    );
add_ln151_2_fu_834_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(4),
      O => S(4)
    );
add_ln151_2_fu_834_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(3),
      O => S(3)
    );
add_ln151_2_fu_834_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(2),
      O => S(2)
    );
add_ln151_2_fu_834_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(1),
      O => S(1)
    );
add_ln151_2_fu_834_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(0),
      O => S(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => stream_csc_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_in_hresampled_empty_n,
      O => \^cep\
    );
icmp_ln155_1_fu_916_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln151_2_fu_834_p2_carry__2_0\(0)
    );
icmp_ln155_1_fu_916_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln151_2_fu_834_p2_carry__2_2\(0)
    );
icmp_ln155_fu_910_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => \add_ln151_2_fu_834_p2_carry__2\(0)
    );
icmp_ln155_fu_910_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln151_2_fu_834_p2_carry__2_1\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(9),
      C(46) => DSP_ALU_INST_0(9),
      C(45) => DSP_ALU_INST_0(9),
      C(44) => DSP_ALU_INST_0(9),
      C(43) => DSP_ALU_INST_0(9),
      C(42) => DSP_ALU_INST_0(9),
      C(41) => DSP_ALU_INST_0(9),
      C(40) => DSP_ALU_INST_0(9),
      C(39) => DSP_ALU_INST_0(9),
      C(38) => DSP_ALU_INST_0(9),
      C(37) => DSP_ALU_INST_0(9),
      C(36) => DSP_ALU_INST_0(9),
      C(35) => DSP_ALU_INST_0(9),
      C(34) => DSP_ALU_INST_0(9),
      C(33) => DSP_ALU_INST_0(9),
      C(32) => DSP_ALU_INST_0(9),
      C(31) => DSP_ALU_INST_0(9),
      C(30) => DSP_ALU_INST_0(9),
      C(29) => DSP_ALU_INST_0(9),
      C(28) => DSP_ALU_INST_0(9),
      C(27) => DSP_ALU_INST_0(9),
      C(26) => DSP_ALU_INST_0(9),
      C(25) => DSP_ALU_INST_0(9),
      C(24) => DSP_ALU_INST_0(9),
      C(23) => DSP_ALU_INST_0(9),
      C(22) => DSP_ALU_INST_0(9),
      C(21 downto 12) => DSP_ALU_INST_0(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^cep\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln155_1_reg_1253[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(0),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(0),
      O => D(0)
    );
\select_ln155_1_reg_1253[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(1),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(1),
      O => D(1)
    );
\select_ln155_1_reg_1253[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(2),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(2),
      O => D(2)
    );
\select_ln155_1_reg_1253[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(3),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(3),
      O => D(3)
    );
\select_ln155_1_reg_1253[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(4),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(4),
      O => D(4)
    );
\select_ln155_1_reg_1253[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(5),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(5),
      O => D(5)
    );
\select_ln155_1_reg_1253[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(6),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(6),
      O => D(6)
    );
\select_ln155_1_reg_1253[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \select_ln155_1_reg_1253_reg[7]\(0),
      I2 => p_0_in0_in(7),
      I3 => \select_ln155_1_reg_1253_reg[7]_0\(0),
      I4 => \select_ln155_1_reg_1253_reg[7]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln154_1_reg_1258_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln154_1_reg_1258_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln154_1_reg_1258_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61 : entity is "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln149_2_fu_804_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => Q(15),
      O => \add_ln149_reg_1223_reg[15]\(7)
    );
\add_ln149_2_fu_804_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => Q(14),
      O => \add_ln149_reg_1223_reg[15]\(6)
    );
\add_ln149_2_fu_804_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => Q(13),
      O => \add_ln149_reg_1223_reg[15]\(5)
    );
\add_ln149_2_fu_804_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(12),
      O => \add_ln149_reg_1223_reg[15]\(4)
    );
\add_ln149_2_fu_804_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(11),
      O => \add_ln149_reg_1223_reg[15]\(3)
    );
\add_ln149_2_fu_804_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(10),
      O => \add_ln149_reg_1223_reg[15]\(2)
    );
\add_ln149_2_fu_804_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(9),
      O => \add_ln149_reg_1223_reg[15]\(1)
    );
\add_ln149_2_fu_804_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(8),
      O => \add_ln149_reg_1223_reg[15]\(0)
    );
\add_ln149_2_fu_804_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => Q(23),
      O => \add_ln149_reg_1223_reg[23]\(7)
    );
\add_ln149_2_fu_804_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => Q(22),
      O => \add_ln149_reg_1223_reg[23]\(6)
    );
\add_ln149_2_fu_804_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => Q(21),
      O => \add_ln149_reg_1223_reg[23]\(5)
    );
\add_ln149_2_fu_804_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => Q(20),
      O => \add_ln149_reg_1223_reg[23]\(4)
    );
\add_ln149_2_fu_804_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => Q(19),
      O => \add_ln149_reg_1223_reg[23]\(3)
    );
\add_ln149_2_fu_804_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => Q(18),
      O => \add_ln149_reg_1223_reg[23]\(2)
    );
\add_ln149_2_fu_804_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => Q(17),
      O => \add_ln149_reg_1223_reg[23]\(1)
    );
\add_ln149_2_fu_804_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => Q(16),
      O => \add_ln149_reg_1223_reg[23]\(0)
    );
\add_ln149_2_fu_804_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_86,
      O => DI(0)
    );
\add_ln149_2_fu_804_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => Q(24),
      O => \add_ln149_reg_1223_reg[24]\(0)
    );
add_ln149_2_fu_804_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(7),
      O => S(7)
    );
add_ln149_2_fu_804_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(6),
      O => S(6)
    );
add_ln149_2_fu_804_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(5),
      O => S(5)
    );
add_ln149_2_fu_804_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(4),
      O => S(4)
    );
add_ln149_2_fu_804_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(3),
      O => S(3)
    );
add_ln149_2_fu_804_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(2),
      O => S(2)
    );
add_ln149_2_fu_804_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(1),
      O => S(1)
    );
add_ln149_2_fu_804_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(0),
      O => S(0)
    );
icmp_ln154_1_fu_894_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln149_2_fu_804_p2_carry__2_0\(0)
    );
icmp_ln154_1_fu_894_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln149_2_fu_804_p2_carry__2_2\(0)
    );
icmp_ln154_fu_888_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => \add_ln149_2_fu_804_p2_carry__2\(0)
    );
icmp_ln154_fu_888_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln149_2_fu_804_p2_carry__2_1\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(9),
      C(46) => DSP_ALU_INST_0(9),
      C(45) => DSP_ALU_INST_0(9),
      C(44) => DSP_ALU_INST_0(9),
      C(43) => DSP_ALU_INST_0(9),
      C(42) => DSP_ALU_INST_0(9),
      C(41) => DSP_ALU_INST_0(9),
      C(40) => DSP_ALU_INST_0(9),
      C(39) => DSP_ALU_INST_0(9),
      C(38) => DSP_ALU_INST_0(9),
      C(37) => DSP_ALU_INST_0(9),
      C(36) => DSP_ALU_INST_0(9),
      C(35) => DSP_ALU_INST_0(9),
      C(34) => DSP_ALU_INST_0(9),
      C(33) => DSP_ALU_INST_0(9),
      C(32) => DSP_ALU_INST_0(9),
      C(31) => DSP_ALU_INST_0(9),
      C(30) => DSP_ALU_INST_0(9),
      C(29) => DSP_ALU_INST_0(9),
      C(28) => DSP_ALU_INST_0(9),
      C(27) => DSP_ALU_INST_0(9),
      C(26) => DSP_ALU_INST_0(9),
      C(25) => DSP_ALU_INST_0(9),
      C(24) => DSP_ALU_INST_0(9),
      C(23) => DSP_ALU_INST_0(9),
      C(22) => DSP_ALU_INST_0(9),
      C(21 downto 12) => DSP_ALU_INST_0(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln154_1_reg_1258[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(0),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(0),
      O => D(0)
    );
\select_ln154_1_reg_1258[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(1),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(1),
      O => D(1)
    );
\select_ln154_1_reg_1258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(2),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(2),
      O => D(2)
    );
\select_ln154_1_reg_1258[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(3),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(3),
      O => D(3)
    );
\select_ln154_1_reg_1258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(4),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(4),
      O => D(4)
    );
\select_ln154_1_reg_1258[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(5),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(5),
      O => D(5)
    );
\select_ln154_1_reg_1258[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(6),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(6),
      O => D(6)
    );
\select_ln154_1_reg_1258[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \select_ln154_1_reg_1258_reg[7]\(0),
      I2 => p_0_in0_in(7),
      I3 => \select_ln154_1_reg_1258_reg[7]_0\(0),
      I4 => \select_ln154_1_reg_1258_reg[7]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln153_1_reg_1248_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln153_1_reg_1248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln153_1_reg_1248_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62 : entity is "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0";
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln147_2_fu_774_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(15),
      I1 => Q(15),
      O => \add_ln147_reg_1208_reg[15]\(7)
    );
\add_ln147_2_fu_774_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => Q(14),
      O => \add_ln147_reg_1208_reg[15]\(6)
    );
\add_ln147_2_fu_774_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => Q(13),
      O => \add_ln147_reg_1208_reg[15]\(5)
    );
\add_ln147_2_fu_774_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(12),
      O => \add_ln147_reg_1208_reg[15]\(4)
    );
\add_ln147_2_fu_774_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(11),
      O => \add_ln147_reg_1208_reg[15]\(3)
    );
\add_ln147_2_fu_774_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(10),
      O => \add_ln147_reg_1208_reg[15]\(2)
    );
\add_ln147_2_fu_774_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(9),
      O => \add_ln147_reg_1208_reg[15]\(1)
    );
\add_ln147_2_fu_774_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(8),
      O => \add_ln147_reg_1208_reg[15]\(0)
    );
\add_ln147_2_fu_774_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => Q(23),
      O => \add_ln147_reg_1208_reg[23]\(7)
    );
\add_ln147_2_fu_774_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => Q(22),
      O => \add_ln147_reg_1208_reg[23]\(6)
    );
\add_ln147_2_fu_774_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(21),
      I1 => Q(21),
      O => \add_ln147_reg_1208_reg[23]\(5)
    );
\add_ln147_2_fu_774_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(20),
      I1 => Q(20),
      O => \add_ln147_reg_1208_reg[23]\(4)
    );
\add_ln147_2_fu_774_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(19),
      I1 => Q(19),
      O => \add_ln147_reg_1208_reg[23]\(3)
    );
\add_ln147_2_fu_774_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(18),
      I1 => Q(18),
      O => \add_ln147_reg_1208_reg[23]\(2)
    );
\add_ln147_2_fu_774_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(17),
      I1 => Q(17),
      O => \add_ln147_reg_1208_reg[23]\(1)
    );
\add_ln147_2_fu_774_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(16),
      I1 => Q(16),
      O => \add_ln147_reg_1208_reg[23]\(0)
    );
\add_ln147_2_fu_774_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_86,
      O => DI(0)
    );
\add_ln147_2_fu_774_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => Q(24),
      O => \add_ln147_reg_1208_reg[24]\(0)
    );
add_ln147_2_fu_774_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(7),
      O => S(7)
    );
add_ln147_2_fu_774_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(6),
      O => S(6)
    );
add_ln147_2_fu_774_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(5),
      O => S(5)
    );
add_ln147_2_fu_774_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(4),
      O => S(4)
    );
add_ln147_2_fu_774_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(3),
      O => S(3)
    );
add_ln147_2_fu_774_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(2),
      O => S(2)
    );
add_ln147_2_fu_774_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(1),
      O => S(1)
    );
add_ln147_2_fu_774_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(0),
      O => S(0)
    );
icmp_ln153_1_fu_856_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      O => \add_ln147_2_fu_774_p2_carry__2_0\(0)
    );
icmp_ln153_1_fu_856_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln147_2_fu_774_p2_carry__2_2\(0)
    );
icmp_ln153_fu_850_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CO(0),
      O => \add_ln147_2_fu_774_p2_carry__2\(0)
    );
icmp_ln153_fu_850_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CO(0),
      I1 => O(0),
      O => \add_ln147_2_fu_774_p2_carry__2_1\(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => \out\(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => C(9),
      C(46) => C(9),
      C(45) => C(9),
      C(44) => C(9),
      C(43) => C(9),
      C(42) => C(9),
      C(41) => C(9),
      C(40) => C(9),
      C(39) => C(9),
      C(38) => C(9),
      C(37) => C(9),
      C(36) => C(9),
      C(35) => C(9),
      C(34) => C(9),
      C(33) => C(9),
      C(32) => C(9),
      C(31) => C(9),
      C(30) => C(9),
      C(29) => C(9),
      C(28) => C(9),
      C(27) => C(9),
      C(26) => C(9),
      C(25) => C(9),
      C(24) => C(9),
      C(23) => C(9),
      C(22) => C(9),
      C(21 downto 12) => C(9 downto 0),
      C(11 downto 0) => B"100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEB1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEB1,
      CEP => CEB1,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln153_1_reg_1248[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(0),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(0),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(0),
      O => D(0)
    );
\select_ln153_1_reg_1248[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(1),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(1),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(1),
      O => D(1)
    );
\select_ln153_1_reg_1248[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(2),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(2),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(2),
      O => D(2)
    );
\select_ln153_1_reg_1248[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(3),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(3),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(3),
      O => D(3)
    );
\select_ln153_1_reg_1248[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(4),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(4),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(4),
      O => D(4)
    );
\select_ln153_1_reg_1248[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(5),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(5),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(5),
      O => D(5)
    );
\select_ln153_1_reg_1248[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(6),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(6),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(6),
      O => D(6)
    );
\select_ln153_1_reg_1248[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => p_0_in1_in(7),
      I1 => \select_ln153_1_reg_1248_reg[7]\(0),
      I2 => p_0_in0_in(7),
      I3 => \select_ln153_1_reg_1248_reg[7]_0\(0),
      I4 => \select_ln153_1_reg_1248_reg[7]_1\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end bd_85a6_csc_0_mul_16s_8ns_24_1_1;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1_56 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln147_reg_1208_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mul_16s_8ns_24_1_1_56 : entity is "bd_85a6_csc_0_mul_16s_8ns_24_1_1";
end bd_85a6_csc_0_mul_16s_8ns_24_1_1_56;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1_56 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln147_reg_1208[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln147_reg_1208_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1_57 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mul_16s_8ns_24_1_1_57 : entity is "bd_85a6_csc_0_mul_16s_8ns_24_1_1";
end bd_85a6_csc_0_mul_16s_8ns_24_1_1_57;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1_57 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1_58 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln149_reg_1223_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mul_16s_8ns_24_1_1_58 : entity is "bd_85a6_csc_0_mul_16s_8ns_24_1_1";
end bd_85a6_csc_0_mul_16s_8ns_24_1_1_58;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1_58 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln149_reg_1223[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln149_reg_1223_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1_59 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mul_16s_8ns_24_1_1_59 : entity is "bd_85a6_csc_0_mul_16s_8ns_24_1_1";
end bd_85a6_csc_0_mul_16s_8ns_24_1_1_59;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1_59 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mul_16s_8ns_24_1_1_60 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln151_reg_1238_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mul_16s_8ns_24_1_1_60 : entity is "bd_85a6_csc_0_mul_16s_8ns_24_1_1";
end bd_85a6_csc_0_mul_16s_8ns_24_1_1_60;

architecture STRUCTURE of bd_85a6_csc_0_mul_16s_8ns_24_1_1_60 is
  signal \^p\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(23 downto 0) <= \^p\(23 downto 0);
\add_ln151_reg_1238[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(23),
      I1 => \add_ln151_reg_1238_reg[23]\(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => CEB1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => \^p\(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_reg_unsigned_short_s is
  port (
    ap_ce_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_reg_unsigned_short_s;

architecture STRUCTURE of bd_85a6_csc_0_reg_unsigned_short_s is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_145_ap_ce : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_199[0]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \rows_reg_199[10]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \rows_reg_199[11]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \rows_reg_199[1]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \rows_reg_199[2]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \rows_reg_199[3]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \rows_reg_199[4]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rows_reg_199[5]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \rows_reg_199[6]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rows_reg_199[7]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \rows_reg_199[8]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \rows_reg_199[9]_i_1\ : label is "soft_lutpair421";
begin
  ap_ce_reg <= \^ap_ce_reg\;
ap_ce_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => HwReg_width_c_empty_n,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => HwReg_height_c_empty_n,
      I3 => Q(0),
      I4 => Q(1),
      O => grp_reg_unsigned_short_s_fu_145_ap_ce
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_145_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\rows_reg_199[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^ap_ce_reg\,
      O => D(0)
    );
\rows_reg_199[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^ap_ce_reg\,
      O => D(10)
    );
\rows_reg_199[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^ap_ce_reg\,
      O => D(11)
    );
\rows_reg_199[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^ap_ce_reg\,
      O => D(1)
    );
\rows_reg_199[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^ap_ce_reg\,
      O => D(2)
    );
\rows_reg_199[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^ap_ce_reg\,
      O => D(3)
    );
\rows_reg_199[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^ap_ce_reg\,
      O => D(4)
    );
\rows_reg_199[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^ap_ce_reg\,
      O => D(5)
    );
\rows_reg_199[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^ap_ce_reg\,
      O => D(6)
    );
\rows_reg_199[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^ap_ce_reg\,
      O => D(7)
    );
\rows_reg_199[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^ap_ce_reg\,
      O => D(8)
    );
\rows_reg_199[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_reg_unsigned_short_s_113 is
  port (
    ap_ce_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_reg_unsigned_short_s_fu_257_ap_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_reg_unsigned_short_s_113 : entity is "bd_85a6_csc_0_reg_unsigned_short_s";
end bd_85a6_csc_0_reg_unsigned_short_s_113;

architecture STRUCTURE of bd_85a6_csc_0_reg_unsigned_short_s_113 is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rows_reg_348[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rows_reg_348[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rows_reg_348[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rows_reg_348[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rows_reg_348[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rows_reg_348[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \rows_reg_348[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rows_reg_348[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rows_reg_348[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rows_reg_348[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rows_reg_348[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rows_reg_348[9]_i_1\ : label is "soft_lutpair30";
begin
  ap_ce_reg <= \^ap_ce_reg\;
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_257_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => d_read_reg_22(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => d_read_reg_22(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => d_read_reg_22(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => d_read_reg_22(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => d_read_reg_22(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => d_read_reg_22(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => d_read_reg_22(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => d_read_reg_22(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => d_read_reg_22(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => d_read_reg_22(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => d_read_reg_22(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => d_read_reg_22(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => d_read_reg_22(9),
      R => '0'
    );
\rows_reg_348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(0),
      I1 => ap_return_int_reg(0),
      I2 => \^ap_ce_reg\,
      O => D(0)
    );
\rows_reg_348[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(10),
      I1 => ap_return_int_reg(10),
      I2 => \^ap_ce_reg\,
      O => D(10)
    );
\rows_reg_348[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(11),
      I1 => ap_return_int_reg(11),
      I2 => \^ap_ce_reg\,
      O => D(11)
    );
\rows_reg_348[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(1),
      I1 => ap_return_int_reg(1),
      I2 => \^ap_ce_reg\,
      O => D(1)
    );
\rows_reg_348[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(2),
      I1 => ap_return_int_reg(2),
      I2 => \^ap_ce_reg\,
      O => D(2)
    );
\rows_reg_348[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(3),
      I1 => ap_return_int_reg(3),
      I2 => \^ap_ce_reg\,
      O => D(3)
    );
\rows_reg_348[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(4),
      I1 => ap_return_int_reg(4),
      I2 => \^ap_ce_reg\,
      O => D(4)
    );
\rows_reg_348[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(5),
      I1 => ap_return_int_reg(5),
      I2 => \^ap_ce_reg\,
      O => D(5)
    );
\rows_reg_348[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(6),
      I1 => ap_return_int_reg(6),
      I2 => \^ap_ce_reg\,
      O => D(6)
    );
\rows_reg_348[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(7),
      I1 => ap_return_int_reg(7),
      I2 => \^ap_ce_reg\,
      O => D(7)
    );
\rows_reg_348[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(8),
      I1 => ap_return_int_reg(8),
      I2 => \^ap_ce_reg\,
      O => D(8)
    );
\rows_reg_348[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => d_read_reg_22(9),
      I1 => ap_return_int_reg(9),
      I2 => \^ap_ce_reg\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_reg_unsigned_short_s_114 is
  port (
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_ce_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_reg_unsigned_short_s_114 : entity is "bd_85a6_csc_0_reg_unsigned_short_s";
end bd_85a6_csc_0_reg_unsigned_short_s_114;

architecture STRUCTURE of bd_85a6_csc_0_reg_unsigned_short_s_114 is
  signal \ap_return_int_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[0]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cols_reg_353[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cols_reg_353[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cols_reg_353[11]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cols_reg_353[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cols_reg_353[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cols_reg_353[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \cols_reg_353[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cols_reg_353[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \cols_reg_353[6]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \cols_reg_353[7]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \cols_reg_353[8]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cols_reg_353[9]_i_1\ : label is "soft_lutpair36";
begin
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[0]\,
      Q => \ap_return_int_reg_reg_n_5_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\cols_reg_353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[0]\,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(0)
    );
\cols_reg_353[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(10)
    );
\cols_reg_353[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(11)
    );
\cols_reg_353[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(1)
    );
\cols_reg_353[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(2)
    );
\cols_reg_353[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(3)
    );
\cols_reg_353[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(4)
    );
\cols_reg_353[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(5)
    );
\cols_reg_353[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(6)
    );
\cols_reg_353[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(7)
    );
\cols_reg_353[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(8)
    );
\cols_reg_353[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg,
      O => \d_read_reg_22_reg[11]_0\(9)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \d_read_reg_22_reg_n_5_[0]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_reg_unsigned_short_s_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_ce_reg : in STD_LOGIC;
    \d_read_reg_22_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_reg_unsigned_short_s_68 : entity is "bd_85a6_csc_0_reg_unsigned_short_s";
end bd_85a6_csc_0_reg_unsigned_short_s_68;

architecture STRUCTURE of bd_85a6_csc_0_reg_unsigned_short_s_68 is
  signal \ap_return_int_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[10]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[11]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_return_int_reg_reg_n_5_[9]\ : STD_LOGIC;
  signal \^d_read_reg_22_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \d_read_reg_22_reg_n_5_[0]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[10]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[11]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[1]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[2]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[3]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[4]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[5]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[6]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[7]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[8]\ : STD_LOGIC;
  signal \d_read_reg_22_reg_n_5_[9]\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_3_n_5\ : STD_LOGIC;
  signal \sub_reg_209[11]_i_4_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_2_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_3_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_4_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_5_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_6_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_7_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_8_n_5\ : STD_LOGIC;
  signal \sub_reg_209[8]_i_9_n_5\ : STD_LOGIC;
  signal \sub_reg_209_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_209_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sub_reg_209_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cols_reg_204[10]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \cols_reg_204[11]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \cols_reg_204[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \cols_reg_204[2]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \cols_reg_204[3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \cols_reg_204[4]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \cols_reg_204[5]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \cols_reg_204[6]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \cols_reg_204[7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \cols_reg_204[8]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \cols_reg_204[9]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sub_reg_209[0]_i_1\ : label is "soft_lutpair423";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sub_reg_209_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_reg_209_reg[8]_i_1\ : label is 35;
begin
  \d_read_reg_22_reg[11]_0\(11 downto 0) <= \^d_read_reg_22_reg[11]_0\(11 downto 0);
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[0]\,
      Q => \ap_return_int_reg_reg_n_5_[0]\,
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[10]\,
      Q => \ap_return_int_reg_reg_n_5_[10]\,
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[11]\,
      Q => \ap_return_int_reg_reg_n_5_[11]\,
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[1]\,
      Q => \ap_return_int_reg_reg_n_5_[1]\,
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[2]\,
      Q => \ap_return_int_reg_reg_n_5_[2]\,
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[3]\,
      Q => \ap_return_int_reg_reg_n_5_[3]\,
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[4]\,
      Q => \ap_return_int_reg_reg_n_5_[4]\,
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[5]\,
      Q => \ap_return_int_reg_reg_n_5_[5]\,
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[6]\,
      Q => \ap_return_int_reg_reg_n_5_[6]\,
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[7]\,
      Q => \ap_return_int_reg_reg_n_5_[7]\,
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[8]\,
      Q => \ap_return_int_reg_reg_n_5_[8]\,
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => \d_read_reg_22_reg_n_5_[9]\,
      Q => \ap_return_int_reg_reg_n_5_[9]\,
      R => '0'
    );
\cols_reg_204[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[0]\,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(0)
    );
\cols_reg_204[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[10]\,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(10)
    );
\cols_reg_204[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[11]\,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(11)
    );
\cols_reg_204[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[1]\,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(1)
    );
\cols_reg_204[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[2]\,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(2)
    );
\cols_reg_204[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[3]\,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(3)
    );
\cols_reg_204[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[4]\,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(4)
    );
\cols_reg_204[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[5]\,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(5)
    );
\cols_reg_204[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[6]\,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(6)
    );
\cols_reg_204[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[7]\,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(7)
    );
\cols_reg_204[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[8]\,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(8)
    );
\cols_reg_204[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \d_read_reg_22_reg_n_5_[9]\,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => ap_ce_reg,
      O => \^d_read_reg_22_reg[11]_0\(9)
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(0),
      Q => \d_read_reg_22_reg_n_5_[0]\,
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(10),
      Q => \d_read_reg_22_reg_n_5_[10]\,
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(11),
      Q => \d_read_reg_22_reg_n_5_[11]\,
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(1),
      Q => \d_read_reg_22_reg_n_5_[1]\,
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(2),
      Q => \d_read_reg_22_reg_n_5_[2]\,
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(3),
      Q => \d_read_reg_22_reg_n_5_[3]\,
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(4),
      Q => \d_read_reg_22_reg_n_5_[4]\,
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(5),
      Q => \d_read_reg_22_reg_n_5_[5]\,
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(6),
      Q => \d_read_reg_22_reg_n_5_[6]\,
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(7),
      Q => \d_read_reg_22_reg_n_5_[7]\,
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(8),
      Q => \d_read_reg_22_reg_n_5_[8]\,
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_1\(9),
      Q => \d_read_reg_22_reg_n_5_[9]\,
      R => '0'
    );
\sub_reg_209[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[0]\,
      I2 => \d_read_reg_22_reg_n_5_[0]\,
      O => D(0)
    );
\sub_reg_209[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[11]\,
      I2 => \d_read_reg_22_reg_n_5_[11]\,
      O => \sub_reg_209[11]_i_2_n_5\
    );
\sub_reg_209[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[10]\,
      I2 => \d_read_reg_22_reg_n_5_[10]\,
      O => \sub_reg_209[11]_i_3_n_5\
    );
\sub_reg_209[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[9]\,
      I2 => \d_read_reg_22_reg_n_5_[9]\,
      O => \sub_reg_209[11]_i_4_n_5\
    );
\sub_reg_209[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[8]\,
      I2 => \d_read_reg_22_reg_n_5_[8]\,
      O => \sub_reg_209[8]_i_2_n_5\
    );
\sub_reg_209[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[7]\,
      I2 => \d_read_reg_22_reg_n_5_[7]\,
      O => \sub_reg_209[8]_i_3_n_5\
    );
\sub_reg_209[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[6]\,
      I2 => \d_read_reg_22_reg_n_5_[6]\,
      O => \sub_reg_209[8]_i_4_n_5\
    );
\sub_reg_209[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[5]\,
      I2 => \d_read_reg_22_reg_n_5_[5]\,
      O => \sub_reg_209[8]_i_5_n_5\
    );
\sub_reg_209[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[4]\,
      I2 => \d_read_reg_22_reg_n_5_[4]\,
      O => \sub_reg_209[8]_i_6_n_5\
    );
\sub_reg_209[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[3]\,
      I2 => \d_read_reg_22_reg_n_5_[3]\,
      O => \sub_reg_209[8]_i_7_n_5\
    );
\sub_reg_209[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[2]\,
      I2 => \d_read_reg_22_reg_n_5_[2]\,
      O => \sub_reg_209[8]_i_8_n_5\
    );
\sub_reg_209[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => ap_ce_reg,
      I1 => \ap_return_int_reg_reg_n_5_[1]\,
      I2 => \d_read_reg_22_reg_n_5_[1]\,
      O => \sub_reg_209[8]_i_9_n_5\
    );
\sub_reg_209_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_reg_209_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_reg_209_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_reg_209_reg[11]_i_1_n_11\,
      CO(0) => \sub_reg_209_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000011",
      O(7 downto 3) => \NLW_sub_reg_209_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => D(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \sub_reg_209[11]_i_2_n_5\,
      S(1) => \sub_reg_209[11]_i_3_n_5\,
      S(0) => \sub_reg_209[11]_i_4_n_5\
    );
\sub_reg_209_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^d_read_reg_22_reg[11]_0\(0),
      CI_TOP => '0',
      CO(7) => \sub_reg_209_reg[8]_i_1_n_5\,
      CO(6) => \sub_reg_209_reg[8]_i_1_n_6\,
      CO(5) => \sub_reg_209_reg[8]_i_1_n_7\,
      CO(4) => \sub_reg_209_reg[8]_i_1_n_8\,
      CO(3) => \sub_reg_209_reg[8]_i_1_n_9\,
      CO(2) => \sub_reg_209_reg[8]_i_1_n_10\,
      CO(1) => \sub_reg_209_reg[8]_i_1_n_11\,
      CO(0) => \sub_reg_209_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"11111111",
      O(7 downto 0) => D(8 downto 1),
      S(7) => \sub_reg_209[8]_i_2_n_5\,
      S(6) => \sub_reg_209[8]_i_3_n_5\,
      S(5) => \sub_reg_209[8]_i_4_n_5\,
      S(4) => \sub_reg_209[8]_i_5_n_5\,
      S(3) => \sub_reg_209[8]_i_6_n_5\,
      S(2) => \sub_reg_209[8]_i_7_n_5\,
      S(1) => \sub_reg_209[8]_i_8_n_5\,
      S(0) => \sub_reg_209[8]_i_9_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_regslice_both is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    stream_out_vresampled_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_85a6_csc_0_regslice_both;

architecture STRUCTURE of bd_85a6_csc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \^empty_n_reg\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair435";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  empty_n_reg <= \^empty_n_reg\;
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => Q(2),
      I2 => stream_out_vresampled_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => B_V_data_1_sel_wr_reg_0,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1__2_n_5\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_5\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => Q(0),
      I1 => HwReg_width_c_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_height_c_empty_n,
      I4 => \^multipixstream2axivideo_u0_ap_done\,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888FFFF08880888"
    )
        port map (
      I0 => Q(3),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => m_axis_video_TREADY,
      I4 => \ap_CS_fsm_reg[4]\,
      I5 => Q(1),
      O => D(1)
    );
full_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => Q(3),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => push,
      O => mOutPtr0
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D500"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => Q(3),
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^empty_n_reg\,
      I1 => \mOutPtr_reg[0]_0\(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888AAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => Q(3),
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA6A6A6A6A"
    )
        port map (
      I0 => push,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => Q(3),
      I3 => \^m_axis_video_tready_int_regslice\,
      I4 => m_axis_video_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \^empty_n_reg\
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_regslice_both_115 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    s_axis_video_TVALID_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_data_13_fu_96_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_13_fu_96_reg[0]\ : in STD_LOGIC;
    \axi_data_13_fu_96_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_regslice_both_115 : entity is "bd_85a6_csc_0_regslice_both";
end bd_85a6_csc_0_regslice_both_115;

architecture STRUCTURE of bd_85a6_csc_0_regslice_both_115 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_5_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_5_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_video_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair38";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  s_axis_video_TVALID_int_regslice <= \^s_axis_video_tvalid_int_regslice\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_5_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_5_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_5_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_5_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_5_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_5_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_5_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_5_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_5_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_5_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_5_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_5_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_5_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_5_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_5_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_5_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_5_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_5_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_5_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_5_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_5_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_5_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_5_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_5
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_5,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => \B_V_data_1_state[0]_i_1__1_n_5\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^s_axis_video_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_5\,
      Q => \^s_axis_video_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG_reg[15][0]_srl16_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => \^s_axis_video_tvalid_int_regslice\,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
    );
\axi_data_13_fu_96[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(0),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(0)
    );
\axi_data_13_fu_96[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(10),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(10)
    );
\axi_data_13_fu_96[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(11),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(11)
    );
\axi_data_13_fu_96[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(12),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(12)
    );
\axi_data_13_fu_96[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(13),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(13)
    );
\axi_data_13_fu_96[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(14),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(14)
    );
\axi_data_13_fu_96[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(15),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(15)
    );
\axi_data_13_fu_96[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(16),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(16)
    );
\axi_data_13_fu_96[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(17),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(17)
    );
\axi_data_13_fu_96[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(18),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(18)
    );
\axi_data_13_fu_96[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(19),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(19)
    );
\axi_data_13_fu_96[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(1),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(1)
    );
\axi_data_13_fu_96[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(20),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(20)
    );
\axi_data_13_fu_96[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(21),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(21)
    );
\axi_data_13_fu_96[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(22),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(22)
    );
\axi_data_13_fu_96[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(23),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(23)
    );
\axi_data_13_fu_96[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(2),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(2)
    );
\axi_data_13_fu_96[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(3),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(3)
    );
\axi_data_13_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(4),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(4)
    );
\axi_data_13_fu_96[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(5),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(5)
    );
\axi_data_13_fu_96[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(6),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(6)
    );
\axi_data_13_fu_96[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(7),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(7)
    );
\axi_data_13_fu_96[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(8),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(8)
    );
\axi_data_13_fu_96[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \axi_data_13_fu_96_reg[23]\(9),
      I1 => \axi_data_13_fu_96_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I5 => \axi_data_13_fu_96_reg[0]_0\,
      O => D(9)
    );
\axi_data_fu_100[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[0]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[0]\,
      I5 => Q(0),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0)
    );
\axi_data_fu_100[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[10]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[10]\,
      I5 => Q(10),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(10)
    );
\axi_data_fu_100[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[11]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[11]\,
      I5 => Q(11),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(11)
    );
\axi_data_fu_100[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[12]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[12]\,
      I5 => Q(12),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(12)
    );
\axi_data_fu_100[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[13]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[13]\,
      I5 => Q(13),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(13)
    );
\axi_data_fu_100[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[14]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[14]\,
      I5 => Q(14),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(14)
    );
\axi_data_fu_100[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[15]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[15]\,
      I5 => Q(15),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(15)
    );
\axi_data_fu_100[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[16]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[16]\,
      I5 => Q(16),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(16)
    );
\axi_data_fu_100[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[17]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[17]\,
      I5 => Q(17),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(17)
    );
\axi_data_fu_100[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[18]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[18]\,
      I5 => Q(18),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(18)
    );
\axi_data_fu_100[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[19]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[19]\,
      I5 => Q(19),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(19)
    );
\axi_data_fu_100[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[1]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[1]\,
      I5 => Q(1),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(1)
    );
\axi_data_fu_100[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[20]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[20]\,
      I5 => Q(20),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(20)
    );
\axi_data_fu_100[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[21]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[21]\,
      I5 => Q(21),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(21)
    );
\axi_data_fu_100[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[22]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[22]\,
      I5 => Q(22),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(22)
    );
\axi_data_fu_100[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[23]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[23]\,
      I5 => Q(23),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(23)
    );
\axi_data_fu_100[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[2]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[2]\,
      I5 => Q(2),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(2)
    );
\axi_data_fu_100[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[3]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[3]\,
      I5 => Q(3),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(3)
    );
\axi_data_fu_100[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[4]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[4]\,
      I5 => Q(4),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(4)
    );
\axi_data_fu_100[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[5]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[5]\,
      I5 => Q(5),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(5)
    );
\axi_data_fu_100[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[6]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[6]\,
      I5 => Q(6),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(6)
    );
\axi_data_fu_100[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[7]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[7]\,
      I5 => Q(7),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(7)
    );
\axi_data_fu_100[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[8]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[8]\,
      I5 => Q(8),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(8)
    );
\axi_data_fu_100[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => \B_V_data_1_payload_B_reg_n_5_[9]\,
      I3 => B_V_data_1_sel,
      I4 => \B_V_data_1_payload_A_reg_n_5_[9]\,
      I5 => Q(9),
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_85a6_csc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    axi_last_reg_393 : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_85a6_csc_0_regslice_both__parameterized1\ : entity is "bd_85a6_csc_0_regslice_both";
end \bd_85a6_csc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_85a6_csc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__4\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \m_axis_video_TLAST[0]_INST_0\ : label is "soft_lutpair443";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => axi_last_reg_393,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => axi_last_reg_393,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1__3_n_5\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_85a6_csc_0_regslice_both__parameterized1_116\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : in STD_LOGIC;
    axi_last_reg_84 : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    p_15_in : in STD_LOGIC;
    axi_last_2_reg_164 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_85a6_csc_0_regslice_both__parameterized1_116\ : entity is "bd_85a6_csc_0_regslice_both";
end \bd_85a6_csc_0_regslice_both__parameterized1_116\;

architecture STRUCTURE of \bd_85a6_csc_0_regslice_both__parameterized1_116\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_5 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_last_fu_54[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_last_reg_84[0]_i_1\ : label is "soft_lutpair39";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_5
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_5,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => \B_V_data_1_state[0]_i_1_n_5\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\axi_last_fu_104[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF77780888000"
    )
        port map (
      I0 => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      I1 => p_15_in,
      I2 => B_V_data_1_payload_B,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_A,
      I5 => axi_last_2_reg_164,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg
    );
\axi_last_fu_54[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TLAST_int_regslice
    );
\axi_last_reg_84[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      I4 => axi_last_reg_84,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_85a6_csc_0_regslice_both__parameterized1_117\ is
  port (
    s_axis_video_TUSER_int_regslice : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TREADY_int_regslice : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_85a6_csc_0_regslice_both__parameterized1_117\ : entity is "bd_85a6_csc_0_regslice_both";
end \bd_85a6_csc_0_regslice_both__parameterized1_117\;

architecture STRUCTURE of \bd_85a6_csc_0_regslice_both__parameterized1_117\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair41";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => s_axis_video_TREADY_int_regslice,
      I4 => s_axis_video_TVALID,
      O => \B_V_data_1_state[0]_i_1__0_n_5\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_5_[0]\,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => s_axis_video_TREADY_int_regslice,
      I3 => s_axis_video_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\sof_reg_83[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => s_axis_video_TUSER_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_85a6_csc_0_regslice_both__parameterized1_69\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_85a6_csc_0_regslice_both__parameterized1_69\ : entity is "bd_85a6_csc_0_regslice_both";
end \bd_85a6_csc_0_regslice_both__parameterized1_69\;

architecture STRUCTURE of \bd_85a6_csc_0_regslice_both__parameterized1_69\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_5\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_5\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_5_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \m_axis_video_TUSER[0]_INST_0\ : label is "soft_lutpair445";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_5\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_5\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => \B_V_data_1_state_reg_n_5_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_5\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_5\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_5_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_5\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_5\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_5\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_5\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => B_V_data_1_sel_wr_reg_0,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => \B_V_data_1_state_reg_n_5_[1]\,
      I4 => m_axis_video_TREADY,
      O => \B_V_data_1_state[0]_i_1__4_n_5\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_5_[1]\,
      I2 => \B_V_data_1_state_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_5\,
      Q => \B_V_data_1_state_reg_n_5_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    rev_reg_349 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \SRL_SIG_reg[15][7]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W is
  signal linebuf_y_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_y_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(0),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(1),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(2),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(3),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(4),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(5),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(6),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_1_q0(7),
      I1 => bPassThru_420_In_loc_channel_dout,
      I2 => rev_reg_349,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \SRL_SIG_reg[15][7]_srl16\(7),
      O => \in\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => linebuf_y_1_q0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_reg_329 : in STD_LOGIC;
    \select_ln1024_reg_491_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_c_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[0]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[1]_i_1\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[2]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[3]_i_1\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[4]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[5]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[6]_i_1\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \select_ln1024_reg_491[7]_i_2\ : label is "soft_lutpair637";
begin
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\select_ln1024_reg_491[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(0),
      O => ram_reg_bram_0_0(0)
    );
\select_ln1024_reg_491[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(1),
      O => ram_reg_bram_0_0(1)
    );
\select_ln1024_reg_491[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(2),
      O => ram_reg_bram_0_0(2)
    );
\select_ln1024_reg_491[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(3),
      O => ram_reg_bram_0_0(3)
    );
\select_ln1024_reg_491[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(4),
      O => ram_reg_bram_0_0(4)
    );
\select_ln1024_reg_491[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(5),
      O => ram_reg_bram_0_0(5)
    );
\select_ln1024_reg_491[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(6),
      O => ram_reg_bram_0_0(6)
    );
\select_ln1024_reg_491[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => empty_reg_329,
      I2 => \select_ln1024_reg_491_reg[7]\(7),
      O => ram_reg_bram_0_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp33_i_reg_339 : in STD_LOGIC;
    cmp105_i_reg_344 : in STD_LOGIC;
    empty_reg_329 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48 : entity is "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W";
end bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48 is
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_c_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
  ram_reg_bram_0_0(7 downto 0) <= \^ram_reg_bram_0_0\(7 downto 0);
\ap_phi_reg_pp0_iter3_empty_reg_212[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => DINADIN(0),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(0)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => DINADIN(1),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(1)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => DINADIN(2),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(2)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => DINADIN(3),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(3)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => DINADIN(4),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(4)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => DINADIN(5),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(5)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => DINADIN(6),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(6)
    );
\ap_phi_reg_pp0_iter3_empty_reg_212[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AC00AA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => DINADIN(7),
      I2 => empty_reg_329,
      I3 => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\,
      I4 => cmp33_i_reg_339,
      O => ram_reg_bram_0_2(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_3(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_4(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^ram_reg_bram_0_0\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => DINADIN(7),
      I2 => DOUTBDOUT(7),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(7)
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => DINADIN(6),
      I2 => DOUTBDOUT(6),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(6)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => DINADIN(5),
      I2 => DOUTBDOUT(5),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(5)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => DINADIN(4),
      I2 => DOUTBDOUT(4),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(4)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => DINADIN(3),
      I2 => DOUTBDOUT(3),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(3)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => DINADIN(2),
      I2 => DOUTBDOUT(2),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(2)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => DINADIN(1),
      I2 => DOUTBDOUT(1),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(1)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0CCF0AAAACCAA"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => DINADIN(0),
      I2 => DOUTBDOUT(0),
      I3 => cmp33_i_reg_339,
      I4 => cmp105_i_reg_344,
      I5 => empty_reg_329,
      O => ram_reg_bram_0_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49 is
  port (
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp105_i_reg_344 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49 : entity is "bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W";
end bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49 is
  signal linebuf_y_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_1_U0/linebuf_y_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__0\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__0\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair639";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => linebuf_y_q1(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
      ENBWREN => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(7),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(6),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(5),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(4),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(3),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(3),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(2),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(2),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(1),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => linebuf_y_q1(0),
      I1 => cmp105_i_reg_344,
      I2 => ram_reg_bram_0_2(0),
      O => DINADIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_c_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => DOUTBDOUT(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \cmp105_i_reg_312_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0 : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_reg_455_reg[5]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp105_i_reg_312 : in STD_LOGIC;
    cmp33_i_reg_307 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47 : entity is "bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W";
end bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal linebuf_c_q1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln1098_2_fu_321_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_16 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_17 : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_18 : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_19 : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_20 : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of add_ln1098_2_fu_341_p2_carry_i_21 : label is "soft_lutpair661";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_c_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__4\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__3\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__2\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__1\ : label is "soft_lutpair661";
begin
  DOUTBDOUT(0) <= \^doutbdout\(0);
\add_ln1098_2_fu_341_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1711E888"
    )
        port map (
      I0 => linebuf_c_q1(6),
      I1 => \empty_reg_455_reg[5]\(7),
      I2 => DINADIN(7),
      I3 => cmp33_i_reg_307,
      I4 => \^doutbdout\(0),
      O => ram_reg_bram_0_0(0)
    );
add_ln1098_2_fu_341_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E200"
    )
        port map (
      I0 => linebuf_c_q1(6),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(6),
      I3 => \empty_reg_455_reg[5]\(6),
      I4 => linebuf_c_q1(5),
      O => DI(6)
    );
add_ln1098_2_fu_341_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => linebuf_c_q1(3),
      I1 => \empty_reg_455_reg[5]\(4),
      I2 => zext_ln1098_2_fu_321_p1(4),
      I3 => zext_ln1098_2_fu_321_p1(5),
      I4 => \empty_reg_455_reg[5]\(5),
      I5 => linebuf_c_q1(4),
      O => S(5)
    );
add_ln1098_2_fu_341_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => linebuf_c_q1(2),
      I1 => \empty_reg_455_reg[5]\(3),
      I2 => zext_ln1098_2_fu_321_p1(3),
      I3 => zext_ln1098_2_fu_321_p1(4),
      I4 => \empty_reg_455_reg[5]\(4),
      I5 => linebuf_c_q1(3),
      O => S(4)
    );
add_ln1098_2_fu_341_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => linebuf_c_q1(1),
      I1 => \empty_reg_455_reg[5]\(2),
      I2 => zext_ln1098_2_fu_321_p1(2),
      I3 => zext_ln1098_2_fu_321_p1(3),
      I4 => \empty_reg_455_reg[5]\(3),
      I5 => linebuf_c_q1(2),
      O => S(3)
    );
add_ln1098_2_fu_341_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \empty_reg_455_reg[5]\(1),
      I1 => linebuf_c_q1(0),
      I2 => zext_ln1098_2_fu_321_p1(2),
      I3 => linebuf_c_q1(1),
      I4 => \empty_reg_455_reg[5]\(2),
      O => S(2)
    );
add_ln1098_2_fu_341_p2_carry_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66699969"
    )
        port map (
      I0 => \empty_reg_455_reg[5]\(1),
      I1 => linebuf_c_q1(0),
      I2 => linebuf_c_q1(1),
      I3 => cmp33_i_reg_307,
      I4 => DINADIN(1),
      O => S(1)
    );
add_ln1098_2_fu_341_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => linebuf_c_q1(0),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(0),
      I3 => \empty_reg_455_reg[5]\(0),
      O => S(0)
    );
add_ln1098_2_fu_341_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(6),
      I1 => cmp33_i_reg_307,
      I2 => linebuf_c_q1(6),
      O => zext_ln1098_2_fu_321_p1(6)
    );
add_ln1098_2_fu_341_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(7),
      I1 => cmp33_i_reg_307,
      I2 => \^doutbdout\(0),
      O => zext_ln1098_2_fu_321_p1(7)
    );
add_ln1098_2_fu_341_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(5),
      I1 => cmp33_i_reg_307,
      I2 => linebuf_c_q1(5),
      O => zext_ln1098_2_fu_321_p1(5)
    );
add_ln1098_2_fu_341_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(4),
      I1 => cmp33_i_reg_307,
      I2 => linebuf_c_q1(4),
      O => zext_ln1098_2_fu_321_p1(4)
    );
add_ln1098_2_fu_341_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E200"
    )
        port map (
      I0 => linebuf_c_q1(5),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(5),
      I3 => \empty_reg_455_reg[5]\(5),
      I4 => linebuf_c_q1(4),
      O => DI(5)
    );
add_ln1098_2_fu_341_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(3),
      I1 => cmp33_i_reg_307,
      I2 => linebuf_c_q1(3),
      O => zext_ln1098_2_fu_321_p1(3)
    );
add_ln1098_2_fu_341_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DINADIN(2),
      I1 => cmp33_i_reg_307,
      I2 => linebuf_c_q1(2),
      O => zext_ln1098_2_fu_321_p1(2)
    );
add_ln1098_2_fu_341_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E200"
    )
        port map (
      I0 => linebuf_c_q1(4),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(4),
      I3 => \empty_reg_455_reg[5]\(4),
      I4 => linebuf_c_q1(3),
      O => DI(4)
    );
add_ln1098_2_fu_341_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E200"
    )
        port map (
      I0 => linebuf_c_q1(3),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(3),
      I3 => \empty_reg_455_reg[5]\(3),
      I4 => linebuf_c_q1(2),
      O => DI(3)
    );
add_ln1098_2_fu_341_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E200"
    )
        port map (
      I0 => linebuf_c_q1(2),
      I1 => cmp33_i_reg_307,
      I2 => DINADIN(2),
      I3 => \empty_reg_455_reg[5]\(2),
      I4 => linebuf_c_q1(1),
      O => DI(2)
    );
add_ln1098_2_fu_341_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => linebuf_c_q1(0),
      I1 => \empty_reg_455_reg[5]\(1),
      O => DI(1)
    );
add_ln1098_2_fu_341_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => linebuf_c_q1(0),
      I1 => \empty_reg_455_reg[5]\(1),
      O => DI(0)
    );
add_ln1098_2_fu_341_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => linebuf_c_q1(5),
      I1 => \empty_reg_455_reg[5]\(6),
      I2 => zext_ln1098_2_fu_321_p1(6),
      I3 => zext_ln1098_2_fu_321_p1(7),
      I4 => \empty_reg_455_reg[5]\(7),
      I5 => linebuf_c_q1(6),
      O => S(7)
    );
add_ln1098_2_fu_341_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => linebuf_c_q1(4),
      I1 => \empty_reg_455_reg[5]\(5),
      I2 => zext_ln1098_2_fu_321_p1(5),
      I3 => zext_ln1098_2_fu_321_p1(6),
      I4 => \empty_reg_455_reg[5]\(6),
      I5 => linebuf_c_q1(5),
      O => S(6)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_0_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7) => \^doutbdout\(0),
      DOUTBDOUT(6 downto 0) => linebuf_c_q1(6 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0,
      ENBWREN => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(7),
      I2 => cmp33_i_reg_307,
      I3 => \^doutbdout\(0),
      O => \cmp105_i_reg_312_reg[0]\(7)
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(6),
      I2 => cmp33_i_reg_307,
      I3 => linebuf_c_q1(6),
      O => \cmp105_i_reg_312_reg[0]\(6)
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(5),
      I2 => cmp33_i_reg_307,
      I3 => linebuf_c_q1(5),
      O => \cmp105_i_reg_312_reg[0]\(5)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(4),
      I2 => cmp33_i_reg_307,
      I3 => linebuf_c_q1(4),
      O => \cmp105_i_reg_312_reg[0]\(4)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(3),
      I2 => cmp33_i_reg_307,
      I3 => linebuf_c_q1(3),
      O => \cmp105_i_reg_312_reg[0]\(3)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => cmp105_i_reg_312,
      I1 => DINADIN(2),
      I2 => cmp33_i_reg_307,
      I3 => linebuf_c_q1(2),
      O => \cmp105_i_reg_312_reg[0]\(2)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => linebuf_c_q1(1),
      I1 => cmp105_i_reg_312,
      I2 => cmp33_i_reg_307,
      I3 => DINADIN(1),
      O => \cmp105_i_reg_312_reg[0]\(1)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => linebuf_c_q1(0),
      I1 => cmp105_i_reg_312,
      I2 => cmp33_i_reg_307,
      I3 => DINADIN(0),
      O => \cmp105_i_reg_312_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    rev_reg_317 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC
  );
end bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W is
  signal linebuf_y_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/v_vcresampler_core_U0/linebuf_y_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3839;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
\SRL_SIG_reg[15][0]_srl16_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(0),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(1),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(2),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(3),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(4),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(5),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(6),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => linebuf_y_q0(7),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => DINADIN(7),
      O => \in\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_0_0(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => linebuf_y_q0(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => WEA(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  port (
    axi_last_reg_84 : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : out STD_LOGIC;
    axi_data_13_fu_961 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm1 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \eol_reg_177_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \axi_last_reg_84_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_2_in : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol is
  signal \^axi_last_reg_84\ : STD_LOGIC;
begin
  axi_last_reg_84 <= \^axi_last_reg_84\;
\axi_last_reg_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_reg_84_reg[0]_0\,
      Q => \^axi_last_reg_84\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_120
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \^axi_last_reg_84\,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      \eol_reg_177_reg[0]\ => \eol_reg_177_reg[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      p_2_in => p_2_in,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY : out STD_LOGIC;
    axi_last_fu_54 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_reg_83_reg[0]_0\ : out STD_LOGIC;
    grp_reg_unsigned_short_s_fu_257_ap_ce : out STD_LOGIC;
    s_axis_video_TUSER_int_regslice : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    axi_data_13_fu_961 : in STD_LOGIC;
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start;

architecture STRUCTURE of bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start is
  signal \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_176_s_axis_video_tready\ : STD_LOGIC;
  signal sof_reg_83 : STD_LOGIC;
begin
  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY <= \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_176_s_axis_video_tready\;
\axi_last_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_176_s_axis_video_tready\,
      D => s_axis_video_TLAST_int_regslice,
      Q => axi_last_fu_54,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_119
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_176_s_axis_video_tready\,
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce,
      p_2_in => p_2_in,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_83 => sof_reg_83,
      \sof_reg_83_reg[0]\ => \sof_reg_83_reg[0]_0\
    );
\sof_reg_83_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multipixstream_pipeline_loop_wait_for_start_fu_176_s_axis_video_tready\,
      D => s_axis_video_TUSER_int_regslice,
      Q => sof_reg_83,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : out STD_LOGIC;
    s_axis_video_TREADY_int_regslice : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \axi_data_fu_100_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \axi_last_fu_104_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    s_axis_video_TVALID_int_regslice : in STD_LOGIC;
    stream_in_full_n : in STD_LOGIC;
    sof_reg_150 : in STD_LOGIC;
    \j_fu_96[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\ : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    icmp_ln496_fu_273_p2 : in STD_LOGIC;
    \axi_data_fu_100_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width;

architecture STRUCTURE of bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_fu_100_reg[23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_last_fu_1043_out : STD_LOGIC;
  signal \axi_last_fu_104_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\ : STD_LOGIC;
  signal \icmp_ln500_reg_353_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_223_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_223_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_4_fu_223_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_10 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_11 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_12 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_5 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_6 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_7 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_8 : STD_LOGIC;
  signal j_4_fu_223_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_96 : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_96_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_j_4_fu_223_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_4_fu_223_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][1]_srl16_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][2]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][3]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][4]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][5]_srl16_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][6]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][7]_srl16_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_1\ : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_223_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_223_p2_carry__0\ : label is 35;
begin
  \axi_data_fu_100_reg[23]_0\(23 downto 0) <= \^axi_data_fu_100_reg[23]_0\(23 downto 0);
  grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out <= \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\;
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(16),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(2),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(10),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(3),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(11),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(4),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(12),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(5),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(13),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(6),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(14),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(7),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(15),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(8),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(16),
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(9),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(17),
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(10),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(18),
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(11),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(19),
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(17),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(12),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(20),
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(13),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(21),
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(14),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(22),
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(15),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(23),
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(18),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(19),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(20),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(21),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(22),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(23),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(0),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(8),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^axi_data_fu_100_reg[23]_0\(1),
      I1 => \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\,
      I2 => \^axi_data_fu_100_reg[23]_0\(9),
      O => \in\(9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(0),
      Q => \^axi_data_fu_100_reg[23]_0\(0),
      R => '0'
    );
\axi_data_fu_100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(10),
      Q => \^axi_data_fu_100_reg[23]_0\(10),
      R => '0'
    );
\axi_data_fu_100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(11),
      Q => \^axi_data_fu_100_reg[23]_0\(11),
      R => '0'
    );
\axi_data_fu_100_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(12),
      Q => \^axi_data_fu_100_reg[23]_0\(12),
      R => '0'
    );
\axi_data_fu_100_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(13),
      Q => \^axi_data_fu_100_reg[23]_0\(13),
      R => '0'
    );
\axi_data_fu_100_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(14),
      Q => \^axi_data_fu_100_reg[23]_0\(14),
      R => '0'
    );
\axi_data_fu_100_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(15),
      Q => \^axi_data_fu_100_reg[23]_0\(15),
      R => '0'
    );
\axi_data_fu_100_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(16),
      Q => \^axi_data_fu_100_reg[23]_0\(16),
      R => '0'
    );
\axi_data_fu_100_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(17),
      Q => \^axi_data_fu_100_reg[23]_0\(17),
      R => '0'
    );
\axi_data_fu_100_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(18),
      Q => \^axi_data_fu_100_reg[23]_0\(18),
      R => '0'
    );
\axi_data_fu_100_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(19),
      Q => \^axi_data_fu_100_reg[23]_0\(19),
      R => '0'
    );
\axi_data_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(1),
      Q => \^axi_data_fu_100_reg[23]_0\(1),
      R => '0'
    );
\axi_data_fu_100_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(20),
      Q => \^axi_data_fu_100_reg[23]_0\(20),
      R => '0'
    );
\axi_data_fu_100_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(21),
      Q => \^axi_data_fu_100_reg[23]_0\(21),
      R => '0'
    );
\axi_data_fu_100_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(22),
      Q => \^axi_data_fu_100_reg[23]_0\(22),
      R => '0'
    );
\axi_data_fu_100_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(23),
      Q => \^axi_data_fu_100_reg[23]_0\(23),
      R => '0'
    );
\axi_data_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(2),
      Q => \^axi_data_fu_100_reg[23]_0\(2),
      R => '0'
    );
\axi_data_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(3),
      Q => \^axi_data_fu_100_reg[23]_0\(3),
      R => '0'
    );
\axi_data_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(4),
      Q => \^axi_data_fu_100_reg[23]_0\(4),
      R => '0'
    );
\axi_data_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(5),
      Q => \^axi_data_fu_100_reg[23]_0\(5),
      R => '0'
    );
\axi_data_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(6),
      Q => \^axi_data_fu_100_reg[23]_0\(6),
      R => '0'
    );
\axi_data_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(7),
      Q => \^axi_data_fu_100_reg[23]_0\(7),
      R => '0'
    );
\axi_data_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(8),
      Q => \^axi_data_fu_100_reg[23]_0\(8),
      R => '0'
    );
\axi_data_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_data_fu_100_reg[23]_1\(9),
      Q => \^axi_data_fu_100_reg[23]_0\(9),
      R => '0'
    );
\axi_last_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_last_fu_1043_out,
      D => \axi_last_fu_104_reg[0]_0\,
      Q => \axi_last_fu_104_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_118
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      D(1 downto 0) => D(1 downto 0),
      E(0) => axi_last_fu_1043_out,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int_reg_0(0) => j_4_fu_223_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      empty_n_reg(0) => empty_n_reg(0),
      \eol_reg_177_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_177_reg[0]_0\ => \^grp_axivideo2multipixstream_pipeline_loop_width_fu_196_eol_out\,
      \eol_reg_177_reg[0]_1\ => \axi_last_fu_104_reg_n_5_[0]\,
      \eol_reg_177_reg[0]_2\ => \icmp_ln500_reg_353_reg_n_5_[0]\,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_28,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(0) => j_fu_96,
      icmp_ln496_fu_273_p2 => icmp_ln496_fu_273_p2,
      \icmp_ln500_reg_353_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \j_fu_96[11]_i_3_0\(11 downto 0) => \j_fu_96[11]_i_3\(11 downto 0),
      \j_fu_96_reg[11]\(11) => \j_fu_96_reg_n_5_[11]\,
      \j_fu_96_reg[11]\(10) => \j_fu_96_reg_n_5_[10]\,
      \j_fu_96_reg[11]\(9) => \j_fu_96_reg_n_5_[9]\,
      \j_fu_96_reg[11]\(8) => \j_fu_96_reg_n_5_[8]\,
      \j_fu_96_reg[11]\(7) => \j_fu_96_reg_n_5_[7]\,
      \j_fu_96_reg[11]\(6) => \j_fu_96_reg_n_5_[6]\,
      \j_fu_96_reg[11]\(5) => \j_fu_96_reg_n_5_[5]\,
      \j_fu_96_reg[11]\(4) => \j_fu_96_reg_n_5_[4]\,
      \j_fu_96_reg[11]\(3) => \j_fu_96_reg_n_5_[3]\,
      \j_fu_96_reg[11]\(2) => \j_fu_96_reg_n_5_[2]\,
      \j_fu_96_reg[11]\(1) => \j_fu_96_reg_n_5_[1]\,
      \j_fu_96_reg[11]\(0) => \j_fu_96_reg_n_5_[0]\,
      mOutPtr17_out => mOutPtr17_out,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      p_15_in => p_15_in,
      push => push,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
\icmp_ln500_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \icmp_ln500_reg_353_reg_n_5_[0]\,
      R => '0'
    );
j_4_fu_223_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_3(0),
      CI_TOP => '0',
      CO(7) => j_4_fu_223_p2_carry_n_5,
      CO(6) => j_4_fu_223_p2_carry_n_6,
      CO(5) => j_4_fu_223_p2_carry_n_7,
      CO(4) => j_4_fu_223_p2_carry_n_8,
      CO(3) => j_4_fu_223_p2_carry_n_9,
      CO(2) => j_4_fu_223_p2_carry_n_10,
      CO(1) => j_4_fu_223_p2_carry_n_11,
      CO(0) => j_4_fu_223_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_4_fu_223_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_j_3(8 downto 1)
    );
\j_4_fu_223_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_4_fu_223_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_4_fu_223_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_4_fu_223_p2_carry__0_n_11\,
      CO(0) => \j_4_fu_223_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_4_fu_223_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_4_fu_223_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(0),
      Q => \j_fu_96_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(10),
      Q => \j_fu_96_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(11),
      Q => \j_fu_96_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(1),
      Q => \j_fu_96_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(2),
      Q => \j_fu_96_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(3),
      Q => \j_fu_96_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(4),
      Q => \j_fu_96_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(5),
      Q => \j_fu_96_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(6),
      Q => \j_fu_96_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(7),
      Q => \j_fu_96_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(8),
      Q => \j_fu_96_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
\j_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_96,
      D => j_4_fu_223_p2(9),
      Q => \j_fu_96_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_30
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is
  port (
    \icmp_ln619_reg_389_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \sof_2_reg_163_reg[0]_0\ : out STD_LOGIC;
    axi_last_reg_393 : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr17_out_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_out_vresampled_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    sof_reg_106 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \axi_last_reg_393_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \j_fu_100[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2;

architecture STRUCTURE of bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 is
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_last_reg_393\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^icmp_ln619_reg_389_reg[0]_0\ : STD_LOGIC;
  signal j_2_fu_223_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_2_fu_223_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_2_fu_223_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_10 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_11 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_12 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_5 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_6 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_7 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_8 : STD_LOGIC;
  signal j_2_fu_223_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_100 : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_100_reg_n_5_[9]\ : STD_LOGIC;
  signal \^sof_2_reg_163_reg[0]_0\ : STD_LOGIC;
  signal \sof_reg_106[0]_i_2_n_5\ : STD_LOGIC;
  signal \NLW_j_2_fu_223_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_2_fu_223_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_2_fu_223_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_223_p2_carry__0\ : label is 35;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  axi_last_reg_393 <= \^axi_last_reg_393\;
  \icmp_ln619_reg_389_reg[0]_0\ <= \^icmp_ln619_reg_389_reg[0]_0\;
  \sof_2_reg_163_reg[0]_0\ <= \^sof_2_reg_163_reg[0]_0\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => stream_out_vresampled_empty_n,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => \^icmp_ln619_reg_389_reg[0]_0\,
      O => \B_V_data_1_state_reg[1]_0\
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => \^icmp_ln619_reg_389_reg[0]_0\,
      I3 => stream_out_vresampled_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_393_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^axi_last_reg_393\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_70
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0(0) => j_2_fu_223_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_1(11 downto 0) => ap_sig_allocacmp_j_1(11 downto 0),
      axi_last_reg_393 => \^axi_last_reg_393\,
      \axi_last_reg_393_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \axi_last_reg_393_reg[0]_0\(11) => \j_fu_100_reg_n_5_[11]\,
      \axi_last_reg_393_reg[0]_0\(10) => \j_fu_100_reg_n_5_[10]\,
      \axi_last_reg_393_reg[0]_0\(9) => \j_fu_100_reg_n_5_[9]\,
      \axi_last_reg_393_reg[0]_0\(8) => \j_fu_100_reg_n_5_[8]\,
      \axi_last_reg_393_reg[0]_0\(7) => \j_fu_100_reg_n_5_[7]\,
      \axi_last_reg_393_reg[0]_0\(6) => \j_fu_100_reg_n_5_[6]\,
      \axi_last_reg_393_reg[0]_0\(5) => \j_fu_100_reg_n_5_[5]\,
      \axi_last_reg_393_reg[0]_0\(4) => \j_fu_100_reg_n_5_[4]\,
      \axi_last_reg_393_reg[0]_0\(3) => \j_fu_100_reg_n_5_[3]\,
      \axi_last_reg_393_reg[0]_0\(2) => \j_fu_100_reg_n_5_[2]\,
      \axi_last_reg_393_reg[0]_0\(1) => \j_fu_100_reg_n_5_[1]\,
      \axi_last_reg_393_reg[0]_0\(0) => \j_fu_100_reg_n_5_[0]\,
      \axi_last_reg_393_reg[0]_1\(11 downto 0) => \axi_last_reg_393_reg[0]_0\(11 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_9,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_2(0) => j_fu_100,
      \icmp_ln619_reg_389_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \icmp_ln619_reg_389_reg[0]_0\ => \^icmp_ln619_reg_389_reg[0]_0\,
      \j_fu_100[11]_i_3_0\(11 downto 0) => \j_fu_100[11]_i_3\(11 downto 0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_163_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \sof_2_reg_163_reg[0]_0\ => \^sof_2_reg_163_reg[0]_0\,
      sof_reg_106 => sof_reg_106,
      \sof_reg_106_reg[0]\ => \sof_reg_106[0]_i_2_n_5\,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
\icmp_ln619_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^icmp_ln619_reg_389_reg[0]_0\,
      R => '0'
    );
j_2_fu_223_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_1(0),
      CI_TOP => '0',
      CO(7) => j_2_fu_223_p2_carry_n_5,
      CO(6) => j_2_fu_223_p2_carry_n_6,
      CO(5) => j_2_fu_223_p2_carry_n_7,
      CO(4) => j_2_fu_223_p2_carry_n_8,
      CO(3) => j_2_fu_223_p2_carry_n_9,
      CO(2) => j_2_fu_223_p2_carry_n_10,
      CO(1) => j_2_fu_223_p2_carry_n_11,
      CO(0) => j_2_fu_223_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_2_fu_223_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_j_1(8 downto 1)
    );
\j_2_fu_223_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_2_fu_223_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_2_fu_223_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_2_fu_223_p2_carry__0_n_11\,
      CO(0) => \j_2_fu_223_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_2_fu_223_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_2_fu_223_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_1(11 downto 9)
    );
\j_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(0),
      Q => \j_fu_100_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(10),
      Q => \j_fu_100_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(11),
      Q => \j_fu_100_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(1),
      Q => \j_fu_100_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(2),
      Q => \j_fu_100_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(3),
      Q => \j_fu_100_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(4),
      Q => \j_fu_100_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(5),
      Q => \j_fu_100_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(6),
      Q => \j_fu_100_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(7),
      Q => \j_fu_100_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(8),
      Q => \j_fu_100_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\j_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_fu_100,
      D => j_2_fu_223_p2(9),
      Q => \j_fu_100_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_14
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => stream_out_vresampled_empty_n,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => \^icmp_ln619_reg_389_reg[0]_0\,
      O => \B_V_data_1_state_reg[1]\(0)
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => \^icmp_ln619_reg_389_reg[0]_0\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => stream_out_vresampled_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => mOutPtr17_out_0
    );
\sof_2_reg_163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \^sof_2_reg_163_reg[0]_0\,
      R => '0'
    );
\sof_reg_106[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000FFFFFFFF"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => stream_out_vresampled_empty_n,
      I3 => \^icmp_ln619_reg_389_reg[0]_0\,
      I4 => \^ap_enable_reg_pp0_iter1\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \sof_reg_106[0]_i_2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_2_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_BOffset_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_ClampMin_2_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_2_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_2_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_7 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w10_d5_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S is
  signal \^hwreg_boffset_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_BOffset_2_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__29_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__29_n_5\ : STD_LOGIC;
  signal \full_n_i_1__29_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__29_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__29_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_BOffset_2_channel_empty_n <= \^hwreg_boffset_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_112
     port map (
      HwReg_BOffset_2_channel_full_n => HwReg_BOffset_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_done_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_BOffset_2_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I3 => bPassThru_422_or_420_Out_loc_channel_full_n,
      I4 => ap_done_reg_i_2,
      I5 => ap_done_reg_i_2_0,
      O => full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_BOffset_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      O => ap_sync_channel_write_HwReg_BOffset_2_channel
    );
\empty_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__29_n_5\,
      I3 => \^hwreg_boffset_2_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__29_n_5\
    );
\empty_n_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__29_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__29_n_5\,
      Q => \^hwreg_boffset_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__29_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_BOffset_2_channel_full_n,
      O => \full_n_i_1__29_n_5\
    );
\full_n_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_boffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I5 => HwReg_BOffset_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__29_n_5\,
      Q => HwReg_BOffset_2_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hwreg_boffset_2_channel_empty_n\,
      I1 => HwReg_ClampMin_2_channel_empty_n,
      I2 => HwReg_ROffset_2_channel_empty_n,
      I3 => HwReg_GOffset_2_channel_empty_n,
      I4 => int_ap_idle_i_7,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__29_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__29_n_5\
    );
\mOutPtr[1]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_boffset_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__29_n_5\
    );
\mOutPtr[2]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__29_n_5\,
      O => \mOutPtr[2]_i_1__29_n_5\
    );
\mOutPtr[2]_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I3 => HwReg_BOffset_2_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_boffset_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__29_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__29_n_5\,
      O => \mOutPtr[3]_i_1__29_n_5\
    );
\mOutPtr[3]_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_boffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__29_n_5\
    );
\mOutPtr[3]_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_BOffset_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_boffset_2_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__29_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__29_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__29_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__29_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__29_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_0 is
  port (
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_BOffset_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_BOffset_channel_empty_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_channel_write_HwReg_BOffset_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0 : in STD_LOGIC;
    HwReg_ClampMin_2_channel_full_n : in STD_LOGIC;
    HwReg_ClampMin_2_channel_empty_n : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    HwReg_BOffset_2_channel_empty_n : in STD_LOGIC;
    \add_ln89_reg_616[12]_i_3\ : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_0 : entity is "bd_85a6_csc_0_fifo_w10_d5_S";
end bd_85a6_csc_0_fifo_w10_d5_S_0;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_0 is
  signal \^hwreg_boffset_channel_empty_n\ : STD_LOGIC;
  signal HwReg_BOffset_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__15_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__15_n_5\ : STD_LOGIC;
  signal \full_n_i_1__15_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__15_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__15_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_BOffset_channel_empty_n <= \^hwreg_boffset_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_111
     port map (
      C(9 downto 0) => C(9 downto 0),
      HwReg_BOffset_channel_full_n => HwReg_BOffset_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_done_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I1 => HwReg_BOffset_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0,
      I5 => HwReg_ClampMin_2_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_BOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      O => ap_sync_channel_write_HwReg_BOffset_channel
    );
\empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__15_n_5\,
      I3 => \^hwreg_boffset_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__15_n_5\
    );
\empty_n_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__15_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__15_n_5\,
      Q => \^hwreg_boffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__15_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_BOffset_channel_full_n,
      O => \full_n_i_1__15_n_5\
    );
\full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_boffset_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I5 => HwReg_BOffset_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__15_n_5\,
      Q => HwReg_BOffset_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_boffset_channel_empty_n\,
      I1 => HwReg_ClampMin_2_channel_empty_n,
      I2 => HwReg_RowStart_channel_empty_n,
      I3 => HwReg_BOffset_2_channel_empty_n,
      I4 => \add_ln89_reg_616[12]_i_3\,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__15_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__15_n_5\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_boffset_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__15_n_5\
    );
\mOutPtr[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__15_n_5\,
      O => \mOutPtr[2]_i_1__15_n_5\
    );
\mOutPtr[2]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I3 => HwReg_BOffset_channel_full_n,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_boffset_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__15_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__15_n_5\,
      O => \mOutPtr[3]_i_1__15_n_5\
    );
\mOutPtr[3]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_boffset_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__15_n_5\
    );
\mOutPtr[3]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_BOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_boffset_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__15_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__15_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__15_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__15_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__15_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_25 is
  port (
    ap_sync_channel_write_HwReg_ROffset_2_channel : out STD_LOGIC;
    HwReg_ROffset_2_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_ROffset_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : in STD_LOGIC;
    HwReg_ROffset_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_25 : entity is "bd_85a6_csc_0_fifo_w10_d5_S";
end bd_85a6_csc_0_fifo_w10_d5_S_25;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_25 is
  signal \^hwreg_roffset_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__27_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__27_n_5\ : STD_LOGIC;
  signal \full_n_i_1__27_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__27_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__27_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ROffset_2_channel_empty_n <= \^hwreg_roffset_2_channel_empty_n\;
  HwReg_ROffset_2_channel_full_n <= \^hwreg_roffset_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_85
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_roffset_2_channel_full_n\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_roffset_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      O => ap_sync_channel_write_HwReg_ROffset_2_channel
    );
\empty_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__27_n_5\,
      I3 => \^hwreg_roffset_2_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__27_n_5\
    );
\empty_n_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__27_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__27_n_5\,
      Q => \^hwreg_roffset_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__27_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_roffset_2_channel_full_n\,
      O => \full_n_i_1__27_n_5\
    );
\full_n_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_roffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I5 => \^hwreg_roffset_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__27_n_5\,
      Q => \^hwreg_roffset_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_roffset_2_channel_empty_n\,
      I1 => HwReg_K33_channel_empty_n,
      I2 => HwReg_RowEnd_channel_empty_n,
      I3 => HwReg_ROffset_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__27_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__27_n_5\
    );
\mOutPtr[1]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_roffset_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__27_n_5\
    );
\mOutPtr[2]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__27_n_5\,
      O => \mOutPtr[2]_i_1__27_n_5\
    );
\mOutPtr[2]_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I3 => \^hwreg_roffset_2_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_roffset_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__27_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__27_n_5\,
      O => \mOutPtr[3]_i_1__27_n_5\
    );
\mOutPtr[3]_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_roffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__27_n_5\
    );
\mOutPtr[3]_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_roffset_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_roffset_2_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__27_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__27_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__27_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__27_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__27_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_26 is
  port (
    ap_sync_channel_write_HwReg_ROffset_channel : out STD_LOGIC;
    HwReg_ROffset_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_ROffset_channel_empty_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_channel_write_HwReg_ROffset_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    HwReg_GOffset_channel_empty_n : in STD_LOGIC;
    HwReg_K32_channel_empty_n : in STD_LOGIC;
    HwReg_K33_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_2 : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_26 : entity is "bd_85a6_csc_0_fifo_w10_d5_S";
end bd_85a6_csc_0_fifo_w10_d5_S_26;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_26 is
  signal \^hwreg_roffset_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_roffset_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__13_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__13_n_5\ : STD_LOGIC;
  signal \full_n_i_1__13_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__13_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__13_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ROffset_channel_empty_n <= \^hwreg_roffset_channel_empty_n\;
  HwReg_ROffset_channel_full_n <= \^hwreg_roffset_channel_full_n\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg
     port map (
      C(9 downto 0) => C(9 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_roffset_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_roffset_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      O => ap_sync_channel_write_HwReg_ROffset_channel
    );
\empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__13_n_5\,
      I3 => \^hwreg_roffset_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__13_n_5\
    );
\empty_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__13_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__13_n_5\,
      Q => \^hwreg_roffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__13_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_roffset_channel_full_n\,
      O => \full_n_i_1__13_n_5\
    );
\full_n_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_roffset_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I5 => \^hwreg_roffset_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__13_n_5\,
      Q => \^hwreg_roffset_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hwreg_roffset_channel_empty_n\,
      I1 => HwReg_GOffset_channel_empty_n,
      I2 => HwReg_K32_channel_empty_n,
      I3 => HwReg_K33_channel_empty_n,
      I4 => int_ap_idle_i_2,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__13_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__13_n_5\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_roffset_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__13_n_5\
    );
\mOutPtr[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__13_n_5\,
      O => \mOutPtr[2]_i_1__13_n_5\
    );
\mOutPtr[2]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I3 => \^hwreg_roffset_channel_full_n\,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_roffset_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__13_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__13_n_5\,
      O => \mOutPtr[3]_i_1__13_n_5\
    );
\mOutPtr[3]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_roffset_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__13_n_5\
    );
\mOutPtr[3]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_roffset_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_roffset_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__13_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__13_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__13_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__13_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__13_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_5 is
  port (
    ap_sync_channel_write_HwReg_GOffset_2_channel : out STD_LOGIC;
    HwReg_GOffset_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_GOffset_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_5 : entity is "bd_85a6_csc_0_fifo_w10_d5_S";
end bd_85a6_csc_0_fifo_w10_d5_S_5;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_5 is
  signal \^hwreg_goffset_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_goffset_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__28_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__28_n_5\ : STD_LOGIC;
  signal \full_n_i_1__28_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__28_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__28_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_GOffset_2_channel_empty_n <= \^hwreg_goffset_2_channel_empty_n\;
  HwReg_GOffset_2_channel_full_n <= \^hwreg_goffset_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_105
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_goffset_2_channel_full_n\,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_goffset_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      O => ap_sync_channel_write_HwReg_GOffset_2_channel
    );
\empty_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__28_n_5\,
      I3 => \^hwreg_goffset_2_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__28_n_5\
    );
\empty_n_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__28_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__28_n_5\,
      Q => \^hwreg_goffset_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__28_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_goffset_2_channel_full_n\,
      O => \full_n_i_1__28_n_5\
    );
\full_n_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_goffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I5 => \^hwreg_goffset_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__28_n_5\,
      Q => \^hwreg_goffset_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__28_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__28_n_5\
    );
\mOutPtr[1]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_goffset_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__28_n_5\
    );
\mOutPtr[2]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__28_n_5\,
      O => \mOutPtr[2]_i_1__28_n_5\
    );
\mOutPtr[2]_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I3 => \^hwreg_goffset_2_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_goffset_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__28_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__28_n_5\,
      O => \mOutPtr[3]_i_1__28_n_5\
    );
\mOutPtr[3]_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_goffset_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__28_n_5\
    );
\mOutPtr[3]_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_goffset_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_goffset_2_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__28_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__28_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__28_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__28_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__28_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w10_d5_S_6 is
  port (
    empty_n_reg_0 : out STD_LOGIC;
    v_csc_core_U0_ap_start : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_GOffset_channel : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    HwReg_GOffset_channel_empty_n : out STD_LOGIC;
    C : out STD_LOGIC_VECTOR ( 9 downto 0 );
    HwReg_width_c21_empty_n : in STD_LOGIC;
    HwReg_height_c26_full_n : in STD_LOGIC;
    HwReg_height_c27_empty_n : in STD_LOGIC;
    HwReg_width_c20_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0 : in STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_hcresampler_core_2_U0_ap_idle : in STD_LOGIC;
    HwReg_K11_2_channel_empty_n : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    HwReg_GOffset_2_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_4_0 : in STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w10_d5_S_6 : entity is "bd_85a6_csc_0_fifo_w10_d5_S";
end bd_85a6_csc_0_fifo_w10_d5_S_6;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w10_d5_S_6 is
  signal \^hwreg_goffset_channel_empty_n\ : STD_LOGIC;
  signal HwReg_GOffset_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__14_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__14_n_5\ : STD_LOGIC;
  signal \full_n_i_1__14_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_12_n_5 : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__14_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__14_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
  signal \^v_csc_core_u0_ap_start\ : STD_LOGIC;
begin
  HwReg_GOffset_channel_empty_n <= \^hwreg_goffset_channel_empty_n\;
  v_csc_core_U0_ap_start <= \^v_csc_core_u0_ap_start\;
U_bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w10_d5_S_ShiftReg_104
     port map (
      C(9 downto 0) => C(9 downto 0),
      HwReg_GOffset_channel_full_n => HwReg_GOffset_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      \in\(9 downto 0) => \in\(9 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => \out\(9 downto 0),
      push => push
    );
\add_ln89_reg_616[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => int_ap_idle_i_12_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      O => \^v_csc_core_u0_ap_start\
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^v_csc_core_u0_ap_start\,
      I1 => HwReg_width_c21_empty_n,
      I2 => HwReg_height_c26_full_n,
      I3 => HwReg_height_c27_empty_n,
      I4 => HwReg_width_c20_full_n,
      O => empty_n_reg_0
    );
ap_done_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I1 => HwReg_GOffset_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0,
      I5 => HwReg_InVideoFormat_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_GOffset_channel_reg
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_GOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      O => ap_sync_channel_write_HwReg_GOffset_channel
    );
\empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__14_n_5\,
      I3 => \^hwreg_goffset_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__14_n_5\
    );
\empty_n_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__14_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__14_n_5\,
      Q => \^hwreg_goffset_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__14_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_GOffset_channel_full_n,
      O => \full_n_i_1__14_n_5\
    );
\full_n_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_goffset_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I5 => HwReg_GOffset_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__14_n_5\,
      Q => HwReg_GOffset_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_goffset_channel_empty_n\,
      I1 => HwReg_K11_2_channel_empty_n,
      I2 => HwReg_ColStart_channel_empty_n,
      I3 => HwReg_GOffset_2_channel_empty_n,
      I4 => int_ap_idle_i_4_0,
      O => int_ap_idle_i_12_n_5
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFFFFFF"
    )
        port map (
      I0 => int_ap_idle_i_12_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => Q(0),
      I5 => v_hcresampler_core_2_U0_ap_idle,
      O => \ap_CS_fsm_reg[0]\
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__14_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__14_n_5\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_goffset_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__14_n_5\
    );
\mOutPtr[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__14_n_5\,
      O => \mOutPtr[2]_i_1__14_n_5\
    );
\mOutPtr[2]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I3 => HwReg_GOffset_channel_full_n,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_goffset_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__14_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__14_n_5\,
      O => \mOutPtr[3]_i_1__14_n_5\
    );
\mOutPtr[3]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_goffset_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__14_n_5\
    );
\mOutPtr[3]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_GOffset_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_goffset_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__14_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__14_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__14_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__14_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__14_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S is
  port (
    v_vcresampler_core_U0_HwReg_width_read : out STD_LOGIC;
    HwReg_height_c25_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c25_full_n : out STD_LOGIC;
    HwReg_width_c19_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    HwReg_width_c_full_n : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w12_d2_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S is
  signal \^hwreg_height_c25_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c25_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__50_n_5\ : STD_LOGIC;
  signal \full_n_i_1__50_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__50_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__44_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^v_vcresampler_core_u0_hwreg_width_read\ : STD_LOGIC;
begin
  HwReg_height_c25_empty_n <= \^hwreg_height_c25_empty_n\;
  HwReg_height_c25_full_n <= \^hwreg_height_c25_full_n\;
  v_vcresampler_core_U0_HwReg_width_read <= \^v_vcresampler_core_u0_hwreg_width_read\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_83
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      if_dout(0) => if_dout(0)
    );
\empty_n_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^v_vcresampler_core_u0_hwreg_width_read\,
      I3 => \^hwreg_height_c25_empty_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_height_c25_full_n\,
      O => \empty_n_i_1__50_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__50_n_5\,
      Q => \^hwreg_height_c25_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_height_c25_full_n\,
      I4 => \^v_vcresampler_core_u0_hwreg_width_read\,
      I5 => \^hwreg_height_c25_empty_n\,
      O => \full_n_i_1__50_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__50_n_5\,
      Q => \^hwreg_height_c25_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_279[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_height_c25_empty_n\,
      I1 => HwReg_width_c19_empty_n,
      I2 => Q(0),
      I3 => v_vcresampler_core_U0_ap_start,
      I4 => HwReg_height_c_full_n,
      I5 => HwReg_width_c_full_n,
      O => \^v_vcresampler_core_u0_hwreg_width_read\
    );
\mOutPtr[0]_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__50_n_5\
    );
\mOutPtr[1]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c25_full_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I2 => \^hwreg_height_c25_empty_n\,
      I3 => \^v_vcresampler_core_u0_hwreg_width_read\,
      O => \mOutPtr[1]_i_1__44_n_5\
    );
\mOutPtr[1]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_height_c25_full_n\,
      I4 => \^v_vcresampler_core_u0_hwreg_width_read\,
      I5 => \^hwreg_height_c25_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__44_n_5\,
      D => \mOutPtr[0]_i_1__50_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__44_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_29 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c26_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c26_full_n : out STD_LOGIC;
    HwReg_width_c20_empty_n : in STD_LOGIC;
    HwReg_height_c25_full_n : in STD_LOGIC;
    HwReg_width_c19_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_29 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_29;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_29 is
  signal \^hwreg_height_c26_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c26_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__47_n_5\ : STD_LOGIC;
  signal \full_n_i_1__47_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__47_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__42_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_height_c26_empty_n <= \^hwreg_height_c26_empty_n\;
  HwReg_height_c26_full_n <= \^hwreg_height_c26_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_82
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c26_empty_n\,
      \SRL_SIG_reg[1][0]_1\ => \^hwreg_height_c26_full_n\,
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      \loopHeight_reg_425_reg[0]\(1 downto 0) => mOutPtr(1 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
\empty_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_height_c26_empty_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_height_c26_full_n\,
      O => \empty_n_i_1__47_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__47_n_5\,
      Q => \^hwreg_height_c26_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_height_c26_full_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_height_c26_empty_n\,
      O => \full_n_i_1__47_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__47_n_5\,
      Q => \^hwreg_height_c26_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__47_n_5\
    );
\mOutPtr[1]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c26_full_n\,
      I1 => v_csc_core_U0_HwReg_width_c20_write,
      I2 => \^hwreg_height_c26_empty_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c19_write,
      O => \mOutPtr[1]_i_1__42_n_5\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_height_c26_full_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_height_c26_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__42_n_5\,
      D => \mOutPtr[0]_i_1__47_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__42_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_30 is
  port (
    v_hcresampler_core_2_U0_HwReg_height_read : out STD_LOGIC;
    HwReg_height_c27_full_n : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_height_c27_empty_n : out STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_width_c21_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c22_empty_n : in STD_LOGIC;
    HwReg_height_c28_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_30 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_30;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_30 is
  signal \^hwreg_height_c27_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c27_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__44_n_5\ : STD_LOGIC;
  signal \full_n_i_1__44_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__44_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__40_n_5\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^v_hcresampler_core_2_u0_hwreg_height_read\ : STD_LOGIC;
begin
  HwReg_height_c27_empty_n <= \^hwreg_height_c27_empty_n\;
  HwReg_height_c27_full_n <= \^hwreg_height_c27_full_n\;
  \mOutPtr_reg[1]_0\(1 downto 0) <= \^moutptr_reg[1]_0\(1 downto 0);
  v_hcresampler_core_2_U0_HwReg_height_read <= \^v_hcresampler_core_2_u0_hwreg_height_read\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_81
     port map (
      E(0) => E(0),
      Q(1 downto 0) => \^moutptr_reg[1]_0\(1 downto 0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][11]_0\(10 downto 0) => \SRL_SIG_reg[1][11]\(10 downto 0),
      ap_clk => ap_clk,
      height_dout(11 downto 0) => height_dout(11 downto 0),
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(1),
      I1 => \^moutptr_reg[1]_0\(0),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_height_c27_empty_n\,
      I4 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I5 => \^hwreg_height_c27_full_n\,
      O => \empty_n_i_1__44_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__44_n_5\,
      Q => \^hwreg_height_c27_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(1),
      I1 => \^moutptr_reg[1]_0\(0),
      I2 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I3 => \^hwreg_height_c27_full_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_height_c27_empty_n\,
      O => \full_n_i_1__44_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__44_n_5\,
      Q => \^hwreg_height_c27_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(0),
      O => \mOutPtr[0]_i_1__44_n_5\
    );
\mOutPtr[1]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c27_full_n\,
      I1 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I2 => \^hwreg_height_c27_empty_n\,
      I3 => v_csc_core_U0_HwReg_width_c20_write,
      O => \mOutPtr[1]_i_1__40_n_5\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => \^moutptr_reg[1]_0\(0),
      I1 => \^moutptr_reg[1]_0\(1),
      I2 => \^v_hcresampler_core_2_u0_hwreg_height_read\,
      I3 => \^hwreg_height_c27_full_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_height_c27_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__40_n_5\,
      D => \mOutPtr[0]_i_1__44_n_5\,
      Q => \^moutptr_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__40_n_5\,
      D => p_1_out(1),
      Q => \^moutptr_reg[1]_0\(1),
      S => ap_rst_n_inv
    );
\select_ln685_reg_416[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_height_c27_full_n\,
      I1 => v_hcresampler_core_2_U0_ap_start,
      I2 => HwReg_width_c21_full_n,
      I3 => Q(0),
      I4 => HwReg_width_c22_empty_n,
      I5 => HwReg_height_c28_empty_n,
      O => \^v_hcresampler_core_2_u0_hwreg_height_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_31 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    HwReg_height_c28_full_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c28_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c29_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c22_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c21_full_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    HwReg_height_c27_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_31 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_31;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_31 is
  signal \^hwreg_height_c28_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c28_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__41_n_5\ : STD_LOGIC;
  signal \full_n_i_1__41_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__41_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__38_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_height_c28_empty_n <= \^hwreg_height_c28_empty_n\;
  HwReg_height_c28_full_n <= \^hwreg_height_c28_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_80
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][11]_0\ => \^hwreg_height_c28_empty_n\,
      \SRL_SIG_reg[0][11]_1\(0) => \SRL_SIG_reg[0][11]\(0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_height_c28_full_n\,
      ap_clk => ap_clk,
      empty_n_reg(0) => empty_n_reg_0(0),
      if_din(11 downto 0) => if_din(11 downto 0),
      \loopHeight_reg_406_reg[0]\(1 downto 0) => mOutPtr(1 downto 0),
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^hwreg_height_c28_full_n\,
      I1 => HwReg_height_c29_empty_n,
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => HwReg_width_c23_empty_n,
      I4 => HwReg_width_c22_full_n,
      O => full_n_reg_0
    );
\empty_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_height_c28_empty_n\,
      I4 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I5 => \^hwreg_height_c28_full_n\,
      O => \empty_n_i_1__41_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__41_n_5\,
      Q => \^hwreg_height_c28_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_height_c28_full_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_height_c28_empty_n\,
      O => \full_n_i_1__41_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__41_n_5\,
      Q => \^hwreg_height_c28_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__41_n_5\
    );
\mOutPtr[1]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_height_c28_full_n\,
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => \^hwreg_height_c28_empty_n\,
      I3 => v_hcresampler_core_2_U0_HwReg_height_read,
      O => \mOutPtr[1]_i_1__38_n_5\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_height_c28_full_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_height_c28_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__38_n_5\,
      D => \mOutPtr[0]_i_1__41_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__38_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_32 is
  port (
    HwReg_height_c29_empty_n : out STD_LOGIC;
    HwReg_height_c29_full_n : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c23_full_n : in STD_LOGIC;
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_32 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_32;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_32 is
  signal \^hwreg_height_c29_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c29_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__38_n_5\ : STD_LOGIC;
  signal \full_n_i_1__38_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__38_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__38\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair399";
begin
  HwReg_height_c29_empty_n <= \^hwreg_height_c29_empty_n\;
  HwReg_height_c29_full_n <= \^hwreg_height_c29_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_79
     port map (
      D(12 downto 0) => D(12 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => \SRL_SIG_reg[0][11]\(11 downto 0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout
    );
\empty_n_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_height_c29_empty_n\,
      I4 => E(0),
      O => \empty_n_i_1__38_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__38_n_5\,
      Q => \^hwreg_height_c29_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => E(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_height_c29_empty_n\,
      I5 => \^hwreg_height_c29_full_n\,
      O => \full_n_i_1__38_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__38_n_5\,
      Q => \^hwreg_height_c29_full_n\,
      S => ap_rst_n_inv
    );
\i_fu_100[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_height_c29_full_n\,
      I1 => Q(0),
      I2 => HwReg_width_c23_full_n,
      I3 => HwReg_width_c24_channel_empty_n,
      I4 => HwReg_height_c30_channel_empty_n,
      I5 => HwReg_InVideoFormat_channel_empty_n,
      O => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\mOutPtr[0]_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__38_n_5\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => E(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_height_c29_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__38_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_33 is
  port (
    ap_sync_channel_write_HwReg_height_c30_channel : out STD_LOGIC;
    HwReg_height_c30_channel_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c30_channel_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_33 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_33;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_33 is
  signal \^hwreg_height_c30_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c30_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__35_n_5\ : STD_LOGIC;
  signal \full_n_i_1__35_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__34_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__35\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair400";
begin
  HwReg_height_c30_channel_empty_n <= \^hwreg_height_c30_channel_empty_n\;
  HwReg_height_c30_channel_full_n <= \^hwreg_height_c30_channel_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_78
     port map (
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][11]_0\ => \^hwreg_height_c30_channel_full_n\,
      \SRL_SIG_reg[0][11]_1\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      if_din(11 downto 0) => if_din(11 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_height_c30_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_height_c30_channel_full_n\,
      I1 => \SRL_SIG_reg[0][11]\,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      O => ap_sync_channel_write_HwReg_height_c30_channel
    );
\empty_n_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => AXIvideo2MultiPixStream_U0_ap_ready,
      I3 => \^hwreg_height_c30_channel_empty_n\,
      I4 => push,
      O => \empty_n_i_1__35_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__35_n_5\,
      Q => \^hwreg_height_c30_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_height_c30_channel_empty_n\,
      I5 => \^hwreg_height_c30_channel_full_n\,
      O => \full_n_i_1__35_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__35_n_5\,
      Q => \^hwreg_height_c30_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__35_n_5\
    );
\mOutPtr[1]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_height_c30_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\,
      I4 => \^hwreg_height_c30_channel_empty_n\,
      I5 => AXIvideo2MultiPixStream_U0_ap_ready,
      O => \mOutPtr[1]_i_1__34_n_5\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_height_c30_channel_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__34_n_5\,
      D => \mOutPtr[0]_i_1__35_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__34_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_height_c_full_n : out STD_LOGIC;
    HwReg_height_c_empty_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_34 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_34;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_34 is
  signal \^hwreg_height_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_height_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__53_n_5\ : STD_LOGIC;
  signal \full_n_i_1__53_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__53_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__46_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_height_c_empty_n <= \^hwreg_height_c_empty_n\;
  HwReg_height_c_full_n <= \^hwreg_height_c_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_77
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\empty_n_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => MultiPixStream2AXIvideo_U0_Height_read,
      I3 => \^hwreg_height_c_empty_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_height_c_full_n\,
      O => \empty_n_i_1__53_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__53_n_5\,
      Q => \^hwreg_height_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_height_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_height_c_empty_n\,
      O => \full_n_i_1__53_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__53_n_5\,
      Q => \^hwreg_height_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__53_n_5\
    );
\mOutPtr[1]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^hwreg_height_c_full_n\,
      I1 => v_vcresampler_core_U0_HwReg_width_read,
      I2 => HwReg_width_c_empty_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \^hwreg_height_c_empty_n\,
      I5 => Q(0),
      O => \mOutPtr[1]_i_1__46_n_5\
    );
\mOutPtr[1]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_height_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_height_c_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__46_n_5\,
      D => \mOutPtr[0]_i_1__53_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__46_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c19_full_n : out STD_LOGIC;
    HwReg_width_c19_empty_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c20_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_35 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_35;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_35 is
  signal \^hwreg_width_c19_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c19_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__49_n_5\ : STD_LOGIC;
  signal \full_n_i_1__49_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__49_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__43_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_width_c19_empty_n <= \^hwreg_width_c19_empty_n\;
  HwReg_width_c19_full_n <= \^hwreg_width_c19_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_76
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      HwReg_width_c20_dout(11 downto 0) => HwReg_width_c20_dout(11 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      ap_clk => ap_clk
    );
\empty_n_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_width_c19_empty_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_width_c19_full_n\,
      O => \empty_n_i_1__49_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__49_n_5\,
      Q => \^hwreg_width_c19_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c19_full_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c19_empty_n\,
      O => \full_n_i_1__49_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__49_n_5\,
      Q => \^hwreg_width_c19_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__49_n_5\
    );
\mOutPtr[1]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c19_full_n\,
      I1 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I2 => \^hwreg_width_c19_empty_n\,
      I3 => v_vcresampler_core_U0_HwReg_width_read,
      O => \mOutPtr[1]_i_1__43_n_5\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c19_full_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c19_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__43_n_5\,
      D => \mOutPtr[0]_i_1__49_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__43_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_36 is
  port (
    cmp36727_i_fu_253_p2 : out STD_LOGIC;
    HwReg_width_c20_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c20_full_n : out STD_LOGIC;
    HwReg_width_c20_empty_n : out STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC;
    v_hcresampler_core_U0_HwReg_width_c19_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_36 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_36;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_36 is
  signal \^hwreg_width_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c20_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal \empty_n_i_1__46_n_5\ : STD_LOGIC;
  signal \full_n_i_1__46_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__46_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__41_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loopWidth_reg_440[9]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__46\ : label is "soft_lutpair405";
begin
  HwReg_width_c20_empty_n <= \^hwreg_width_c20_empty_n\;
  HwReg_width_c20_full_n <= \^hwreg_width_c20_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_75
     port map (
      D(11 downto 0) => D(11 downto 0),
      HwReg_width_c20_dout(10 downto 8) => HwReg_width_c20_dout(11 downto 9),
      HwReg_width_c20_dout(7 downto 0) => HwReg_width_c20_dout(7 downto 0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c20_full_n\,
      \SRL_SIG_reg[1][8]_0\ => HwReg_width_c20_dout(8),
      addr => addr,
      ap_clk => ap_clk,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp36727_i_fu_253_p2 => cmp36727_i_fu_253_p2,
      if_din(11 downto 0) => if_din(11 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write
    );
\empty_n_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I3 => \^hwreg_width_c20_empty_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_width_c20_full_n\,
      O => \empty_n_i_1__46_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__46_n_5\,
      Q => \^hwreg_width_c20_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_width_c20_full_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_width_c20_empty_n\,
      O => \full_n_i_1__46_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__46_n_5\,
      Q => \^hwreg_width_c20_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_440[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => addr
    );
\mOutPtr[0]_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__46_n_5\
    );
\mOutPtr[1]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c20_full_n\,
      I1 => v_csc_core_U0_HwReg_width_c20_write,
      I2 => \^hwreg_width_c20_empty_n\,
      I3 => v_hcresampler_core_U0_HwReg_width_c19_write,
      O => \mOutPtr[1]_i_1__41_n_5\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_width_c20_full_n\,
      I4 => v_hcresampler_core_U0_HwReg_width_c19_write,
      I5 => \^hwreg_width_c20_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__41_n_5\,
      D => \mOutPtr[0]_i_1__46_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__41_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    width_dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    HwReg_width_c21_full_n : out STD_LOGIC;
    HwReg_width_c21_empty_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC;
    v_csc_core_U0_HwReg_width_c20_write : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_37 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_37;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_37 is
  signal \^hwreg_width_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c21_full_n\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \empty_n_i_1__43_n_5\ : STD_LOGIC;
  signal \full_n_i_1__43_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__43_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__39_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_width_c21_empty_n <= \^hwreg_width_c21_empty_n\;
  HwReg_width_c21_full_n <= \^hwreg_width_c21_full_n\;
  Q(1 downto 0) <= \^q\(1 downto 0);
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_74
     port map (
      E(0) => E(0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][0]_0\(0) => \SRL_SIG_reg[0][0]\(0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][11]_0\(10 downto 0) => \SRL_SIG_reg[1][11]\(10 downto 0),
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      width_dout(11 downto 0) => width_dout(11 downto 0)
    );
\empty_n_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_csc_core_U0_HwReg_width_c20_write,
      I3 => \^hwreg_width_c21_empty_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_width_c21_full_n\,
      O => \empty_n_i_1__43_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__43_n_5\,
      Q => \^hwreg_width_c21_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c21_full_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_width_c21_empty_n\,
      O => \full_n_i_1__43_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__43_n_5\,
      Q => \^hwreg_width_c21_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__43_n_5\
    );
\mOutPtr[1]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c21_full_n\,
      I1 => v_hcresampler_core_2_U0_HwReg_height_read,
      I2 => \^hwreg_width_c21_empty_n\,
      I3 => v_csc_core_U0_HwReg_width_c20_write,
      O => \mOutPtr[1]_i_1__39_n_5\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c21_full_n\,
      I4 => v_csc_core_U0_HwReg_width_c20_write,
      I5 => \^hwreg_width_c21_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__39_n_5\,
      D => \mOutPtr[0]_i_1__43_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__39_n_5\,
      D => p_1_out(1),
      Q => \^q\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_38 is
  port (
    cmp36727_i_fu_239_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \mOutPtr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    HwReg_width_c22_full_n : out STD_LOGIC;
    HwReg_width_c22_empty_n : out STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_38 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_38;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_38 is
  signal \^hwreg_width_c22_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c22_full_n\ : STD_LOGIC;
  signal addr : STD_LOGIC;
  signal \empty_n_i_1__40_n_5\ : STD_LOGIC;
  signal \full_n_i_1__40_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__40_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__37_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loopWidth_reg_421[10]_i_3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__40\ : label is "soft_lutpair410";
begin
  HwReg_width_c22_empty_n <= \^hwreg_width_c22_empty_n\;
  HwReg_width_c22_full_n <= \^hwreg_width_c22_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_73
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      addr => addr,
      ap_clk => ap_clk,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp36727_i_fu_239_p2 => cmp36727_i_fu_239_p2,
      if_din(11 downto 0) => if_din(11 downto 0),
      \mOutPtr_reg[1]\(12 downto 0) => \mOutPtr_reg[1]_0\(12 downto 0)
    );
\empty_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^hwreg_width_c22_empty_n\,
      I4 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I5 => \^hwreg_width_c22_full_n\,
      O => \empty_n_i_1__40_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__40_n_5\,
      Q => \^hwreg_width_c22_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_width_c22_full_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_width_c22_empty_n\,
      O => \full_n_i_1__40_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__40_n_5\,
      Q => \^hwreg_width_c22_full_n\,
      S => ap_rst_n_inv
    );
\loopWidth_reg_421[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => addr
    );
\mOutPtr[0]_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__40_n_5\
    );
\mOutPtr[1]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^hwreg_width_c22_full_n\,
      I1 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I2 => \^hwreg_width_c22_empty_n\,
      I3 => v_hcresampler_core_2_U0_HwReg_height_read,
      O => \mOutPtr[1]_i_1__37_n_5\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_width_c22_full_n\,
      I4 => v_hcresampler_core_2_U0_HwReg_height_read,
      I5 => \^hwreg_width_c22_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__37_n_5\,
      D => \mOutPtr[0]_i_1__40_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__37_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_39 is
  port (
    HwReg_width_c23_empty_n : out STD_LOGIC;
    HwReg_width_c23_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_39 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_39;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_39 is
  signal \^hwreg_width_c23_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c23_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__37_n_5\ : STD_LOGIC;
  signal \full_n_i_1__37_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__37_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__37\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair411";
begin
  HwReg_width_c23_empty_n <= \^hwreg_width_c23_empty_n\;
  HwReg_width_c23_full_n <= \^hwreg_width_c23_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_72
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk
    );
\empty_n_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I3 => \^hwreg_width_c23_empty_n\,
      I4 => E(0),
      O => \empty_n_i_1__37_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__37_n_5\,
      Q => \^hwreg_width_c23_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => E(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_width_c23_empty_n\,
      I5 => \^hwreg_width_c23_full_n\,
      O => \full_n_i_1__37_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__37_n_5\,
      Q => \^hwreg_width_c23_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__37_n_5\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => E(0),
      I3 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      I4 => \^hwreg_width_c23_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => \mOutPtr[0]_i_1__37_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr_reg[1]_0\(0),
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_40 is
  port (
    ap_sync_reg_channel_write_HwReg_width_c24_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_width_c24_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_width_c24_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_sync_reg_channel_write_HwReg_width_c24_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC;
    HwReg_ClipMax_2_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_40 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_40;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_40 is
  signal \^hwreg_width_c24_channel_empty_n\ : STD_LOGIC;
  signal HwReg_width_c24_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__34_n_5\ : STD_LOGIC;
  signal \full_n_i_1__34_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__33_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__34\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair412";
begin
  HwReg_width_c24_channel_empty_n <= \^hwreg_width_c24_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg_71
     port map (
      D(11 downto 0) => D(11 downto 0),
      HwReg_width_c24_channel_full_n => HwReg_width_c24_channel_full_n,
      Q(1 downto 0) => mOutPtr(1 downto 0),
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      if_din(11 downto 0) => if_din(11 downto 0),
      push => push
    );
ap_done_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F111F5F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I1 => HwReg_width_c24_channel_full_n,
      I2 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I3 => bPassThru_420_In_loc_channel_full_n,
      I4 => ap_done_reg,
      I5 => \SRL_SIG_reg[0][11]\,
      O => ap_sync_reg_channel_write_HwReg_width_c24_channel_reg
    );
ap_sync_reg_channel_write_HwReg_width_c24_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_width_c24_channel_full_n,
      I1 => \SRL_SIG_reg[0][11]\,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      O => ap_sync_channel_write_HwReg_width_c24_channel
    );
\empty_n_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => AXIvideo2MultiPixStream_U0_ap_ready,
      I3 => \^hwreg_width_c24_channel_empty_n\,
      I4 => push,
      O => \empty_n_i_1__34_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__34_n_5\,
      Q => \^hwreg_width_c24_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_width_c24_channel_empty_n\,
      I5 => HwReg_width_c24_channel_full_n,
      O => \full_n_i_1__34_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__34_n_5\,
      Q => HwReg_width_c24_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_width_c24_channel_empty_n\,
      I1 => HwReg_ClipMax_2_channel_empty_n,
      I2 => HwReg_InVideoFormat_channel_empty_n,
      I3 => HwReg_height_c30_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__34_n_5\
    );
\mOutPtr[1]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_width_c24_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][11]\,
      I4 => \^hwreg_width_c24_channel_empty_n\,
      I5 => AXIvideo2MultiPixStream_U0_ap_ready,
      O => \mOutPtr[1]_i_1__33_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_width_c24_channel_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__33_n_5\,
      D => \mOutPtr[0]_i_1__34_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__33_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w12_d2_S_41 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c_empty_n : out STD_LOGIC;
    HwReg_height_c_full_n : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_width_c19_empty_n : in STD_LOGIC;
    HwReg_height_c25_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_Height_read : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w12_d2_S_41 : entity is "bd_85a6_csc_0_fifo_w12_d2_S";
end bd_85a6_csc_0_fifo_w12_d2_S_41;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w12_d2_S_41 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__52_n_5\ : STD_LOGIC;
  signal \full_n_i_1__52_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__52_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__45_n_5\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  HwReg_width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w12_d2_S_ShiftReg
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][11]_0\ => \^hwreg_width_c_full_n\,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[0]\(1 downto 0) => mOutPtr(1 downto 0),
      if_din(11 downto 0) => if_din(11 downto 0),
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
\empty_n_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => MultiPixStream2AXIvideo_U0_Height_read,
      I3 => \^hwreg_width_c_empty_n\,
      I4 => v_vcresampler_core_U0_HwReg_width_read,
      I5 => \^hwreg_width_c_full_n\,
      O => \empty_n_i_1__52_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__52_n_5\,
      Q => \^hwreg_width_c_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_width_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_width_c_empty_n\,
      O => \full_n_i_1__52_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__52_n_5\,
      Q => \^hwreg_width_c_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__52_n_5\
    );
\mOutPtr[1]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888888888888888"
    )
        port map (
      I0 => \^hwreg_width_c_full_n\,
      I1 => v_vcresampler_core_U0_HwReg_width_read,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => HwReg_height_c_empty_n,
      I5 => \mOutPtr_reg[0]_0\(0),
      O => \mOutPtr[1]_i_1__45_n_5\
    );
\mOutPtr[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_U0_HwReg_width_read,
      I3 => \^hwreg_width_c_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_Height_read,
      I5 => \^hwreg_width_c_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__45_n_5\,
      D => \mOutPtr[0]_i_1__52_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__45_n_5\,
      D => p_1_out(1),
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_HwReg_ColEnd_channel : out STD_LOGIC;
    HwReg_ColEnd_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    HwReg_RowStart_channel_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_ColStart_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w16_d5_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S is
  signal \^hwreg_colend_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_colend_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__1_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ColEnd_channel_empty_n <= \^hwreg_colend_channel_empty_n\;
  HwReg_ColEnd_channel_full_n <= \^hwreg_colend_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_107
     port map (
      DI(0) => DI(0),
      S(0) => S(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_colend_channel_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_colend_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      O => ap_sync_channel_write_HwReg_ColEnd_channel
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_5\,
      I3 => \^hwreg_colend_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__1_n_5\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^hwreg_colend_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__1_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_colend_channel_full_n\,
      O => \full_n_i_1__1_n_5\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_colend_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I5 => \^hwreg_colend_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^hwreg_colend_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^hwreg_colend_channel_empty_n\,
      I1 => HwReg_RowStart_channel_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_ColStart_channel_empty_n,
      I4 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__1_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_colend_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__1_n_5\,
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => \^hwreg_colend_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_colend_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__1_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__1_n_5\,
      O => \mOutPtr[3]_i_1__1_n_5\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_colend_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__1_n_5\
    );
\mOutPtr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_colend_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_colend_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__1_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_10 is
  port (
    ap_sync_channel_write_HwReg_K12_channel : out STD_LOGIC;
    HwReg_K12_channel_full_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K12_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_10 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_10;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_10 is
  signal \^hwreg_k12_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k12_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__5_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K12_channel_empty_n <= \^hwreg_k12_channel_empty_n\;
  HwReg_K12_channel_full_n <= \^hwreg_k12_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_100
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k12_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K12_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k12_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K12_channel,
      O => ap_sync_channel_write_HwReg_K12_channel
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__5_n_5\,
      I3 => \^hwreg_k12_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__5_n_5\
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^hwreg_k12_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__5_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k12_channel_full_n\,
      O => \full_n_i_1__5_n_5\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k12_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I5 => \^hwreg_k12_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^hwreg_k12_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__5_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__5_n_5\,
      O => \mOutPtr[2]_i_1__5_n_5\
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => \^hwreg_k12_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k12_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__5_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__5_n_5\,
      O => \mOutPtr[3]_i_1__5_n_5\
    );
\mOutPtr[3]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k12_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__5_n_5\
    );
\mOutPtr[3]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k12_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k12_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__5_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__5_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_11 is
  port (
    ap_sync_channel_write_HwReg_K13_2_channel : out STD_LOGIC;
    HwReg_K13_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K13_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_11 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_11;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_11 is
  signal \^hwreg_k13_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k13_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__20_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__20_n_5\ : STD_LOGIC;
  signal \full_n_i_1__20_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__20_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__20_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K13_2_channel_empty_n <= \^hwreg_k13_2_channel_empty_n\;
  HwReg_K13_2_channel_full_n <= \^hwreg_k13_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_99
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k13_2_channel_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k13_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K13_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      O => ap_sync_channel_write_HwReg_K13_2_channel
    );
\empty_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__20_n_5\,
      I3 => \^hwreg_k13_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__20_n_5\
    );
\empty_n_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__20_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__20_n_5\,
      Q => \^hwreg_k13_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__20_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k13_2_channel_full_n\,
      O => \full_n_i_1__20_n_5\
    );
\full_n_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k13_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I5 => \^hwreg_k13_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__20_n_5\,
      Q => \^hwreg_k13_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__20_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__20_n_5\
    );
\mOutPtr[1]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k13_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__20_n_5\
    );
\mOutPtr[2]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__20_n_5\,
      O => \mOutPtr[2]_i_1__20_n_5\
    );
\mOutPtr[2]_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I3 => \^hwreg_k13_2_channel_full_n\,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k13_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__20_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__20_n_5\,
      O => \mOutPtr[3]_i_1__20_n_5\
    );
\mOutPtr[3]_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k13_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__20_n_5\
    );
\mOutPtr[3]_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k13_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k13_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__20_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__20_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__20_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__20_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__20_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_12 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K13_channel : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K13_channel_empty_n : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel : in STD_LOGIC;
    HwReg_K13_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_2_channel : in STD_LOGIC;
    ap_done_reg_i_8 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K13_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_12 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_12;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_12 is
  signal \^hwreg_k13_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K13_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__6_n_5\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__6_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K13_channel_empty_n <= \^hwreg_k13_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_98
     port map (
      B(15 downto 0) => B(15 downto 0),
      HwReg_K13_channel_full_n => HwReg_K13_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_K13_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => HwReg_K13_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      I5 => ap_done_reg_i_8,
      O => full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K13_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K13_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K13_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K13_channel,
      O => ap_sync_channel_write_HwReg_K13_channel
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__6_n_5\,
      I3 => \^hwreg_k13_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__6_n_5\
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^hwreg_k13_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__6_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K13_channel_full_n,
      O => \full_n_i_1__6_n_5\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k13_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I5 => HwReg_K13_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => HwReg_K13_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__6_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__6_n_5\,
      O => \mOutPtr[2]_i_1__6_n_5\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I3 => HwReg_K13_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k13_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__6_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__6_n_5\,
      O => \mOutPtr[3]_i_1__6_n_5\
    );
\mOutPtr[3]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k13_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__6_n_5\
    );
\mOutPtr[3]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K13_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K13_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k13_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__6_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__6_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_13 is
  port (
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K21_2_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K21_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0 : in STD_LOGIC;
    HwReg_K21_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_13 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_13;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_13 is
  signal \^hwreg_k21_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K21_2_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__21_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__21_n_5\ : STD_LOGIC;
  signal \full_n_i_1__21_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__21_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__21_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K21_2_channel_empty_n <= \^hwreg_k21_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_97
     port map (
      HwReg_K21_2_channel_full_n => HwReg_K21_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I1 => HwReg_K21_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0,
      I5 => HwReg_K21_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K21_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K21_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      O => ap_sync_channel_write_HwReg_K21_2_channel
    );
\empty_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__21_n_5\,
      I3 => \^hwreg_k21_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__21_n_5\
    );
\empty_n_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__21_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__21_n_5\,
      Q => \^hwreg_k21_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__21_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K21_2_channel_full_n,
      O => \full_n_i_1__21_n_5\
    );
\full_n_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k21_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I5 => HwReg_K21_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__21_n_5\,
      Q => HwReg_K21_2_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__21_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__21_n_5\
    );
\mOutPtr[1]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k21_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__21_n_5\
    );
\mOutPtr[2]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__21_n_5\,
      O => \mOutPtr[2]_i_1__21_n_5\
    );
\mOutPtr[2]_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I3 => HwReg_K21_2_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k21_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__21_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__21_n_5\,
      O => \mOutPtr[3]_i_1__21_n_5\
    );
\mOutPtr[3]_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k21_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__21_n_5\
    );
\mOutPtr[3]_i_3__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K21_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k21_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__21_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__21_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__21_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__21_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__21_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_14 is
  port (
    ap_sync_channel_write_HwReg_K21_channel : out STD_LOGIC;
    HwReg_K21_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K21_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K21_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K21_channel : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    \add_ln89_reg_616[12]_i_3\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_14 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_14;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_14 is
  signal \^hwreg_k21_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k21_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__7_n_5\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__7_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K21_channel_empty_n <= \^hwreg_k21_channel_empty_n\;
  HwReg_K21_channel_full_n <= \^hwreg_k21_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_96
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k21_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K21_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k21_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K21_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K21_channel,
      O => ap_sync_channel_write_HwReg_K21_channel
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__7_n_5\,
      I3 => \^hwreg_k21_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__7_n_5\
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^hwreg_k21_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__7_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k21_channel_full_n\,
      O => \full_n_i_1__7_n_5\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k21_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I5 => \^hwreg_k21_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^hwreg_k21_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_k21_channel_empty_n\,
      I1 => HwReg_K22_2_channel_empty_n,
      I2 => HwReg_K13_channel_empty_n,
      I3 => HwReg_K21_2_channel_empty_n,
      I4 => \add_ln89_reg_616[12]_i_3\,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__7_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__7_n_5\,
      O => \mOutPtr[2]_i_1__7_n_5\
    );
\mOutPtr[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I3 => \^hwreg_k21_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k21_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__7_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__7_n_5\,
      O => \mOutPtr[3]_i_1__7_n_5\
    );
\mOutPtr[3]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k21_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__7_n_5\
    );
\mOutPtr[3]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k21_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K21_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k21_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__7_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__7_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__7_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_15 is
  port (
    ap_sync_channel_write_HwReg_K22_2_channel : out STD_LOGIC;
    HwReg_K22_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K22_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_15 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_15;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_15 is
  signal \^hwreg_k22_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k22_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__22_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__22_n_5\ : STD_LOGIC;
  signal \full_n_i_1__22_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__22_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__22_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K22_2_channel_empty_n <= \^hwreg_k22_2_channel_empty_n\;
  HwReg_K22_2_channel_full_n <= \^hwreg_k22_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_95
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k22_2_channel_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k22_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K22_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      O => ap_sync_channel_write_HwReg_K22_2_channel
    );
\empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__22_n_5\,
      I3 => \^hwreg_k22_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__22_n_5\
    );
\empty_n_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__22_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__22_n_5\,
      Q => \^hwreg_k22_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__22_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k22_2_channel_full_n\,
      O => \full_n_i_1__22_n_5\
    );
\full_n_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k22_2_channel_empty_n\,
      I2 => \mOutPtr_reg[3]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I5 => \^hwreg_k22_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__22_n_5\,
      Q => \^hwreg_k22_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__22_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__22_n_5\
    );
\mOutPtr[1]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k22_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__22_n_5\
    );
\mOutPtr[2]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__22_n_5\,
      O => \mOutPtr[2]_i_1__22_n_5\
    );
\mOutPtr[2]_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I3 => \^hwreg_k22_2_channel_full_n\,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k22_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__22_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__22_n_5\,
      O => \mOutPtr[3]_i_1__22_n_5\
    );
\mOutPtr[3]_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k22_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__22_n_5\
    );
\mOutPtr[3]_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k22_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => \^hwreg_k22_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__22_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__22_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__22_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__22_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__22_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_16 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K22_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K22_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel : in STD_LOGIC;
    HwReg_K22_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_2_channel : in STD_LOGIC;
    ap_done_reg_i_8 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K22_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_K21_channel_empty_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_16 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_16;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_16 is
  signal \^hwreg_k22_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K22_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__8_n_5\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__8_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K22_channel_empty_n <= \^hwreg_k22_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_94
     port map (
      A(15 downto 0) => A(15 downto 0),
      HwReg_K22_channel_full_n => HwReg_K22_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_K22_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => HwReg_K22_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      I5 => ap_done_reg_i_8,
      O => full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K22_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K22_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K22_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K22_channel,
      O => ap_sync_channel_write_HwReg_K22_channel
    );
\empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__8_n_5\,
      I3 => \^hwreg_k22_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__8_n_5\
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^hwreg_k22_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__8_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K22_channel_full_n,
      O => \full_n_i_1__8_n_5\
    );
\full_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k22_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I5 => HwReg_K22_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => HwReg_K22_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_k22_channel_empty_n\,
      I1 => HwReg_K21_channel_empty_n,
      I2 => HwReg_K31_channel_empty_n,
      I3 => HwReg_K23_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__8_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__8_n_5\,
      O => \mOutPtr[2]_i_1__8_n_5\
    );
\mOutPtr[2]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I3 => HwReg_K22_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k22_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__8_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__8_n_5\,
      O => \mOutPtr[3]_i_1__8_n_5\
    );
\mOutPtr[3]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k22_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__8_n_5\
    );
\mOutPtr[3]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K22_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K22_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k22_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__8_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__8_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__8_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_17 is
  port (
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K23_2_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K23_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K23_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0 : in STD_LOGIC;
    HwReg_K23_channel_full_n : in STD_LOGIC;
    HwReg_K22_channel_empty_n : in STD_LOGIC;
    HwReg_K31_2_channel_empty_n : in STD_LOGIC;
    HwReg_K23_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_17 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_17;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_17 is
  signal \^hwreg_k23_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K23_2_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__23_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__23_n_5\ : STD_LOGIC;
  signal \full_n_i_1__23_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__23_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__23_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K23_2_channel_empty_n <= \^hwreg_k23_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_93
     port map (
      HwReg_K23_2_channel_full_n => HwReg_K23_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I1 => HwReg_K23_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0,
      I5 => HwReg_K23_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K23_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K23_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      O => ap_sync_channel_write_HwReg_K23_2_channel
    );
\empty_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__23_n_5\,
      I3 => \^hwreg_k23_2_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__23_n_5\
    );
\empty_n_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__23_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__23_n_5\,
      Q => \^hwreg_k23_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__23_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K23_2_channel_full_n,
      O => \full_n_i_1__23_n_5\
    );
\full_n_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_k23_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I5 => HwReg_K23_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__23_n_5\,
      Q => HwReg_K23_2_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_k23_2_channel_empty_n\,
      I1 => HwReg_K22_channel_empty_n,
      I2 => HwReg_K31_2_channel_empty_n,
      I3 => HwReg_K23_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__23_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__23_n_5\
    );
\mOutPtr[1]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_k23_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__23_n_5\
    );
\mOutPtr[2]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__23_n_5\,
      O => \mOutPtr[2]_i_1__23_n_5\
    );
\mOutPtr[2]_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I3 => HwReg_K23_2_channel_full_n,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_k23_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__23_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__23_n_5\,
      O => \mOutPtr[3]_i_1__23_n_5\
    );
\mOutPtr[3]_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k23_2_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__23_n_5\
    );
\mOutPtr[3]_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K23_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k23_2_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__23_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__23_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__23_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__23_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__23_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_18 is
  port (
    ap_sync_channel_write_HwReg_K23_channel : out STD_LOGIC;
    HwReg_K23_channel_full_n : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K23_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K23_channel : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_18 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_18;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_18 is
  signal \^hwreg_k23_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k23_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__9_n_5\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__9_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K23_channel_empty_n <= \^hwreg_k23_channel_empty_n\;
  HwReg_K23_channel_full_n <= \^hwreg_k23_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_92
     port map (
      B(15 downto 0) => B(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k23_channel_full_n\,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K23_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k23_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K23_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K23_channel,
      O => ap_sync_channel_write_HwReg_K23_channel
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__9_n_5\,
      I3 => \^hwreg_k23_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__9_n_5\
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^hwreg_k23_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__9_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k23_channel_full_n\,
      O => \full_n_i_1__9_n_5\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k23_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I5 => \^hwreg_k23_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^hwreg_k23_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__9_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k23_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__9_n_5\,
      O => \mOutPtr[2]_i_1__9_n_5\
    );
\mOutPtr[2]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I3 => \^hwreg_k23_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k23_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__9_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__9_n_5\,
      O => \mOutPtr[3]_i_1__9_n_5\
    );
\mOutPtr[3]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k23_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__9_n_5\
    );
\mOutPtr[3]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k23_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K23_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k23_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__9_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__9_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__9_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_19 is
  port (
    ap_sync_channel_write_HwReg_K31_2_channel : out STD_LOGIC;
    HwReg_K31_2_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K31_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K31_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    HwReg_K12_2_channel_empty_n : in STD_LOGIC;
    HwReg_K22_2_channel_empty_n : in STD_LOGIC;
    HwReg_K21_2_channel_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    HwReg_K23_2_channel_empty_n : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_19 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_19;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_19 is
  signal \^hwreg_k31_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k31_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__24_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__24_n_5\ : STD_LOGIC;
  signal \full_n_i_1__24_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_17_n_5 : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__24_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__24_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K31_2_channel_empty_n <= \^hwreg_k31_2_channel_empty_n\;
  HwReg_K31_2_channel_full_n <= \^hwreg_k31_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_91
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k31_2_channel_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      O => ap_sync_channel_write_HwReg_K31_2_channel
    );
\empty_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__24_n_5\,
      I3 => \^hwreg_k31_2_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__24_n_5\
    );
\empty_n_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__24_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__24_n_5\,
      Q => \^hwreg_k31_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__24_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k31_2_channel_full_n\,
      O => \full_n_i_1__24_n_5\
    );
\full_n_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_k31_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I5 => \^hwreg_k31_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__24_n_5\,
      Q => \^hwreg_k31_2_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_empty_n\,
      I1 => HwReg_K23_2_channel_empty_n,
      I2 => HwReg_K33_2_channel_empty_n,
      I3 => HwReg_K32_2_channel_empty_n,
      O => int_ap_idle_i_17_n_5
    );
int_ap_idle_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_ap_idle_i_17_n_5,
      I1 => HwReg_K13_2_channel_empty_n,
      I2 => HwReg_K12_2_channel_empty_n,
      I3 => HwReg_K22_2_channel_empty_n,
      I4 => HwReg_K21_2_channel_empty_n,
      I5 => int_ap_idle_reg,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__24_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__24_n_5\
    );
\mOutPtr[1]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_k31_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__24_n_5\
    );
\mOutPtr[2]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__24_n_5\,
      O => \mOutPtr[2]_i_1__24_n_5\
    );
\mOutPtr[2]_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I3 => \^hwreg_k31_2_channel_full_n\,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_k31_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__24_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__24_n_5\,
      O => \mOutPtr[3]_i_1__24_n_5\
    );
\mOutPtr[3]_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k31_2_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__24_n_5\
    );
\mOutPtr[3]_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k31_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k31_2_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__24_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__24_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__24_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__24_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__24_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_20 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K31_channel : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K31_channel_empty_n : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel : in STD_LOGIC;
    HwReg_K31_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_2_channel : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K31_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_20 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_20;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_20 is
  signal \^hwreg_k31_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K31_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__10_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K31_channel_empty_n <= \^hwreg_k31_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_90
     port map (
      A(15 downto 0) => A(15 downto 0),
      HwReg_K31_channel_full_n => HwReg_K31_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_K31_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => HwReg_K31_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      I5 => ap_done_reg_i_2,
      O => full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K31_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K31_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K31_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K31_channel,
      O => ap_sync_channel_write_HwReg_K31_channel
    );
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__10_n_5\,
      I3 => \^hwreg_k31_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__10_n_5\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__10_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^hwreg_k31_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__10_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K31_channel_full_n,
      O => \full_n_i_1__10_n_5\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k31_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I5 => HwReg_K31_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => HwReg_K31_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__10_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__10_n_5\,
      O => \mOutPtr[2]_i_1__10_n_5\
    );
\mOutPtr[2]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I3 => HwReg_K31_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k31_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__10_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__10_n_5\,
      O => \mOutPtr[3]_i_1__10_n_5\
    );
\mOutPtr[3]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k31_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__10_n_5\
    );
\mOutPtr[3]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K31_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K31_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k31_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__10_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__10_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__10_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_21 is
  port (
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K32_2_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K32_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0 : in STD_LOGIC;
    HwReg_K32_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_21 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_21;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_21 is
  signal \^hwreg_k32_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K32_2_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__25_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__25_n_5\ : STD_LOGIC;
  signal \full_n_i_1__25_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__25_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__25_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K32_2_channel_empty_n <= \^hwreg_k32_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_89
     port map (
      HwReg_K32_2_channel_full_n => HwReg_K32_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I1 => HwReg_K32_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0,
      I5 => HwReg_K32_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K32_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K32_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      O => ap_sync_channel_write_HwReg_K32_2_channel
    );
\empty_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__25_n_5\,
      I3 => \^hwreg_k32_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__25_n_5\
    );
\empty_n_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__25_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__25_n_5\,
      Q => \^hwreg_k32_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__25_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K32_2_channel_full_n,
      O => \full_n_i_1__25_n_5\
    );
\full_n_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k32_2_channel_empty_n\,
      I2 => full_n_reg_0,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I5 => HwReg_K32_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__25_n_5\,
      Q => HwReg_K32_2_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__25_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__25_n_5\
    );
\mOutPtr[1]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k32_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__25_n_5\
    );
\mOutPtr[2]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__25_n_5\,
      O => \mOutPtr[2]_i_1__25_n_5\
    );
\mOutPtr[2]_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I3 => HwReg_K32_2_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k32_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__25_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__25_n_5\,
      O => \mOutPtr[3]_i_1__25_n_5\
    );
\mOutPtr[3]_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k32_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__25_n_5\
    );
\mOutPtr[3]_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K32_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k32_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__25_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__25_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__25_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__25_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__25_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_22 is
  port (
    ap_sync_channel_write_HwReg_K32_channel : out STD_LOGIC;
    HwReg_K32_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K32_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K32_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K32_channel : in STD_LOGIC;
    HwReg_K33_2_channel_empty_n : in STD_LOGIC;
    HwReg_K31_channel_empty_n : in STD_LOGIC;
    HwReg_K32_2_channel_empty_n : in STD_LOGIC;
    \add_ln89_reg_616[12]_i_3\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_22 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_22;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_22 is
  signal \^hwreg_k32_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k32_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__11_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__11_n_5\ : STD_LOGIC;
  signal \full_n_i_1__11_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__11_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__11_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K32_channel_empty_n <= \^hwreg_k32_channel_empty_n\;
  HwReg_K32_channel_full_n <= \^hwreg_k32_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_88
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k32_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K32_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k32_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K32_channel,
      O => ap_sync_channel_write_HwReg_K32_channel
    );
\empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__11_n_5\,
      I3 => \^hwreg_k32_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__11_n_5\
    );
\empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__11_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__11_n_5\,
      Q => \^hwreg_k32_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__11_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k32_channel_full_n\,
      O => \full_n_i_1__11_n_5\
    );
\full_n_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k32_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I5 => \^hwreg_k32_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__11_n_5\,
      Q => \^hwreg_k32_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^hwreg_k32_channel_empty_n\,
      I1 => HwReg_K33_2_channel_empty_n,
      I2 => HwReg_K31_channel_empty_n,
      I3 => HwReg_K32_2_channel_empty_n,
      I4 => \add_ln89_reg_616[12]_i_3\,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__11_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__11_n_5\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__11_n_5\
    );
\mOutPtr[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__11_n_5\,
      O => \mOutPtr[2]_i_1__11_n_5\
    );
\mOutPtr[2]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I3 => \^hwreg_k32_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k32_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__11_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__11_n_5\,
      O => \mOutPtr[3]_i_1__11_n_5\
    );
\mOutPtr[3]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k32_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__11_n_5\
    );
\mOutPtr[3]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k32_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K32_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k32_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__11_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__11_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__11_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__11_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__11_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_23 is
  port (
    ap_sync_channel_write_HwReg_K33_2_channel : out STD_LOGIC;
    HwReg_K33_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K33_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_23 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_23;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_23 is
  signal \^hwreg_k33_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k33_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__26_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__26_n_5\ : STD_LOGIC;
  signal \full_n_i_1__26_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__26_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__26_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K33_2_channel_empty_n <= \^hwreg_k33_2_channel_empty_n\;
  HwReg_K33_2_channel_full_n <= \^hwreg_k33_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_87
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k33_2_channel_full_n\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k33_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K33_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      O => ap_sync_channel_write_HwReg_K33_2_channel
    );
\empty_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__26_n_5\,
      I3 => \^hwreg_k33_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__26_n_5\
    );
\empty_n_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__26_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__26_n_5\,
      Q => \^hwreg_k33_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__26_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k33_2_channel_full_n\,
      O => \full_n_i_1__26_n_5\
    );
\full_n_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k33_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I5 => \^hwreg_k33_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__26_n_5\,
      Q => \^hwreg_k33_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__26_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__26_n_5\
    );
\mOutPtr[1]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k33_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__26_n_5\
    );
\mOutPtr[2]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__26_n_5\,
      O => \mOutPtr[2]_i_1__26_n_5\
    );
\mOutPtr[2]_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I3 => \^hwreg_k33_2_channel_full_n\,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k33_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__26_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__26_n_5\,
      O => \mOutPtr[3]_i_1__26_n_5\
    );
\mOutPtr[3]_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k33_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__26_n_5\
    );
\mOutPtr[3]_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k33_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k33_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__26_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__26_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__26_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__26_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__26_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_24 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K33_channel : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K33_channel_empty_n : out STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel : in STD_LOGIC;
    HwReg_K33_2_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_2_channel : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K33_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_24 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_24;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_24 is
  signal \^hwreg_k33_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K33_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__12_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__12_n_5\ : STD_LOGIC;
  signal \full_n_i_1__12_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__12_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__12_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K33_channel_empty_n <= \^hwreg_k33_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_86
     port map (
      B(15 downto 0) => B(15 downto 0),
      HwReg_K33_channel_full_n => HwReg_K33_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_K33_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => HwReg_K33_2_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      I5 => ap_done_reg_i_2,
      O => full_n_reg_0
    );
ap_sync_reg_channel_write_HwReg_K33_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K33_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K33_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K33_channel,
      O => ap_sync_channel_write_HwReg_K33_channel
    );
\empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__12_n_5\,
      I3 => \^hwreg_k33_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__12_n_5\
    );
\empty_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__12_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__12_n_5\,
      Q => \^hwreg_k33_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__12_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K33_channel_full_n,
      O => \full_n_i_1__12_n_5\
    );
\full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k33_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I5 => HwReg_K33_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__12_n_5\,
      Q => HwReg_K33_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__12_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__12_n_5\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__12_n_5\
    );
\mOutPtr[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__12_n_5\,
      O => \mOutPtr[2]_i_1__12_n_5\
    );
\mOutPtr[2]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I3 => HwReg_K33_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k33_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__12_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__12_n_5\,
      O => \mOutPtr[3]_i_1__12_n_5\
    );
\mOutPtr[3]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k33_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__12_n_5\
    );
\mOutPtr[3]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K33_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K33_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k33_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__12_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__12_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__12_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__12_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__12_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_27 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowEnd_channel : out STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel : in STD_LOGIC;
    HwReg_ROffset_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_channel : in STD_LOGIC;
    ap_done_reg_i_7_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_27 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_27;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_27 is
  signal \^hwreg_rowend_channel_empty_n\ : STD_LOGIC;
  signal HwReg_RowEnd_channel_full_n : STD_LOGIC;
  signal ap_done_reg_i_13_n_5 : STD_LOGIC;
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__3_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push_0 : STD_LOGIC;
begin
  HwReg_RowEnd_channel_empty_n <= \^hwreg_rowend_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_84
     port map (
      CO(0) => CO(0),
      DI(5 downto 0) => DI(5 downto 0),
      HwReg_RowEnd_channel_full_n => HwReg_RowEnd_channel_full_n,
      Q(12 downto 0) => Q(12 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg,
      \out\(11 downto 0) => \out\(11 downto 0),
      push_0 => push_0
    );
ap_done_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_RowEnd_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => HwReg_ROffset_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      I5 => ap_done_reg_i_7_0,
      O => ap_done_reg_i_13_n_5
    );
ap_done_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABABABFF"
    )
        port map (
      I0 => ap_done_reg_i_13_n_5,
      I1 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I2 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I4 => push,
      I5 => ap_done_reg_i_2,
      O => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_RowEnd_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      O => ap_sync_channel_write_HwReg_RowEnd_channel
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__3_n_5\,
      I3 => \^hwreg_rowend_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push_0,
      O => \empty_n_i_1__3_n_5\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^hwreg_rowend_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__3_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_RowEnd_channel_full_n,
      O => \full_n_i_1__3_n_5\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_rowend_channel_empty_n\,
      I2 => \mOutPtr_reg[3]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I5 => HwReg_RowEnd_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => HwReg_RowEnd_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__3_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_rowend_channel_empty_n\,
      I5 => push_0,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__3_n_5\,
      O => \mOutPtr[2]_i_1__3_n_5\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I3 => HwReg_RowEnd_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_rowend_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__3_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__3_n_5\,
      O => \mOutPtr[3]_i_1__3_n_5\
    );
\mOutPtr[3]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_rowend_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push_0,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__3_n_5\
    );
\mOutPtr[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_RowEnd_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => \^hwreg_rowend_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__3_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__3_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_28 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_RowStart_channel : out STD_LOGIC;
    HwReg_RowStart_channel_empty_n : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sync_reg_channel_write_HwReg_RowStart_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_height_c30_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0 : in STD_LOGIC;
    HwReg_height_c30_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_28 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_28;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_28 is
  signal \^hwreg_rowstart_channel_empty_n\ : STD_LOGIC;
  signal HwReg_RowStart_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_RowStart_channel_empty_n <= \^hwreg_rowstart_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg
     port map (
      CO(0) => CO(0),
      DI(5 downto 0) => DI(5 downto 0),
      HwReg_RowStart_channel_full_n => HwReg_RowStart_channel_full_n,
      Q(12 downto 0) => Q(12 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      \out\(11 downto 0) => \out\(11 downto 0),
      push => push
    );
ap_done_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I1 => HwReg_RowStart_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      I5 => HwReg_height_c30_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_RowStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      O => ap_sync_channel_write_HwReg_RowStart_channel
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__2_n_5\,
      I3 => \^hwreg_rowstart_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__2_n_5\
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^hwreg_rowstart_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__2_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_RowStart_channel_full_n,
      O => \full_n_i_1__2_n_5\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_rowstart_channel_empty_n\,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I5 => HwReg_RowStart_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => HwReg_RowStart_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__2_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_rowstart_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__2_n_5\,
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I3 => HwReg_RowStart_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_rowstart_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__2_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__2_n_5\,
      O => \mOutPtr[3]_i_1__2_n_5\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_rowstart_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__2_n_5\
    );
\mOutPtr[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_RowStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0,
      I4 => \^hwreg_rowstart_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__2_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_4 is
  port (
    ap_clk_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ColStart_channel : out STD_LOGIC;
    HwReg_ColStart_channel_empty_n : out STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sync_reg_channel_write_HwReg_ColStart_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_GOffset_2_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0 : in STD_LOGIC;
    HwReg_GOffset_2_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_4 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_4;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_4 is
  signal \^hwreg_colstart_channel_empty_n\ : STD_LOGIC;
  signal HwReg_ColStart_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__0_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ColStart_channel_empty_n <= \^hwreg_colstart_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_106
     port map (
      HwReg_ColStart_channel_full_n => HwReg_ColStart_channel_full_n,
      S(0) => S(0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(14 downto 0) => \out\(14 downto 0),
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      push => push
    );
ap_done_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I1 => HwReg_ColStart_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0,
      I5 => HwReg_GOffset_2_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_ColStart_channel_reg
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_ColStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      O => ap_sync_channel_write_HwReg_ColStart_channel
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__0_n_5\,
      I3 => \^hwreg_colstart_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__0_n_5\
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^hwreg_colstart_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__0_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_ColStart_channel_full_n,
      O => \full_n_i_1__0_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_colstart_channel_empty_n\,
      I2 => \mOutPtr_reg[3]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I5 => HwReg_ColStart_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => HwReg_ColStart_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__0_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_colstart_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__0_n_5\,
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I3 => HwReg_ColStart_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_colstart_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__0_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__0_n_5\,
      O => \mOutPtr[3]_i_1__0_n_5\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_colstart_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__0_n_5\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_ColStart_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => \^hwreg_colstart_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__0_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_7 is
  port (
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K11_2_channel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HwReg_K11_2_channel_empty_n : out STD_LOGIC;
    ap_done_reg_i_2 : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    ap_done_reg_i_2_1 : in STD_LOGIC;
    ap_done_reg_i_2_2 : in STD_LOGIC;
    ap_done_reg_i_2_3 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0 : in STD_LOGIC;
    HwReg_K11_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_7 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_7;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_7 is
  signal \^hwreg_k11_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K11_2_channel_full_n : STD_LOGIC;
  signal ap_done_reg_i_15_n_5 : STD_LOGIC;
  signal \empty_n_i_1__18_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__18_n_5\ : STD_LOGIC;
  signal \full_n_i_1__18_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__18_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__18_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K11_2_channel_empty_n <= \^hwreg_k11_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_103
     port map (
      HwReg_K11_2_channel_full_n => HwReg_K11_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I1 => HwReg_K11_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0,
      I5 => HwReg_K11_channel_full_n,
      O => ap_done_reg_i_15_n_5
    );
ap_done_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_done_reg_i_15_n_5,
      I1 => ap_done_reg_i_2,
      I2 => ap_done_reg_i_2_0,
      I3 => ap_done_reg_i_2_1,
      I4 => ap_done_reg_i_2_2,
      I5 => ap_done_reg_i_2_3,
      O => ap_sync_reg_channel_write_HwReg_K11_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K11_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      O => ap_sync_channel_write_HwReg_K11_2_channel
    );
\empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__18_n_5\,
      I3 => \^hwreg_k11_2_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__18_n_5\
    );
\empty_n_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__18_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__18_n_5\,
      Q => \^hwreg_k11_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__18_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K11_2_channel_full_n,
      O => \full_n_i_1__18_n_5\
    );
\full_n_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_k11_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I5 => HwReg_K11_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__18_n_5\,
      Q => HwReg_K11_2_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__18_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__18_n_5\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_k11_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__18_n_5\
    );
\mOutPtr[2]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__18_n_5\,
      O => \mOutPtr[2]_i_1__18_n_5\
    );
\mOutPtr[2]_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I3 => HwReg_K11_2_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_k11_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__18_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__18_n_5\,
      O => \mOutPtr[3]_i_1__18_n_5\
    );
\mOutPtr[3]_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k11_2_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__18_n_5\
    );
\mOutPtr[3]_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K11_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k11_2_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__18_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__18_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__18_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__18_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__18_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_8 is
  port (
    ap_sync_channel_write_HwReg_K11_channel : out STD_LOGIC;
    HwReg_K11_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K11_channel_empty_n : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K11_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K11_channel : in STD_LOGIC;
    HwReg_RowEnd_channel_empty_n : in STD_LOGIC;
    HwReg_K13_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln105_2_reg_1153_pp0_iter2_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_8 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_8;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_8 is
  signal \^hwreg_k11_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_k11_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__4_n_5\ : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__4_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K11_channel_empty_n <= \^hwreg_k11_channel_empty_n\;
  HwReg_K11_channel_full_n <= \^hwreg_k11_channel_full_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_102
     port map (
      A(15 downto 0) => A(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_k11_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_K11_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_k11_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K11_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K11_channel,
      O => ap_sync_channel_write_HwReg_K11_channel
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__4_n_5\,
      I3 => \^hwreg_k11_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__4_n_5\
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^hwreg_k11_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__4_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_k11_channel_full_n\,
      O => \full_n_i_1__4_n_5\
    );
\full_n_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_k11_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I5 => \^hwreg_k11_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^hwreg_k11_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_k11_channel_empty_n\,
      I1 => HwReg_RowEnd_channel_empty_n,
      I2 => HwReg_K13_channel_empty_n,
      I3 => HwReg_K12_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__4_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__4_n_5\,
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I3 => \^hwreg_k11_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_k11_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__4_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__4_n_5\,
      O => \mOutPtr[3]_i_1__4_n_5\
    );
\mOutPtr[3]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k11_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__4_n_5\
    );
\mOutPtr[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_k11_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_K11_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_k11_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__4_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__4_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w16_d5_S_9 is
  port (
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_K12_2_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_K12_2_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_channel_write_HwReg_K12_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0 : in STD_LOGIC;
    HwReg_K12_channel_full_n : in STD_LOGIC;
    HwReg_K11_channel_empty_n : in STD_LOGIC;
    HwReg_K13_2_channel_empty_n : in STD_LOGIC;
    HwReg_K12_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w16_d5_S_9 : entity is "bd_85a6_csc_0_fifo_w16_d5_S";
end bd_85a6_csc_0_fifo_w16_d5_S_9;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w16_d5_S_9 is
  signal \^hwreg_k12_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_K12_2_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__19_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__19_n_5\ : STD_LOGIC;
  signal \full_n_i_1__19_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__19_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__19_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_K12_2_channel_empty_n <= \^hwreg_k12_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w16_d5_S_ShiftReg_101
     port map (
      HwReg_K12_2_channel_full_n => HwReg_K12_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      \in\(15 downto 0) => \in\(15 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      \out\(15 downto 0) => \out\(15 downto 0),
      push => push
    );
ap_done_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I1 => HwReg_K12_2_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_K12_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0,
      I5 => HwReg_K12_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_K12_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      O => ap_sync_channel_write_HwReg_K12_2_channel
    );
\empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__19_n_5\,
      I3 => \^hwreg_k12_2_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__19_n_5\
    );
\empty_n_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__19_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__19_n_5\,
      Q => \^hwreg_k12_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__19_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_K12_2_channel_full_n,
      O => \full_n_i_1__19_n_5\
    );
\full_n_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_k12_2_channel_empty_n\,
      I2 => \mOutPtr_reg[3]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I5 => HwReg_K12_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__19_n_5\,
      Q => HwReg_K12_2_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_k12_2_channel_empty_n\,
      I1 => HwReg_K11_channel_empty_n,
      I2 => HwReg_K13_2_channel_empty_n,
      I3 => HwReg_K12_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__19_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__19_n_5\
    );
\mOutPtr[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_k12_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__19_n_5\
    );
\mOutPtr[2]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__19_n_5\,
      O => \mOutPtr[2]_i_1__19_n_5\
    );
\mOutPtr[2]_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I3 => HwReg_K12_2_channel_full_n,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_k12_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__19_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__19_n_5\,
      O => \mOutPtr[3]_i_1__19_n_5\
    );
\mOutPtr[3]_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_k12_2_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__19_n_5\
    );
\mOutPtr[3]_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_K12_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => \^hwreg_k12_2_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__19_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__19_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__19_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__19_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__19_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d3_S is
  port (
    bPassThru_420_In_loc_channel_dout : out STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : out STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_34 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr0__0\ : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    icmp_ln953_fu_206_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[2][0]_srl3\ : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d3_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d3_S is
  signal \^bpassthru_420_in_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__55_n_5\ : STD_LOGIC;
  signal \full_n_i_1__55_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__55_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__49_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__41_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__34_n_5\ : STD_LOGIC;
  signal \^v_vcresampler_core_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__49\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__34\ : label is "soft_lutpair448";
begin
  bPassThru_420_In_loc_channel_full_n <= \^bpassthru_420_in_loc_channel_full_n\;
  v_vcresampler_core_1_U0_ap_start <= \^v_vcresampler_core_1_u0_ap_start\;
U_bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w1_d3_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_34 => Block_entry3_proc_U0_ap_return_34,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      \SRL_SIG_reg[2][0]_srl3_0\ => \^bpassthru_420_in_loc_channel_full_n\,
      \SRL_SIG_reg[2][0]_srl3_1\ => \SRL_SIG_reg[2][0]_srl3\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      p_0_in => p_0_in
    );
\empty_n_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(2),
      I4 => \mOutPtr0__0\,
      I5 => \^v_vcresampler_core_1_u0_ap_start\,
      O => \empty_n_i_1__55_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__55_n_5\,
      Q => \^v_vcresampler_core_1_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      I3 => mOutPtr17_out,
      I4 => \mOutPtr0__0\,
      I5 => \^bpassthru_420_in_loc_channel_full_n\,
      O => \full_n_i_1__55_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__55_n_5\,
      Q => \^bpassthru_420_in_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__55_n_5\
    );
\mOutPtr[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__49_n_5\
    );
\mOutPtr[2]_i_1__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => \mOutPtr0__0\,
      O => \mOutPtr[2]_i_1__41_n_5\
    );
\mOutPtr[2]_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr(2),
      I3 => mOutPtr(1),
      O => \mOutPtr[2]_i_2__34_n_5\
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020202020202020"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I2 => \^bpassthru_420_in_loc_channel_full_n\,
      I3 => icmp_ln953_fu_206_p2,
      I4 => Q(0),
      I5 => \^v_vcresampler_core_1_u0_ap_start\,
      O => mOutPtr17_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__41_n_5\,
      D => \mOutPtr[0]_i_1__55_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__41_n_5\,
      D => \mOutPtr[1]_i_1__49_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__41_n_5\,
      D => \mOutPtr[2]_i_2__34_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d4_S is
  port (
    bPassThru_422_or_420_In_loc_channel_dout : out STD_LOGIC;
    push : out STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    Block_entry3_proc_U0_ap_return_36 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d4_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d4_S is
  signal \^bpassthru_422_or_420_in_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__54_n_5\ : STD_LOGIC;
  signal \full_n_i_1__54_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__56_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__48_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__40_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__33_n_5\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^v_hcresampler_core_2_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__48\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__33\ : label is "soft_lutpair454";
begin
  bPassThru_422_or_420_In_loc_channel_full_n <= \^bpassthru_422_or_420_in_loc_channel_full_n\;
  push <= \^push\;
  v_hcresampler_core_2_U0_ap_start <= \^v_hcresampler_core_2_u0_ap_start\;
U_bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w1_d4_S_ShiftReg
     port map (
      Block_entry3_proc_U0_ap_return_36 => Block_entry3_proc_U0_ap_return_36,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      full_n_reg => \^push\,
      full_n_reg_0 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      full_n_reg_1 => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => \pop__0\,
      I4 => \^push\,
      I5 => \^v_hcresampler_core_2_u0_ap_start\,
      O => \empty_n_i_1__54_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__54_n_5\,
      Q => \^v_hcresampler_core_2_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00FF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      I3 => \^push\,
      I4 => \pop__0\,
      I5 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      O => \full_n_i_1__54_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__54_n_5\,
      Q => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__56_n_5\
    );
\mOutPtr[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__48_n_5\
    );
\mOutPtr[2]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF2220"
    )
        port map (
      I0 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => \pop__0\,
      O => \mOutPtr[2]_i_1__40_n_5\
    );
\mOutPtr[2]_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr(2),
      I3 => mOutPtr(1),
      O => \mOutPtr[2]_i_2__33_n_5\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020002020202020"
    )
        port map (
      I0 => Block_entry3_proc_U0_ap_done,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      I2 => \^bpassthru_422_or_420_in_loc_channel_full_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^v_hcresampler_core_2_u0_ap_start\,
      O => mOutPtr17_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__40_n_5\,
      D => \mOutPtr[0]_i_1__56_n_5\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__40_n_5\,
      D => \mOutPtr[1]_i_1__48_n_5\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__40_n_5\,
      D => \mOutPtr[2]_i_2__33_n_5\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d6_S is
  port (
    bPassThru_422_or_420_Out_loc_channel_dout : out STD_LOGIC;
    v_hcresampler_core_U0_ap_start : out STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : out STD_LOGIC;
    select_ln720_fu_229_p3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \not_bPassThru_i_reg_445_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr_reg[3]_1\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[5][0]_srl6\ : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d6_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d6_S is
  signal \^bpassthru_422_or_420_out_loc_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__33_n_5\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__33_n_5\ : STD_LOGIC;
  signal \full_n_i_2__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__33_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__33_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^v_hcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \full_n_i_2__33\ : label is "soft_lutpair456";
begin
  bPassThru_422_or_420_Out_loc_channel_full_n <= \^bpassthru_422_or_420_out_loc_channel_full_n\;
  v_hcresampler_core_U0_ap_start <= \^v_hcresampler_core_u0_ap_start\;
U_bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w1_d6_S_ShiftReg
     port map (
      \SRL_SIG_reg[5][0]_srl6_0\ => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      \SRL_SIG_reg[5][0]_srl6_1\ => \mOutPtr_reg[3]_0\,
      \SRL_SIG_reg[5][0]_srl6_2\ => \SRL_SIG_reg[5][0]_srl6\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \not_bPassThru_i_reg_445_reg[0]\(0) => \not_bPassThru_i_reg_445_reg[0]\(0),
      select_ln720_fu_229_p3(0) => select_ln720_fu_229_p3(0)
    );
\empty_n_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \empty_n_i_3__1_n_5\,
      I2 => mOutPtr17_out,
      I3 => \^v_hcresampler_core_u0_ap_start\,
      O => \empty_n_i_1__33_n_5\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \empty_n_i_3__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__33_n_5\,
      Q => \^v_hcresampler_core_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => \full_n_i_2__33_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      O => \full_n_i_1__33_n_5\
    );
\full_n_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__33_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__33_n_5\,
      Q => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^v_hcresampler_core_u0_ap_start\,
      I1 => Q(0),
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => int_ap_idle_reg(0),
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__33_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__33_n_5\
    );
\mOutPtr[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr[3]_i_3__33_n_5\,
      O => \mOutPtr[1]_i_1__32_n_5\
    );
\mOutPtr[2]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__33_n_5\,
      O => \mOutPtr[2]_i_1__33_n_5\
    );
\mOutPtr[3]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__33_n_5\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__33_n_5\,
      O => \mOutPtr[3]_i_1__33_n_5\
    );
\mOutPtr[3]_i_2__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000AABAAAAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => pop,
      I2 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I3 => \mOutPtr_reg[3]_0\,
      I4 => Block_entry3_proc_U0_ap_done,
      I5 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__33_n_5\
    );
\mOutPtr[3]_i_3__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDF2220"
    )
        port map (
      I0 => \^bpassthru_422_or_420_out_loc_channel_full_n\,
      I1 => \mOutPtr_reg[3]_0\,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[3]_1\,
      I4 => pop,
      O => \mOutPtr[3]_i_3__33_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__33_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__32_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__33_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__33_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w1_d7_S is
  port (
    if_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0 : out STD_LOGIC;
    v_vcresampler_core_U0_ap_start : out STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : out STD_LOGIC;
    yOffset_fu_160_p2 : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln953_fu_188_p2 : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC;
    int_ap_idle_reg_3 : in STD_LOGIC;
    int_ap_idle_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Block_entry3_proc_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_5 : in STD_LOGIC;
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_InVideoFormat_channel_empty_n : in STD_LOGIC;
    int_ap_idle_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_done_reg_i_7 : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w1_d7_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w1_d7_S is
  signal \^bpassthru_420_out_loc_channel_full_n\ : STD_LOGIC;
  signal \full_n_i_1__32_n_5\ : STD_LOGIC;
  signal \full_n_i_2__32_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal int_ap_idle_i_8_n_5 : STD_LOGIC;
  signal int_ap_idle_i_9_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__56_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__32_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__32_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^v_vcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \full_n_i_2__32\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__32\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__56\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__32\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__32\ : label is "soft_lutpair451";
begin
  bPassThru_420_Out_loc_channel_full_n <= \^bpassthru_420_out_loc_channel_full_n\;
  v_vcresampler_core_U0_ap_start <= \^v_vcresampler_core_u0_ap_start\;
U_bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w1_d7_S_ShiftReg
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_7 => \^bpassthru_420_out_loc_channel_full_n\,
      ap_done_reg_i_7_0 => ap_done_reg_i_7,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel0 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      if_din(0) => if_din(0),
      if_dout(0) => if_dout(0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      yOffset_fu_160_p2 => yOffset_fu_160_p2
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => \mOutPtr_reg[1]_0\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => \^v_vcresampler_core_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => \full_n_i_2__32_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^bpassthru_420_out_loc_channel_full_n\,
      O => \full_n_i_1__32_n_5\
    );
\full_n_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(2),
      O => \full_n_i_2__32_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__32_n_5\,
      Q => \^bpassthru_420_out_loc_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0,
      I3 => int_ap_idle_reg_1,
      I4 => int_ap_idle_reg_2,
      I5 => int_ap_idle_reg_3,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => int_ap_idle_i_8_n_5,
      I1 => int_ap_idle_i_9_n_5,
      I2 => int_ap_idle_reg_4(0),
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => Block_entry3_proc_U0_ap_start,
      I5 => int_ap_idle_reg_5,
      O => int_ap_idle_i_2_n_5
    );
int_ap_idle_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => v_vcresampler_core_1_U0_ap_start,
      I2 => v_hcresampler_core_U0_ap_start,
      I3 => v_hcresampler_core_2_U0_ap_start,
      O => int_ap_idle_i_8_n_5
    );
int_ap_idle_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBBBBBFFFFFFFF"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_ap_start\,
      I1 => Q(0),
      I2 => HwReg_width_c24_channel_empty_n,
      I3 => HwReg_height_c30_channel_empty_n,
      I4 => HwReg_InVideoFormat_channel_empty_n,
      I5 => int_ap_idle_i_2_0(0),
      O => int_ap_idle_i_9_n_5
    );
\mOutPtr[0]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__32_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__32_n_5\
    );
\mOutPtr[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FFAAFF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => \mOutPtr[3]_i_3__32_n_5\,
      O => \mOutPtr[1]_i_1__56_n_5\
    );
\mOutPtr[2]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__32_n_5\,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(2),
      I4 => \mOutPtr[3]_i_3__32_n_5\,
      O => \mOutPtr[2]_i_1__32_n_5\
    );
\mOutPtr[3]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(1),
      I2 => \mOutPtr[3]_i_2__32_n_5\,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__32_n_5\,
      O => \mOutPtr[3]_i_1__32_n_5\
    );
\mOutPtr[3]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__32_n_5\
    );
\mOutPtr[3]_i_3__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20202020202020"
    )
        port map (
      I0 => \^bpassthru_420_out_loc_channel_full_n\,
      I1 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I2 => Block_entry3_proc_U0_ap_done,
      I3 => \^v_vcresampler_core_u0_ap_start\,
      I4 => Q(1),
      I5 => icmp_ln953_fu_188_p2,
      O => \mOutPtr[3]_i_3__32_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__32_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__56_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__32_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__32_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S is
  port (
    stream_csc_empty_n : out STD_LOGIC;
    stream_csc_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_85a6_csc_0_fifo_w24_d16_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S is
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__45_n_5\ : STD_LOGIC;
  signal \full_n_i_1__45_n_5\ : STD_LOGIC;
  signal \full_n_i_2__37_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__53_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_csc_empty_n\ : STD_LOGIC;
  signal \^stream_csc_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__37\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \full_n_i_2__37\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__45\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__37\ : label is "soft_lutpair459";
begin
  stream_csc_empty_n <= \^stream_csc_empty_n\;
  stream_csc_full_n <= \^stream_csc_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_67
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\empty_n_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => empty_n,
      I1 => v_hcresampler_core_U0_stream_csc_read,
      I2 => \^stream_csc_empty_n\,
      I3 => push,
      O => \empty_n_i_1__45_n_5\
    );
\empty_n_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__45_n_5\,
      Q => \^stream_csc_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__37_n_5\,
      I1 => push,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      I3 => \^stream_csc_empty_n\,
      I4 => \^stream_csc_full_n\,
      O => \full_n_i_1__45_n_5\
    );
\full_n_i_2__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__37_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__45_n_5\,
      Q => \^stream_csc_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      I3 => \^stream_csc_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__53_n_5\
    );
\mOutPtr[2]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      I3 => \^stream_csc_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__53_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_42 is
  port (
    stream_in_empty_n : out STD_LOGIC;
    stream_in_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_42 : entity is "bd_85a6_csc_0_fifo_w24_d16_S";
end bd_85a6_csc_0_fifo_w24_d16_S_42;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_42 is
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__36_n_5\ : STD_LOGIC;
  signal \full_n_i_1__36_n_5\ : STD_LOGIC;
  signal \full_n_i_2__34_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__50_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_empty_n\ : STD_LOGIC;
  signal \^stream_in_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__34\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \full_n_i_2__34\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__36\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__50\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__34\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__34\ : label is "soft_lutpair463";
begin
  stream_in_empty_n <= \^stream_in_empty_n\;
  stream_in_full_n <= \^stream_in_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_66
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\empty_n_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => empty_n,
      I1 => v_vcresampler_core_1_U0_stream_in_read,
      I2 => \^stream_in_empty_n\,
      I3 => push,
      O => \empty_n_i_1__36_n_5\
    );
\empty_n_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__36_n_5\,
      Q => \^stream_in_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__34_n_5\,
      I1 => push,
      I2 => v_vcresampler_core_1_U0_stream_in_read,
      I3 => \^stream_in_empty_n\,
      I4 => \^stream_in_full_n\,
      O => \full_n_i_1__36_n_5\
    );
\full_n_i_2__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__34_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__36_n_5\,
      Q => \^stream_in_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__50_n_5\
    );
\mOutPtr[2]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__50_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_43 is
  port (
    stream_in_hresampled_empty_n : out STD_LOGIC;
    stream_in_hresampled_full_n : out STD_LOGIC;
    empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_43 : entity is "bd_85a6_csc_0_fifo_w24_d16_S";
end bd_85a6_csc_0_fifo_w24_d16_S_43;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_43 is
  signal \full_n_i_1__42_n_5\ : STD_LOGIC;
  signal \full_n_i_2__36_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__52_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_hresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__36\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \full_n_i_2__36\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__42\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__52\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__36\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__36\ : label is "soft_lutpair468";
begin
  stream_in_hresampled_full_n <= \^stream_in_hresampled_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_65
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\empty_n_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_reg_0,
      Q => stream_in_hresampled_empty_n,
      R => ap_rst_n_inv
    );
\full_n_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7730"
    )
        port map (
      I0 => \full_n_i_2__36_n_5\,
      I1 => mOutPtr17_out,
      I2 => mOutPtr0,
      I3 => \^stream_in_hresampled_full_n\,
      O => \full_n_i_1__42_n_5\
    );
\full_n_i_2__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__36_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__42_n_5\,
      Q => \^stream_in_hresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__52_n_5\
    );
\mOutPtr[2]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__52_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_44 is
  port (
    stream_in_vresampled_empty_n : out STD_LOGIC;
    stream_in_vresampled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_44 : entity is "bd_85a6_csc_0_fifo_w24_d16_S";
end bd_85a6_csc_0_fifo_w24_d16_S_44;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_44 is
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__39_n_5\ : STD_LOGIC;
  signal \full_n_i_1__39_n_5\ : STD_LOGIC;
  signal \full_n_i_2__35_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__51_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_in_vresampled_empty_n\ : STD_LOGIC;
  signal \^stream_in_vresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__35\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \full_n_i_2__35\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__39\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__35\ : label is "soft_lutpair473";
begin
  stream_in_vresampled_empty_n <= \^stream_in_vresampled_empty_n\;
  stream_in_vresampled_full_n <= \^stream_in_vresampled_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_64
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\empty_n_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => empty_n,
      I1 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I2 => \^stream_in_vresampled_empty_n\,
      I3 => push,
      O => \empty_n_i_1__39_n_5\
    );
\empty_n_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__39_n_5\,
      Q => \^stream_in_vresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__35_n_5\,
      I1 => push,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I3 => \^stream_in_vresampled_empty_n\,
      I4 => \^stream_in_vresampled_full_n\,
      O => \full_n_i_1__39_n_5\
    );
\full_n_i_2__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__35_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__39_n_5\,
      Q => \^stream_in_vresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I3 => \^stream_in_vresampled_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__51_n_5\
    );
\mOutPtr[2]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I3 => \^stream_in_vresampled_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__51_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_45 is
  port (
    stream_out_hresampled_empty_n : out STD_LOGIC;
    stream_out_hresampled_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    push : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_45 : entity is "bd_85a6_csc_0_fifo_w24_d16_S";
end bd_85a6_csc_0_fifo_w24_d16_S_45;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_45 is
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__48_n_5\ : STD_LOGIC;
  signal \full_n_i_1__48_n_5\ : STD_LOGIC;
  signal \full_n_i_2__38_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__54_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_hresampled_empty_n\ : STD_LOGIC;
  signal \^stream_out_hresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__38\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \full_n_i_2__38\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__48\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__38\ : label is "soft_lutpair477";
begin
  stream_out_hresampled_empty_n <= \^stream_out_hresampled_empty_n\;
  stream_out_hresampled_full_n <= \^stream_out_hresampled_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg_63
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      push => push
    );
\empty_n_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => empty_n,
      I1 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I2 => \^stream_out_hresampled_empty_n\,
      I3 => push,
      O => \empty_n_i_1__48_n_5\
    );
\empty_n_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__48_n_5\,
      Q => \^stream_out_hresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7773000"
    )
        port map (
      I0 => \full_n_i_2__38_n_5\,
      I1 => push,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I3 => \^stream_out_hresampled_empty_n\,
      I4 => \^stream_out_hresampled_full_n\,
      O => \full_n_i_1__48_n_5\
    );
\full_n_i_2__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__38_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__48_n_5\,
      Q => \^stream_out_hresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6665999"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I3 => \^stream_out_hresampled_empty_n\,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__54_n_5\
    );
\mOutPtr[2]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7770888AEEE5111"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => push,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I3 => \^stream_out_hresampled_empty_n\,
      I4 => mOutPtr_reg(2),
      I5 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__54_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w24_d16_S_46 is
  port (
    stream_out_vresampled_empty_n : out STD_LOGIC;
    stream_out_vresampled_full_n : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w24_d16_S_46 : entity is "bd_85a6_csc_0_fifo_w24_d16_S";
end bd_85a6_csc_0_fifo_w24_d16_S_46;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w24_d16_S_46 is
  signal empty_n : STD_LOGIC;
  signal \empty_n_i_1__51_n_5\ : STD_LOGIC;
  signal \full_n_i_1__51_n_5\ : STD_LOGIC;
  signal \full_n_i_2__39_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__55_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stream_out_vresampled_empty_n\ : STD_LOGIC;
  signal \^stream_out_vresampled_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__39\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \full_n_i_2__39\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__51\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__55\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__39\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__39\ : label is "soft_lutpair493";
begin
  stream_out_vresampled_empty_n <= \^stream_out_vresampled_empty_n\;
  stream_out_vresampled_full_n <= \^stream_out_vresampled_full_n\;
U_bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w24_d16_S_ShiftReg
     port map (
      \B_V_data_1_payload_B_reg[23]\ => \B_V_data_1_payload_B_reg[23]\,
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      ap_clk_0(23 downto 0) => ap_clk_0(23 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      push => push
    );
\empty_n_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F00"
    )
        port map (
      I0 => empty_n,
      I1 => Q(0),
      I2 => full_n_reg_0,
      I3 => \^stream_out_vresampled_empty_n\,
      I4 => push,
      O => \empty_n_i_1__51_n_5\
    );
\empty_n_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => empty_n
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__51_n_5\,
      Q => \^stream_out_vresampled_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777777730000000"
    )
        port map (
      I0 => \full_n_i_2__39_n_5\,
      I1 => push,
      I2 => Q(0),
      I3 => full_n_reg_0,
      I4 => \^stream_out_vresampled_empty_n\,
      I5 => \^stream_out_vresampled_full_n\,
      O => \full_n_i_1__51_n_5\
    );
\full_n_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => \full_n_i_2__39_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__51_n_5\,
      Q => \^stream_out_vresampled_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__55_n_5\
    );
\mOutPtr[2]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => p_1_out(2)
    );
\mOutPtr[3]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => p_1_out(3)
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr17_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => p_1_out(4)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(0),
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__55_n_5\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(2),
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(3),
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_1_out(4),
      Q => mOutPtr_reg(4),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d2_S is
  port (
    HwReg_InVideoFormat_channel_empty_n : out STD_LOGIC;
    HwReg_InVideoFormat_channel_full_n : out STD_LOGIC;
    \cond_reg_343_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_channel_write_HwReg_InVideoFormat_channel : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write : in STD_LOGIC;
    \cond_reg_343_reg[0]_0\ : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_HwReg_height_c28_write : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    HwReg_height_c30_channel_empty_n : in STD_LOGIC;
    HwReg_width_c24_channel_empty_n : in STD_LOGIC;
    HwReg_width_c23_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_height_c29_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_fifo_w8_d2_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d2_S is
  signal \^hwreg_invideoformat_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_invideoformat_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__56_n_5\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \full_n_i_1__56_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__47_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__54\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__35\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__36\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__14\ : label is "soft_lutpair323";
begin
  HwReg_InVideoFormat_channel_empty_n <= \^hwreg_invideoformat_channel_empty_n\;
  HwReg_InVideoFormat_channel_full_n <= \^hwreg_invideoformat_channel_full_n\;
  empty_n_reg_0(0) <= \^empty_n_reg_0\(0);
U_bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d2_S_ShiftReg
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c23_write => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      D(7 downto 0) => D(7 downto 0),
      Q(1) => \mOutPtr_reg_n_5_[1]\,
      Q(0) => \mOutPtr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][7]_0\ => \^hwreg_invideoformat_channel_full_n\,
      \SRL_SIG_reg[0][7]_1\ => \SRL_SIG_reg[0][7]\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      \cond_reg_343_reg[0]\ => \cond_reg_343_reg[0]\,
      \cond_reg_343_reg[0]_0\ => \cond_reg_343_reg[0]_0\,
      push => push
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_empty_n\,
      I1 => HwReg_height_c30_channel_empty_n,
      I2 => HwReg_width_c24_channel_empty_n,
      I3 => HwReg_width_c23_full_n,
      I4 => Q(0),
      I5 => HwReg_height_c29_full_n,
      O => \^empty_n_reg_0\(0)
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_InVideoFormat_channel
    );
\empty_n_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => AXIvideo2MultiPixStream_U0_ap_ready,
      I3 => \^hwreg_invideoformat_channel_empty_n\,
      I4 => push,
      O => \empty_n_i_1__56_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__56_n_5\,
      Q => \^hwreg_invideoformat_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFEFEF0F000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_invideoformat_channel_empty_n\,
      I5 => \^hwreg_invideoformat_channel_full_n\,
      O => \full_n_i_1__56_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__56_n_5\,
      Q => \^hwreg_invideoformat_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => p_1_out(0)
    );
\mOutPtr[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => HwReg_width_c23_empty_n,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      O => E(0)
    );
\mOutPtr[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => HwReg_height_c29_empty_n,
      I2 => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      O => empty_n_reg_1(0)
    );
\mOutPtr[1]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_invideoformat_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      I2 => ap_done_reg,
      I3 => \SRL_SIG_reg[0][7]\,
      I4 => \^hwreg_invideoformat_channel_empty_n\,
      I5 => AXIvideo2MultiPixStream_U0_ap_ready,
      O => \mOutPtr[1]_i_1__47_n_5\
    );
\mOutPtr[1]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696969"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^hwreg_invideoformat_channel_empty_n\,
      O => p_1_out(1)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__47_n_5\,
      D => p_1_out(0),
      Q => \mOutPtr_reg_n_5_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__47_n_5\,
      D => p_1_out(1),
      Q => \mOutPtr_reg_n_5_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S is
  port (
    ap_sync_channel_write_HwReg_ClampMin_2_channel : out STD_LOGIC;
    HwReg_ClampMin_2_channel_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    HwReg_ClampMin_2_channel_empty_n : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end bd_85a6_csc_0_fifo_w8_d5_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S is
  signal \^hwreg_clampmin_2_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_2_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__30_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__30_n_5\ : STD_LOGIC;
  signal \full_n_i_1__30_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__30_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__30_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ClampMin_2_channel_empty_n <= \^hwreg_clampmin_2_channel_empty_n\;
  HwReg_ClampMin_2_channel_full_n <= \^hwreg_clampmin_2_channel_full_n\;
U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_110
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_1\,
      mOutPtr_reg_1_sp_1 => \^hwreg_clampmin_2_channel_full_n\,
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clampmin_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_2_channel
    );
\empty_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__30_n_5\,
      I3 => \^hwreg_clampmin_2_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__30_n_5\
    );
\empty_n_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__30_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__30_n_5\,
      Q => \^hwreg_clampmin_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__30_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_clampmin_2_channel_full_n\,
      O => \full_n_i_1__30_n_5\
    );
\full_n_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_clampmin_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I5 => \^hwreg_clampmin_2_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__30_n_5\,
      Q => \^hwreg_clampmin_2_channel_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__30_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__30_n_5\
    );
\mOutPtr[1]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_clampmin_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__30_n_5\
    );
\mOutPtr[2]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__30_n_5\,
      O => \mOutPtr[2]_i_1__30_n_5\
    );
\mOutPtr[2]_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I3 => \^hwreg_clampmin_2_channel_full_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_clampmin_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__30_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__30_n_5\,
      O => \mOutPtr[3]_i_1__30_n_5\
    );
\mOutPtr[3]_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_clampmin_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__30_n_5\
    );
\mOutPtr[3]_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_clampmin_2_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_clampmin_2_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__30_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__30_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__30_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__30_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__30_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_1 is
  port (
    p_0_in1_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_channel_write_HwReg_ClampMin_channel : out STD_LOGIC;
    HwReg_ClampMin_channel_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : out STD_LOGIC;
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1153_pp0_iter3_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    HwReg_BOffset_channel_empty_n : in STD_LOGIC;
    HwReg_K11_2_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_1 : entity is "bd_85a6_csc_0_fifo_w8_d5_S";
end bd_85a6_csc_0_fifo_w8_d5_S_1;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_1 is
  signal \^hwreg_clampmin_channel_empty_n\ : STD_LOGIC;
  signal \^hwreg_clampmin_channel_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__16_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__16_n_5\ : STD_LOGIC;
  signal \full_n_i_1__16_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__16_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__16_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ClampMin_channel_empty_n <= \^hwreg_clampmin_channel_empty_n\;
  HwReg_ClampMin_channel_full_n <= \^hwreg_clampmin_channel_full_n\;
U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_109
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]_0\,
      mOutPtr_reg_1_sp_1 => \^hwreg_clampmin_channel_full_n\,
      or_ln105_2_reg_1153_pp0_iter3_reg => or_ln105_2_reg_1153_pp0_iter3_reg,
      \out\(3 downto 0) => \out\(3 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      push => push,
      \select_ln155_1_reg_1253_reg[7]\(7 downto 0) => \select_ln155_1_reg_1253_reg[7]\(7 downto 0)
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      O => ap_sync_channel_write_HwReg_ClampMin_channel
    );
\empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__16_n_5\,
      I3 => \^hwreg_clampmin_channel_empty_n\,
      I4 => empty_n_reg_1,
      I5 => push,
      O => \empty_n_i_1__16_n_5\
    );
\empty_n_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__16_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__16_n_5\,
      Q => \^hwreg_clampmin_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__16_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => \^hwreg_clampmin_channel_full_n\,
      O => \full_n_i_1__16_n_5\
    );
\full_n_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^hwreg_clampmin_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I5 => \^hwreg_clampmin_channel_full_n\,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__16_n_5\,
      Q => \^hwreg_clampmin_channel_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_empty_n\,
      I1 => HwReg_BOffset_channel_empty_n,
      I2 => HwReg_K11_2_channel_empty_n,
      I3 => HwReg_ClipMax_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__16_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__16_n_5\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_1,
      I4 => \^hwreg_clampmin_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__16_n_5\
    );
\mOutPtr[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__16_n_5\,
      O => \mOutPtr[2]_i_1__16_n_5\
    );
\mOutPtr[2]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I3 => \^hwreg_clampmin_channel_full_n\,
      I4 => empty_n_reg_1,
      I5 => \^hwreg_clampmin_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__16_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__16_n_5\,
      O => \mOutPtr[3]_i_1__16_n_5\
    );
\mOutPtr[3]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_clampmin_channel_empty_n\,
      I2 => empty_n_reg_1,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__16_n_5\
    );
\mOutPtr[3]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => \^hwreg_clampmin_channel_full_n\,
      I1 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_clampmin_channel_empty_n\,
      I5 => empty_n_reg_1,
      O => \mOutPtr[3]_i_3__16_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__16_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__16_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__16_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__16_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_2 is
  port (
    Block_entry3_proc_U0_ap_continue : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_2_channel : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    HwReg_ClipMax_2_channel_empty_n : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3 : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : in STD_LOGIC;
    HwReg_ClampMin_channel_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClampMin_channel : in STD_LOGIC;
    ap_done_reg_i_2_0 : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    HwReg_ClampMin_channel_empty_n : in STD_LOGIC;
    HwReg_ColEnd_channel_empty_n : in STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_2 : entity is "bd_85a6_csc_0_fifo_w8_d5_S";
end bd_85a6_csc_0_fifo_w8_d5_S_2;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_2 is
  signal \^block_entry3_proc_u0_ap_continue\ : STD_LOGIC;
  signal \^hwreg_clipmax_2_channel_empty_n\ : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_full_n : STD_LOGIC;
  signal ap_done_reg_i_3_n_5 : STD_LOGIC;
  signal \empty_n_i_1__31_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__31_n_5\ : STD_LOGIC;
  signal \full_n_i_1__31_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__31_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__31_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  Block_entry3_proc_U0_ap_continue <= \^block_entry3_proc_u0_ap_continue\;
  HwReg_ClipMax_2_channel_empty_n <= \^hwreg_clipmax_2_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg_108
     port map (
      HwReg_ClipMax_2_channel_full_n => HwReg_ClipMax_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_1\,
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_done_reg_i_3_n_5,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg,
      I2 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0,
      I3 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1,
      I4 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2,
      I5 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3,
      O => \^block_entry3_proc_u0_ap_continue\
    );
ap_done_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF070737FF"
    )
        port map (
      I0 => HwReg_ClipMax_2_channel_full_n,
      I1 => Block_entry3_proc_U0_ap_done,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I3 => HwReg_ClampMin_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      I5 => ap_done_reg_i_2_0,
      O => ap_done_reg_i_3_n_5
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_ClipMax_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_2_channel
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => \^block_entry3_proc_u0_ap_continue\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4,
      I3 => ap_rst_n,
      O => ap_done_reg_reg
    );
\empty_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__31_n_5\,
      I3 => \^hwreg_clipmax_2_channel_empty_n\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => push,
      O => \empty_n_i_1__31_n_5\
    );
\empty_n_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__31_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__31_n_5\,
      Q => \^hwreg_clipmax_2_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__31_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_ClipMax_2_channel_full_n,
      O => \full_n_i_1__31_n_5\
    );
\full_n_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^hwreg_clipmax_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I5 => HwReg_ClipMax_2_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__31_n_5\,
      Q => HwReg_ClipMax_2_channel_full_n,
      S => ap_rst_n_inv
    );
int_ap_idle_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^hwreg_clipmax_2_channel_empty_n\,
      I1 => HwReg_ClampMin_channel_empty_n,
      I2 => HwReg_ColEnd_channel_empty_n,
      I3 => HwReg_ClipMax_channel_empty_n,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__31_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__31_n_5\
    );
\mOutPtr[1]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_clipmax_2_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__31_n_5\
    );
\mOutPtr[2]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__31_n_5\,
      O => \mOutPtr[2]_i_1__31_n_5\
    );
\mOutPtr[2]_i_2__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I3 => HwReg_ClipMax_2_channel_full_n,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^hwreg_clipmax_2_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__31_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__31_n_5\,
      O => \mOutPtr[3]_i_1__31_n_5\
    );
\mOutPtr[3]_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_clipmax_2_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__31_n_5\
    );
\mOutPtr[3]_i_3__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_ClipMax_2_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^hwreg_clipmax_2_channel_empty_n\,
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_3__31_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__31_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__31_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__31_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__31_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d5_S_3 is
  port (
    p_0_in0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_ClipMax_channel : out STD_LOGIC;
    HwReg_ClipMax_channel_empty_n : out STD_LOGIC;
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    or_ln105_2_reg_1153_pp0_iter3_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ColEnd_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0 : in STD_LOGIC;
    HwReg_ColEnd_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_fifo_w8_d5_S_3 : entity is "bd_85a6_csc_0_fifo_w8_d5_S";
end bd_85a6_csc_0_fifo_w8_d5_S_3;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d5_S_3 is
  signal \^hwreg_clipmax_channel_empty_n\ : STD_LOGIC;
  signal HwReg_ClipMax_channel_full_n : STD_LOGIC;
  signal \empty_n_i_1__17_n_5\ : STD_LOGIC;
  signal \empty_n_i_2__17_n_5\ : STD_LOGIC;
  signal \full_n_i_1__17_n_5\ : STD_LOGIC;
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__17_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__17_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal push : STD_LOGIC;
begin
  HwReg_ClipMax_channel_empty_n <= \^hwreg_clipmax_channel_empty_n\;
U_bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d5_S_ShiftReg
     port map (
      HwReg_ClipMax_channel_full_n => HwReg_ClipMax_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr_reg(3 downto 0) => mOutPtr_reg(3 downto 0),
      mOutPtr_reg_1_sp_1 => \mOutPtr_reg[1]_0\,
      or_ln105_2_reg_1153_pp0_iter3_reg => or_ln105_2_reg_1153_pp0_iter3_reg,
      \out\(3 downto 0) => \out\(3 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      push => push,
      \select_ln155_1_reg_1253_reg[7]\(7 downto 0) => \select_ln155_1_reg_1253_reg[7]\(7 downto 0)
    );
ap_done_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I1 => HwReg_ClipMax_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0,
      I5 => HwReg_ColEnd_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_ClipMax_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      O => ap_sync_channel_write_HwReg_ClipMax_channel
    );
\empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__17_n_5\,
      I3 => \^hwreg_clipmax_channel_empty_n\,
      I4 => empty_n_reg_0,
      I5 => push,
      O => \empty_n_i_1__17_n_5\
    );
\empty_n_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(2),
      I1 => mOutPtr_reg(3),
      O => \empty_n_i_2__17_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__17_n_5\,
      Q => \^hwreg_clipmax_channel_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00FF0000"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => \empty_n_i_2__17_n_5\,
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_ClipMax_channel_full_n,
      O => \full_n_i_1__17_n_5\
    );
\full_n_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888000888888888"
    )
        port map (
      I0 => empty_n_reg_0,
      I1 => \^hwreg_clipmax_channel_empty_n\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I5 => HwReg_ClipMax_channel_full_n,
      O => mOutPtr0
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__17_n_5\,
      Q => HwReg_ClipMax_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[3]_i_3__17_n_5\,
      I1 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__17_n_5\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F37B7B7BB7F3F3F3"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => ap_rst_n,
      I2 => mOutPtr_reg(1),
      I3 => empty_n_reg_0,
      I4 => \^hwreg_clipmax_channel_empty_n\,
      I5 => push,
      O => \mOutPtr[1]_i_1__17_n_5\
    );
\mOutPtr[2]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr17_out,
      I2 => mOutPtr_reg(0),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr[3]_i_3__17_n_5\,
      O => \mOutPtr[2]_i_1__17_n_5\
    );
\mOutPtr[2]_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E000E000E00"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => ap_done_reg,
      I2 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I3 => HwReg_ClipMax_channel_full_n,
      I4 => empty_n_reg_0,
      I5 => \^hwreg_clipmax_channel_empty_n\,
      O => mOutPtr17_out
    );
\mOutPtr[3]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2__17_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr[3]_i_3__17_n_5\,
      O => \mOutPtr[3]_i_1__17_n_5\
    );
\mOutPtr[3]_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00BFAA"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => \^hwreg_clipmax_channel_empty_n\,
      I2 => empty_n_reg_0,
      I3 => push,
      I4 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2__17_n_5\
    );
\mOutPtr[3]_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDF222022202220"
    )
        port map (
      I0 => HwReg_ClipMax_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      I2 => ap_done_reg,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^hwreg_clipmax_channel_empty_n\,
      I5 => empty_n_reg_0,
      O => \mOutPtr[3]_i_3__17_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__17_n_5\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__17_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__17_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1__17_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_fifo_w8_d8_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    ap_clk_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg : out STD_LOGIC;
    ap_sync_channel_write_HwReg_OutVideoFormat_channel : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr17_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \mOutPtr[3]_i_3\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_ROffset_2_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0 : in STD_LOGIC;
    HwReg_ROffset_2_channel_full_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_fifo_w8_d8_S;

architecture STRUCTURE of bd_85a6_csc_0_fifo_w8_d8_S is
  signal HwReg_OutVideoFormat_channel_full_n : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 2 to 2 );
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal empty_n_i_2_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_5\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^moutptr_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair389";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  \mOutPtr_reg[0]_0\(0) <= \^moutptr_reg[0]_0\(0);
U_bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg: entity work.bd_85a6_csc_0_fifo_w8_d8_S_ShiftReg
     port map (
      HwReg_OutVideoFormat_channel_full_n => HwReg_OutVideoFormat_channel_full_n,
      \SRL_SIG_reg[7][7]_srl8_0\ => \^moutptr_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_clk_0 => ap_clk_0,
      ap_done_reg => ap_done_reg,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      \in\(7 downto 0) => \in\(7 downto 0),
      \mOutPtr[3]_i_3\ => \mOutPtr[3]_i_3\,
      mOutPtr_reg(2 downto 0) => mOutPtr_reg(3 downto 1),
      \mOutPtr_reg[2]\(0) => addr(2),
      sel => push
    );
ap_done_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111115F1F1F1F5F"
    )
        port map (
      I0 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I1 => HwReg_OutVideoFormat_channel_full_n,
      I2 => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      I3 => ap_done_reg,
      I4 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0,
      I5 => HwReg_ROffset_2_channel_full_n,
      O => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => HwReg_OutVideoFormat_channel_full_n,
      I1 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0,
      I2 => ap_done_reg,
      I3 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      O => ap_sync_channel_write_HwReg_OutVideoFormat_channel
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4CFF4C4C4C4C4C"
    )
        port map (
      I0 => empty_n_i_2_n_5,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => MultiPixStream2AXIvideo_U0_ap_done,
      I3 => HwReg_OutVideoFormat_channel_full_n,
      I4 => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      I5 => Block_entry3_proc_U0_ap_done,
      O => empty_n_i_1_n_5
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(3),
      I3 => mOutPtr_reg(2),
      O => empty_n_i_2_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF00FF0000"
    )
        port map (
      I0 => addr(2),
      I1 => mOutPtr_reg(1),
      I2 => \^moutptr_reg[0]_0\(0),
      I3 => mOutPtr17_out,
      I4 => mOutPtr0,
      I5 => HwReg_OutVideoFormat_channel_full_n,
      O => full_n_i_1_n_5
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => HwReg_OutVideoFormat_channel_full_n,
      S => ap_rst_n_inv
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F9FFF0F"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\(0),
      I1 => mOutPtr17_out,
      I2 => ap_rst_n,
      I3 => mOutPtr_reg(1),
      I4 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr17_out,
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(2),
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[2]_i_1_n_5\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFF81FFFFFF00FF"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => \mOutPtr[3]_i_2_n_5\,
      I2 => mOutPtr_reg(2),
      I3 => ap_rst_n,
      I4 => mOutPtr_reg(3),
      I5 => \mOutPtr_reg[1]_0\,
      O => \mOutPtr[3]_i_1_n_5\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => mOutPtr17_out,
      I1 => \^moutptr_reg[0]_0\(0),
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[3]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_5\,
      Q => mOutPtr_reg(1),
      R => '0'
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_5\,
      Q => mOutPtr_reg(2),
      R => '0'
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[3]_i_1_n_5\,
      Q => mOutPtr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln147_reg_1208_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln147_2_fu_774_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln153_1_reg_1248_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln153_1_reg_1248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln153_1_reg_1248_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1 is
begin
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_62
     port map (
      B(15 downto 0) => B(15 downto 0),
      C(9 downto 0) => C(9 downto 0),
      CEB1 => CEB1,
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      O(0) => O(0),
      P(23 downto 0) => P(23 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln147_2_fu_774_p2_carry__2\(0) => \add_ln147_2_fu_774_p2_carry__2\(0),
      \add_ln147_2_fu_774_p2_carry__2_0\(0) => \add_ln147_2_fu_774_p2_carry__2_0\(0),
      \add_ln147_2_fu_774_p2_carry__2_1\(0) => \add_ln147_2_fu_774_p2_carry__2_1\(0),
      \add_ln147_2_fu_774_p2_carry__2_2\(0) => \add_ln147_2_fu_774_p2_carry__2_2\(0),
      \add_ln147_reg_1208_reg[15]\(7 downto 0) => \add_ln147_reg_1208_reg[15]\(7 downto 0),
      \add_ln147_reg_1208_reg[23]\(7 downto 0) => \add_ln147_reg_1208_reg[23]\(7 downto 0),
      \add_ln147_reg_1208_reg[24]\(0) => \add_ln147_reg_1208_reg[24]\(0),
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln153_1_reg_1248_reg[7]\(0) => \select_ln153_1_reg_1248_reg[7]\(0),
      \select_ln153_1_reg_1248_reg[7]_0\(0) => \select_ln153_1_reg_1248_reg[7]_0\(0),
      \select_ln153_1_reg_1248_reg[7]_1\(7 downto 0) => \select_ln153_1_reg_1248_reg[7]_1\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln149_reg_1223_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln149_2_fu_804_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln154_1_reg_1258_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln154_1_reg_1258_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln154_1_reg_1258_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54 : entity is "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54 is
begin
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_61
     port map (
      CEB1 => CEB1,
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_0(9 downto 0),
      O(0) => O(0),
      P(23 downto 0) => P(23 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln149_2_fu_804_p2_carry__2\(0) => \add_ln149_2_fu_804_p2_carry__2\(0),
      \add_ln149_2_fu_804_p2_carry__2_0\(0) => \add_ln149_2_fu_804_p2_carry__2_0\(0),
      \add_ln149_2_fu_804_p2_carry__2_1\(0) => \add_ln149_2_fu_804_p2_carry__2_1\(0),
      \add_ln149_2_fu_804_p2_carry__2_2\(0) => \add_ln149_2_fu_804_p2_carry__2_2\(0),
      \add_ln149_reg_1223_reg[15]\(7 downto 0) => \add_ln149_reg_1223_reg[15]\(7 downto 0),
      \add_ln149_reg_1223_reg[23]\(7 downto 0) => \add_ln149_reg_1223_reg[23]\(7 downto 0),
      \add_ln149_reg_1223_reg[24]\(0) => \add_ln149_reg_1223_reg[24]\(0),
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln154_1_reg_1258_reg[7]\(0) => \select_ln154_1_reg_1258_reg[7]\(0),
      \select_ln154_1_reg_1258_reg[7]_0\(0) => \select_ln154_1_reg_1258_reg[7]_0\(0),
      \select_ln154_1_reg_1258_reg[7]_1\(7 downto 0) => \select_ln154_1_reg_1258_reg[7]_1\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEB1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln151_reg_1238_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln151_2_fu_834_p2_carry__2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln155_1_reg_1253_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln155_1_reg_1253_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln155_1_reg_1253_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55 : entity is "bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1";
end bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55;

architecture STRUCTURE of bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55 is
begin
bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0_U: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_DSP48_0
     port map (
      CEP => CEB1,
      CO(0) => CO(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_0(9 downto 0),
      O(0) => O(0),
      P(23 downto 0) => P(23 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(24 downto 0) => Q(24 downto 0),
      S(7 downto 0) => S(7 downto 0),
      \add_ln151_2_fu_834_p2_carry__2\(0) => \add_ln151_2_fu_834_p2_carry__2\(0),
      \add_ln151_2_fu_834_p2_carry__2_0\(0) => \add_ln151_2_fu_834_p2_carry__2_0\(0),
      \add_ln151_2_fu_834_p2_carry__2_1\(0) => \add_ln151_2_fu_834_p2_carry__2_1\(0),
      \add_ln151_2_fu_834_p2_carry__2_2\(0) => \add_ln151_2_fu_834_p2_carry__2_2\(0),
      \add_ln151_reg_1238_reg[15]\(7 downto 0) => \add_ln151_reg_1238_reg[15]\(7 downto 0),
      \add_ln151_reg_1238_reg[23]\(7 downto 0) => \add_ln151_reg_1238_reg[23]\(7 downto 0),
      \add_ln151_reg_1238_reg[24]\(0) => \add_ln151_reg_1238_reg[24]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \out\(7 downto 0) => \out\(7 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln155_1_reg_1253_reg[7]\(0) => \select_ln155_1_reg_1253_reg[7]\(0),
      \select_ln155_1_reg_1253_reg[7]_0\(0) => \select_ln155_1_reg_1253_reg[7]_0\(0),
      \select_ln155_1_reg_1253_reg[7]_1\(7 downto 0) => \select_ln155_1_reg_1253_reg[7]_1\(7 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp36727_i_reg_426_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln730_reg_771_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_134_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_138_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_122_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_lcssa788810_i_fu_106_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0786_lcssa804_i_fu_102_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : in STD_LOGIC;
    \pixbuf_y_1_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stream_in_vresampled_empty_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    cmp36727_i_reg_426 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_7_fu_130_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_8_fu_134_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_9_fu_138_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_10_fu_126_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln724_reg_767_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln732_reg_789_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    select_ln685_reg_416 : in STD_LOGIC_VECTOR ( 0 to 0 );
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa789813_i_fu_110_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa788810_i_fu_106_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2;

architecture STRUCTURE of bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][16]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][16]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][16]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][16]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][17]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][17]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][17]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][18]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][18]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][18]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][18]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][19]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][19]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][19]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][19]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][20]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][20]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][20]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][20]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][21]_srl16_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][22]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][22]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][22]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][22]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][22]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][23]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][23]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][23]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][23]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][23]_srl16_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_5_n_5\ : STD_LOGIC;
  signal add_ln724_fu_263_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5 : STD_LOGIC;
  signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmp150_i_reg_7930 : STD_LOGIC;
  signal cmp150_i_reg_793_pp0_iter1_reg : STD_LOGIC;
  signal \cmp150_i_reg_793_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready : STD_LOGIC;
  signal icmp_ln724_fu_257_p2 : STD_LOGIC;
  signal \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln724_reg_767_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln732_fu_287_p2 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln732_fu_287_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln732_reg_789 : STD_LOGIC;
  signal \icmp_ln732_reg_789[0]_i_2_n_5\ : STD_LOGIC;
  signal odd_col_reg_783 : STD_LOGIC;
  signal odd_col_reg_783_pp0_iter1_reg : STD_LOGIC;
  signal pixbuf_y_10_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_10_fu_126_0 : STD_LOGIC;
  signal pixbuf_y_5_fu_122 : STD_LOGIC;
  signal \^pixbuf_y_5_fu_122_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_8_fu_134_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_9_fu_138_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_reg_803 : STD_LOGIC;
  signal tmp_reg_803_pp0_iter1_reg : STD_LOGIC;
  signal trunc_ln730_reg_771 : STD_LOGIC;
  signal trunc_ln730_reg_771_pp0_iter1_reg : STD_LOGIC;
  signal x_fu_118 : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_118_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_icmp_ln732_fu_287_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln732_fu_287_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_2__0\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_4\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][10]_srl16_i_5\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_2__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_5\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_2__0\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_4\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][12]_srl16_i_5\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_4\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_5\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_7\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_2__0\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_3\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][14]_srl16_i_5\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_5\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_6\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_3\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_5\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_4\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_4\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_5\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_4\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_5\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_4\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_5\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_4\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_5\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_7\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_6\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_5\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_6\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_2__0\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_3__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_4\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_2__0\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_4\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_5\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair558";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln732_fu_287_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \icmp_ln732_reg_789[0]_i_2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[0]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[2]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[3]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[4]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[5]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[6]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_98[7]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[1]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[2]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[3]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[4]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[5]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[6]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_102[7]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[2]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[3]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[4]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[5]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[6]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_106[7]_i_2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[1]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[2]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[3]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[4]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[5]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_110[7]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \pixbuf_y_4_fu_138[7]_i_1\ : label is "soft_lutpair558";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \pixbuf_y_5_fu_122_reg[7]_0\(7 downto 0) <= \^pixbuf_y_5_fu_122_reg[7]_0\(7 downto 0);
  \pixbuf_y_8_fu_134_reg[7]_0\(7 downto 0) <= \^pixbuf_y_8_fu_134_reg[7]_0\(7 downto 0);
  \pixbuf_y_9_fu_138_reg[7]_0\(7 downto 0) <= \^pixbuf_y_9_fu_138_reg[7]_0\(7 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(1),
      I1 => tmp_reg_803_pp0_iter1_reg,
      I2 => \icmp_ln732_reg_789[0]_i_2_n_5\,
      I3 => stream_in_hresampled_full_n,
      I4 => flow_control_loop_pipe_sequential_init_U_n_28,
      I5 => stream_in_vresampled_empty_n,
      O => push
    );
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(0),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][10]_srl16_i_3__0_n_5\,
      I2 => \SRL_SIG_reg[15][10]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][10]_srl16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][10]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(3),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][10]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(2),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][10]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(2),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(2),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      O => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][11]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][11]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][11]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][11]_srl16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][11]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][11]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(4),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(4),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][11]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][11]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(3),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      O => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][12]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][12]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][12]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][12]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4D400"
    )
        port map (
      I0 => \SRL_SIG_reg[15][10]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][11]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I4 => \SRL_SIG_reg[15][12]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][12]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005300AC"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(5),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(5),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][12]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(4),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][12]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(4),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(4),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      O => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][13]_srl16_i_3__0_n_5\,
      I2 => \SRL_SIG_reg[15][13]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][13]_srl16_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEE88888"
    )
        port map (
      I0 => \SRL_SIG_reg[15][13]_srl16_i_5_n_5\,
      I1 => \SRL_SIG_reg[15][13]_srl16_i_4_n_5\,
      I2 => \SRL_SIG_reg[15][13]_srl16_i_6_n_5\,
      I3 => \SRL_SIG_reg[15][13]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][12]_srl16_i_5_n_5\,
      I5 => \SRL_SIG_reg[15][12]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005300AC"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(6),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(6),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][13]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(5),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][13]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(5),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(5),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      O => \SRL_SIG_reg[15][13]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF000053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(3),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I5 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][13]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEE0"
    )
        port map (
      I0 => \SRL_SIG_reg[15][11]_srl16_i_4_n_5\,
      I1 => \SRL_SIG_reg[15][11]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][10]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][10]_srl16_i_5_n_5\,
      I4 => \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5\,
      O => \SRL_SIG_reg[15][13]_srl16_i_7_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE8170000"
    )
        port map (
      I0 => \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5\,
      I2 => \SRL_SIG_reg[15][14]_srl16_i_3_n_5\,
      I3 => \SRL_SIG_reg[15][14]_srl16_i_4_n_5\,
      I4 => \SRL_SIG_reg[15][14]_srl16_i_5_n_5\,
      I5 => \SRL_SIG_reg[15][14]_srl16_i_6_n_5\,
      O => \in\(14)
    );
\SRL_SIG_reg[15][14]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(6),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(6),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(6),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      O => \SRL_SIG_reg[15][14]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005300AC"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][14]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => odd_col_reg_783_pp0_iter1_reg,
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => bPassThru_422_or_420_In_loc_channel_dout,
      O => \SRL_SIG_reg[15][14]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000333A3333"
    )
        port map (
      I0 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(6),
      I1 => odd_col_reg_783_pp0_iter1_reg,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => bPassThru_422_or_420_In_loc_channel_dout,
      I5 => \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5\,
      O => \SRL_SIG_reg[15][14]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11151555"
    )
        port map (
      I0 => \SRL_SIG_reg[15][15]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][15]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][13]_srl16_i_2__0_n_5\,
      I3 => \SRL_SIG_reg[15][14]_srl16_i_2__0_n_5\,
      I4 => \SRL_SIG_reg[15][14]_srl16_i_3_n_5\,
      I5 => \SRL_SIG_reg[15][15]_srl16_i_4_n_5\,
      O => \in\(15)
    );
\SRL_SIG_reg[15][15]_srl16_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F8FFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][15]_srl16_i_5_n_5\,
      I1 => \SRL_SIG_reg[15][15]_srl16_i_6_n_5\,
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => odd_col_reg_783_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][15]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053FF5300FFFFFF"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I5 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][15]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F111111101"
    )
        port map (
      I0 => odd_col_reg_783_pp0_iter1_reg,
      I1 => \SRL_SIG_reg[15][15]_srl16_i_5_n_5\,
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(7),
      O => \SRL_SIG_reg[15][15]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][15]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][15]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][16]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(0),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \SRL_SIG_reg[15][16]_srl16_i_2_n_5\,
      O => \in\(16)
    );
\SRL_SIG_reg[15][16]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C83838C8"
    )
        port map (
      I0 => \SRL_SIG_reg[15][16]_srl16_i_3_n_5\,
      I1 => \SRL_SIG_reg[15][16]_srl16_i_4_n_5\,
      I2 => odd_col_reg_783_pp0_iter1_reg,
      I3 => \SRL_SIG_reg[15][17]_srl16_i_4_n_5\,
      I4 => \SRL_SIG_reg[15][16]_srl16_i_5_n_5\,
      O => \SRL_SIG_reg[15][16]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][16]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(0),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(0),
      O => \SRL_SIG_reg[15][16]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][16]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFFFAC00AC"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(0),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(0),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      I5 => \p_lcssa789813_i_fu_110_reg[7]\(0),
      O => \SRL_SIG_reg[15][16]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][16]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(1),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(1),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      O => \SRL_SIG_reg[15][16]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][17]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FFF0009900F0"
    )
        port map (
      I0 => \SRL_SIG_reg[15][17]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][17]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][17]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(1),
      O => \in\(17)
    );
\SRL_SIG_reg[15][17]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \SRL_SIG_reg[15][16]_srl16_i_4_n_5\,
      I1 => \SRL_SIG_reg[15][16]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][17]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][17]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][17]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(2),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(2),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(2),
      O => \SRL_SIG_reg[15][17]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][17]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(1),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(1),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      O => \SRL_SIG_reg[15][17]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][18]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][18]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][18]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][18]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(2),
      O => \in\(18)
    );
\SRL_SIG_reg[15][18]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG_reg[15][17]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][18]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][18]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][18]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][18]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(3),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      O => \SRL_SIG_reg[15][18]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][18]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(2),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][18]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][18]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(2),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(2),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][18]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][19]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][19]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][19]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][19]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(3),
      O => \in\(19)
    );
\SRL_SIG_reg[15][19]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \SRL_SIG_reg[15][18]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][19]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][19]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][19]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][19]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(4),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(4),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(4),
      O => \SRL_SIG_reg[15][19]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][19]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][19]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][19]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(3),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      O => \SRL_SIG_reg[15][19]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][1]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(1),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][20]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][20]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][20]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(4),
      O => \in\(20)
    );
\SRL_SIG_reg[15][20]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD4D400"
    )
        port map (
      I0 => \SRL_SIG_reg[15][18]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][19]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][19]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][20]_srl16_i_5_n_5\,
      I4 => \SRL_SIG_reg[15][20]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][20]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][20]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005300AC"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(5),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(5),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(5),
      O => \SRL_SIG_reg[15][20]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][20]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(4),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][20]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][20]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(4),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(4),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      O => \SRL_SIG_reg[15][20]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FF0F0099000F"
    )
        port map (
      I0 => \SRL_SIG_reg[15][21]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][21]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][21]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(5),
      O => \in\(21)
    );
\SRL_SIG_reg[15][21]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEE88888"
    )
        port map (
      I0 => \SRL_SIG_reg[15][21]_srl16_i_5_n_5\,
      I1 => \SRL_SIG_reg[15][21]_srl16_i_4_n_5\,
      I2 => \SRL_SIG_reg[15][21]_srl16_i_6_n_5\,
      I3 => \SRL_SIG_reg[15][21]_srl16_i_7_n_5\,
      I4 => \SRL_SIG_reg[15][20]_srl16_i_5_n_5\,
      I5 => \SRL_SIG_reg[15][20]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][21]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05030A0C"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(6),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(6),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      O => \SRL_SIG_reg[15][21]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(5),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][21]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(5),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(5),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      O => \SRL_SIG_reg[15][21]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF000053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(3),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(3),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      I5 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      O => \SRL_SIG_reg[15][21]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][21]_srl16_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000EEE0"
    )
        port map (
      I0 => \SRL_SIG_reg[15][19]_srl16_i_4_n_5\,
      I1 => \SRL_SIG_reg[15][19]_srl16_i_5_n_5\,
      I2 => \SRL_SIG_reg[15][18]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][18]_srl16_i_5_n_5\,
      I4 => \SRL_SIG_reg[15][17]_srl16_i_2_n_5\,
      O => \SRL_SIG_reg[15][21]_srl16_i_7_n_5\
    );
\SRL_SIG_reg[15][22]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DF20000"
    )
        port map (
      I0 => \SRL_SIG_reg[15][22]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][21]_srl16_i_2_n_5\,
      I2 => \SRL_SIG_reg[15][22]_srl16_i_3_n_5\,
      I3 => \SRL_SIG_reg[15][22]_srl16_i_4_n_5\,
      I4 => \SRL_SIG_reg[15][14]_srl16_i_5_n_5\,
      I5 => \SRL_SIG_reg[15][22]_srl16_i_5_n_5\,
      O => \in\(22)
    );
\SRL_SIG_reg[15][22]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FEF2FEF2"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(6),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(6),
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      I5 => cmp150_i_reg_793_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][22]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][22]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCF0F00A0C0000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(6),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(6),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][22]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][22]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005300AC"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      O => \SRL_SIG_reg[15][22]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][22]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000333A3333"
    )
        port map (
      I0 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(6),
      I1 => odd_col_reg_783_pp0_iter1_reg,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => bPassThru_422_or_420_In_loc_channel_dout,
      I5 => \SRL_SIG_reg[15][22]_srl16_i_6_n_5\,
      O => \SRL_SIG_reg[15][22]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][22]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5530553F"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(6),
      O => \SRL_SIG_reg[15][22]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][23]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55551151"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16_i_2_n_5\,
      I1 => \SRL_SIG_reg[15][23]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][22]_srl16_i_2_n_5\,
      I3 => \SRL_SIG_reg[15][21]_srl16_i_2_n_5\,
      I4 => \SRL_SIG_reg[15][22]_srl16_i_3_n_5\,
      I5 => \SRL_SIG_reg[15][23]_srl16_i_4_n_5\,
      O => \in\(23)
    );
\SRL_SIG_reg[15][23]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F8FFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16_i_5_n_5\,
      I1 => \SRL_SIG_reg[15][23]_srl16_i_6_n_5\,
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => odd_col_reg_783_pp0_iter1_reg,
      O => \SRL_SIG_reg[15][23]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][23]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0053FF5300FFFFFF"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7),
      I1 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      I5 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      O => \SRL_SIG_reg[15][23]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][23]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111F111111101"
    )
        port map (
      I0 => odd_col_reg_783_pp0_iter1_reg,
      I1 => \SRL_SIG_reg[15][23]_srl16_i_5_n_5\,
      I2 => bPassThru_422_or_420_In_loc_channel_dout,
      I3 => tmp_reg_803_pp0_iter1_reg,
      I4 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I5 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(7),
      O => \SRL_SIG_reg[15][23]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][23]_srl16_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3530353F"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][23]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][23]_srl16_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      O => \SRL_SIG_reg[15][23]_srl16_i_6_n_5\
    );
\SRL_SIG_reg[15][2]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(2),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(3),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(4),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(5),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(6),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(7),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \pixbuf_y_1_fu_126_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(0),
      I1 => bPassThru_422_or_420_In_loc_channel_dout,
      I2 => tmp_reg_803_pp0_iter1_reg,
      I3 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I4 => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\,
      O => \in\(8)
    );
\SRL_SIG_reg[15][8]_srl16_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F609090"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16_i_4_n_5\,
      I1 => \SRL_SIG_reg[15][8]_srl16_i_3__0_n_5\,
      I2 => odd_col_reg_783_pp0_iter1_reg,
      I3 => \SRL_SIG_reg[15][8]_srl16_i_4_n_5\,
      I4 => \SRL_SIG_reg[15][8]_srl16_i_5_n_5\,
      O => \SRL_SIG_reg[15][8]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][8]_srl16_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0053FF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(1),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(1),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      O => \SRL_SIG_reg[15][8]_srl16_i_3__0_n_5\
    );
\SRL_SIG_reg[15][8]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(0),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][8]_srl16_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFFFAC00AC"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(0),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(0),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I5 => \p_lcssa788810_i_fu_106_reg[7]_0\(0),
      O => \SRL_SIG_reg[15][8]_srl16_i_5_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF99FFF0009900F0"
    )
        port map (
      I0 => \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5\,
      I1 => \SRL_SIG_reg[15][9]_srl16_i_3_n_5\,
      I2 => \SRL_SIG_reg[15][9]_srl16_i_4_n_5\,
      I3 => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\,
      I4 => odd_col_reg_783_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(1),
      O => \in\(9)
    );
\SRL_SIG_reg[15][9]_srl16_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \SRL_SIG_reg[15][8]_srl16_i_5_n_5\,
      I1 => \SRL_SIG_reg[15][8]_srl16_i_3__0_n_5\,
      I2 => \SRL_SIG_reg[15][9]_srl16_i_4_n_5\,
      O => \SRL_SIG_reg[15][9]_srl16_i_2__0_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACFF53"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(2),
      I1 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(2),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(2),
      O => \SRL_SIG_reg[15][9]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCA00CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(1),
      I1 => \p_lcssa788810_i_fu_106_reg[7]_0\(1),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      O => \SRL_SIG_reg[15][9]_srl16_i_4_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => bPassThru_422_or_420_In_loc_channel_dout,
      I1 => tmp_reg_803_pp0_iter1_reg,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      O => \SRL_SIG_reg[15][9]_srl16_i_5_n_5\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8A0000AA8A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => tmp_reg_803_pp0_iter1_reg,
      I2 => \icmp_ln732_reg_789[0]_i_2_n_5\,
      I3 => stream_in_hresampled_full_n,
      I4 => flow_control_loop_pipe_sequential_init_U_n_28,
      I5 => stream_in_vresampled_empty_n,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_subdone,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_5,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\cmp150_i_reg_793_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp150_i_reg_793_reg_n_5_[0]\,
      Q => cmp150_i_reg_793_pp0_iter1_reg,
      R => '0'
    );
\cmp150_i_reg_793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \cmp150_i_reg_793_reg_n_5_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_52
     port map (
      D(12 downto 0) => add_ln724_fu_263_p2(12 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_77,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_78,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      E(0) => pixbuf_y_5_fu_122,
      Q(7 downto 0) => pixbuf_y_10_fu_126(7 downto 0),
      S(6) => flow_control_loop_pipe_sequential_init_U_n_70,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_71,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_72,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_73,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_74,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_75,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_76,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[4]\(1 downto 0) => \ap_CS_fsm_reg[4]\(1 downto 0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_0\,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_28,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_3(0) => ap_sig_allocacmp_x_3(0),
      cmp150_i_reg_7930 => cmp150_i_reg_7930,
      \cmp150_i_reg_793_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_26,
      \cmp150_i_reg_793_reg[0]_0\ => \cmp150_i_reg_793_reg_n_5_[0]\,
      cmp36727_i_reg_426 => cmp36727_i_reg_426,
      \cmp36727_i_reg_426_reg[0]\(1 downto 0) => \cmp36727_i_reg_426_reg[0]\(1 downto 0),
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_ready,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg(0) => x_fu_118,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg_0(0) => pixbuf_y_10_fu_126_0,
      icmp_ln724_fu_257_p2 => icmp_ln724_fu_257_p2,
      \icmp_ln724_reg_767_reg[0]\(12 downto 0) => \icmp_ln724_reg_767_reg[0]_0\(12 downto 0),
      \icmp_ln724_reg_767_reg[0]_0\(12) => \x_fu_118_reg_n_5_[12]\,
      \icmp_ln724_reg_767_reg[0]_0\(11) => \x_fu_118_reg_n_5_[11]\,
      \icmp_ln724_reg_767_reg[0]_0\(10) => \x_fu_118_reg_n_5_[10]\,
      \icmp_ln724_reg_767_reg[0]_0\(9) => \x_fu_118_reg_n_5_[9]\,
      \icmp_ln724_reg_767_reg[0]_0\(8) => \x_fu_118_reg_n_5_[8]\,
      \icmp_ln724_reg_767_reg[0]_0\(7) => \x_fu_118_reg_n_5_[7]\,
      \icmp_ln724_reg_767_reg[0]_0\(6) => \x_fu_118_reg_n_5_[6]\,
      \icmp_ln724_reg_767_reg[0]_0\(5) => \x_fu_118_reg_n_5_[5]\,
      \icmp_ln724_reg_767_reg[0]_0\(4) => \x_fu_118_reg_n_5_[4]\,
      \icmp_ln724_reg_767_reg[0]_0\(3) => \x_fu_118_reg_n_5_[3]\,
      \icmp_ln724_reg_767_reg[0]_0\(2) => \x_fu_118_reg_n_5_[2]\,
      \icmp_ln724_reg_767_reg[0]_0\(1) => \x_fu_118_reg_n_5_[1]\,
      \icmp_ln724_reg_767_reg[0]_0\(0) => \x_fu_118_reg_n_5_[0]\,
      icmp_ln732_reg_789 => icmp_ln732_reg_789,
      \icmp_ln732_reg_789_reg[0]\(11 downto 0) => \icmp_ln732_reg_789_reg[0]_0\(11 downto 0),
      \odd_col_reg_783_reg[0]\ => \icmp_ln732_reg_789[0]_i_2_n_5\,
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_69,
      \pixbuf_y_10_fu_126_reg[0]\ => \icmp_ln724_reg_767_reg_n_5_[0]\,
      \pixbuf_y_10_fu_126_reg[7]\(7 downto 0) => \pixbuf_y_10_fu_126_reg[7]_0\(7 downto 0),
      \pixbuf_y_2_load_reg_438_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_2_load_reg_438_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_2_load_reg_438_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_2_load_reg_438_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_2_load_reg_438_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_2_load_reg_438_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_2_load_reg_438_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_36,
      \pixbuf_y_2_load_reg_438_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_37,
      \pixbuf_y_3_load_reg_443_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_38,
      \pixbuf_y_3_load_reg_443_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_39,
      \pixbuf_y_3_load_reg_443_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_40,
      \pixbuf_y_3_load_reg_443_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_41,
      \pixbuf_y_3_load_reg_443_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      \pixbuf_y_3_load_reg_443_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      \pixbuf_y_3_load_reg_443_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      \pixbuf_y_3_load_reg_443_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      \pixbuf_y_4_load_reg_448_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_46,
      \pixbuf_y_4_load_reg_448_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_47,
      \pixbuf_y_4_load_reg_448_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_48,
      \pixbuf_y_4_load_reg_448_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_49,
      \pixbuf_y_4_load_reg_448_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_50,
      \pixbuf_y_4_load_reg_448_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_51,
      \pixbuf_y_4_load_reg_448_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_52,
      \pixbuf_y_4_load_reg_448_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_53,
      \pixbuf_y_7_fu_130_reg[0]\ => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      \pixbuf_y_7_fu_130_reg[7]\(7 downto 0) => \pixbuf_y_7_fu_130_reg[7]_0\(7 downto 0),
      \pixbuf_y_7_fu_130_reg[7]_0\(7 downto 0) => \^pixbuf_y_8_fu_134_reg[7]_0\(7 downto 0),
      \pixbuf_y_8_fu_134_reg[7]\(7 downto 0) => \pixbuf_y_8_fu_134_reg[7]_1\(7 downto 0),
      \pixbuf_y_8_fu_134_reg[7]_0\(7 downto 0) => \^pixbuf_y_9_fu_138_reg[7]_0\(7 downto 0),
      \pixbuf_y_9_fu_138_reg[7]\(7 downto 0) => \pixbuf_y_9_fu_138_reg[7]_1\(7 downto 0),
      \pixbuf_y_9_fu_138_reg[7]_0\(7 downto 0) => \^pixbuf_y_5_fu_122_reg[7]_0\(7 downto 0),
      select_ln685_reg_416(0) => select_ln685_reg_416(0),
      \select_ln685_reg_416_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_83,
      \select_ln685_reg_416_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_84,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      tmp_reg_803_pp0_iter1_reg => tmp_reg_803_pp0_iter1_reg
    );
\icmp_ln724_reg_767_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln724_reg_767_reg_n_5_[0]\,
      Q => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln724_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_fu_257_p2,
      Q => \icmp_ln724_reg_767_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln732_fu_287_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln732_fu_287_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln732_fu_287_p2,
      CO(5) => icmp_ln732_fu_287_p2_carry_n_7,
      CO(4) => icmp_ln732_fu_287_p2_carry_n_8,
      CO(3) => icmp_ln732_fu_287_p2_carry_n_9,
      CO(2) => icmp_ln732_fu_287_p2_carry_n_10,
      CO(1) => icmp_ln732_fu_287_p2_carry_n_11,
      CO(0) => icmp_ln732_fu_287_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_77,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_78,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      O(7 downto 0) => NLW_icmp_ln732_fu_287_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => flow_control_loop_pipe_sequential_init_U_n_70,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_71,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_72,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_73,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_74,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_75,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_76
    );
\icmp_ln732_reg_789[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      O => \icmp_ln732_reg_789[0]_i_2_n_5\
    );
\icmp_ln732_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7930,
      D => icmp_ln732_fu_287_p2,
      Q => icmp_ln732_reg_789,
      R => '0'
    );
\odd_col_reg_783_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_783,
      Q => odd_col_reg_783_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7930,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => odd_col_reg_783,
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(0),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(0),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(0)
    );
\p_0_0_0480783_lcssa798_i_fu_98[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(1),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(1),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(1)
    );
\p_0_0_0480783_lcssa798_i_fu_98[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => trunc_ln730_reg_771_pp0_iter1_reg,
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      I3 => \p_lcssa788810_i_fu_106_reg[7]_0\(2),
      I4 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(2),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(2)
    );
\p_0_0_0480783_lcssa798_i_fu_98[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(3),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(3)
    );
\p_0_0_0480783_lcssa798_i_fu_98[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(4),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(4),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(4)
    );
\p_0_0_0480783_lcssa798_i_fu_98[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(5),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(5),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(5)
    );
\p_0_0_0480783_lcssa798_i_fu_98[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(6),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(6),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(6)
    );
\p_0_0_0480783_lcssa798_i_fu_98[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(7),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      O => \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(7)
    );
\p_0_0_0786_lcssa804_i_fu_102[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(0),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(0),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(0)
    );
\p_0_0_0786_lcssa804_i_fu_102[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_110_reg[7]\(1),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(1),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(1)
    );
\p_0_0_0786_lcssa804_i_fu_102[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => trunc_ln730_reg_771_pp0_iter1_reg,
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      I3 => \p_lcssa789813_i_fu_110_reg[7]\(2),
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(2),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(2)
    );
\p_0_0_0786_lcssa804_i_fu_102[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(3),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(3)
    );
\p_0_0_0786_lcssa804_i_fu_102[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(4),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(4),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(4)
    );
\p_0_0_0786_lcssa804_i_fu_102[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(5),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(5),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(5)
    );
\p_0_0_0786_lcssa804_i_fu_102[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(6),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(6)
    );
\p_0_0_0786_lcssa804_i_fu_102[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(7),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      O => \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(7)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_2(0)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_2(1)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_2(2)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_2(3)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_2(4)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_2(5)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_2(6)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_2(7)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(8),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(9),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_1(1)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(10),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_1(2)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(11),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_1(3)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(12),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_1(4)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(13),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_1(5)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(14),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_1(6)
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(15),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_1(7)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(0),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(0)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(1),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(1)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(2),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(2)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(3),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(3)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(4),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(4)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(5),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(5)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(6),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(6)
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(7)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(8),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(0)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(9),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(1)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(10),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(2)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(11),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(3)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(12),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(4)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(13),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(5)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(14),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(6)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808800000000"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_28,
      I2 => stream_in_hresampled_full_n,
      I3 => \icmp_ln732_reg_789[0]_i_2_n_5\,
      I4 => tmp_reg_803_pp0_iter1_reg,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => empty_n_reg(0)
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAA8AAAAAA"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \out\(15),
      O => \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(7)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(0),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(0)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(1),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(1)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(2),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(2)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(3),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(3)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(4),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(4)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(5),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(5)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(6),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(6)
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFF20202000"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      I1 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => cmp150_i_reg_793_pp0_iter1_reg,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7),
      O => \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(7)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(8),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      O => \trunc_ln730_reg_771_reg[0]_0\(0)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(9),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      O => \trunc_ln730_reg_771_reg[0]_0\(1)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(10),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      O => \trunc_ln730_reg_771_reg[0]_0\(2)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(11),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      O => \trunc_ln730_reg_771_reg[0]_0\(3)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(12),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      O => \trunc_ln730_reg_771_reg[0]_0\(4)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(13),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      O => \trunc_ln730_reg_771_reg[0]_0\(5)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(14),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      O => \trunc_ln730_reg_771_reg[0]_0\(6)
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \out\(15),
      I1 => trunc_ln730_reg_771,
      I2 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I3 => icmp_ln732_reg_789,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      O => \trunc_ln730_reg_771_reg[0]_0\(7)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(16),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(0),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(17),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(1),
      O => ap_enable_reg_pp0_iter1_reg_0(1)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(18),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(2),
      O => ap_enable_reg_pp0_iter1_reg_0(2)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(19),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(3),
      O => ap_enable_reg_pp0_iter1_reg_0(3)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(20),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(4),
      O => ap_enable_reg_pp0_iter1_reg_0(4)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(21),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(5),
      O => ap_enable_reg_pp0_iter1_reg_0(5)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(22),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(6),
      O => ap_enable_reg_pp0_iter1_reg_0(6)
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \out\(23),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln732_reg_789,
      I3 => \icmp_ln724_reg_767_reg_n_5_[0]\,
      I4 => \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(7),
      O => ap_enable_reg_pp0_iter1_reg_0(7)
    );
\p_lcssa788810_i_fu_106[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(0),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(0),
      O => \p_lcssa788810_i_fu_106_reg[7]\(0)
    );
\p_lcssa788810_i_fu_106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(1),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(1),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(1),
      O => \p_lcssa788810_i_fu_106_reg[7]\(1)
    );
\p_lcssa788810_i_fu_106[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(2),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(2),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(2),
      O => \p_lcssa788810_i_fu_106_reg[7]\(2)
    );
\p_lcssa788810_i_fu_106[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(3),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(3),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(3),
      O => \p_lcssa788810_i_fu_106_reg[7]\(3)
    );
\p_lcssa788810_i_fu_106[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(4),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(4),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(4),
      O => \p_lcssa788810_i_fu_106_reg[7]\(4)
    );
\p_lcssa788810_i_fu_106[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(5),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(5),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(5),
      O => \p_lcssa788810_i_fu_106_reg[7]\(5)
    );
\p_lcssa788810_i_fu_106[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(6),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(6),
      I4 => \p_lcssa788810_i_fu_106_reg[7]_0\(6),
      O => \p_lcssa788810_i_fu_106_reg[7]\(6)
    );
\p_lcssa788810_i_fu_106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB00B00000000000"
    )
        port map (
      I0 => stream_in_vresampled_empty_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_28,
      I2 => stream_in_hresampled_full_n,
      I3 => \icmp_ln732_reg_789[0]_i_2_n_5\,
      I4 => tmp_reg_803_pp0_iter1_reg,
      I5 => \ap_CS_fsm_reg[4]\(1),
      O => E(0)
    );
\p_lcssa788810_i_fu_106[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC0CA"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_106_reg[7]_0\(7),
      I1 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7),
      O => \p_lcssa788810_i_fu_106_reg[7]\(7)
    );
\p_lcssa789813_i_fu_110[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFCAC0"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(0),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(0),
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => trunc_ln730_reg_771_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(0),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(0)
    );
\p_lcssa789813_i_fu_110[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(1),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(1),
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(1),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(1)
    );
\p_lcssa789813_i_fu_110[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(2),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(2),
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(2),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(2)
    );
\p_lcssa789813_i_fu_110[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(3),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(3),
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(3),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(3)
    );
\p_lcssa789813_i_fu_110[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB8BB888"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(4),
      I1 => cmp150_i_reg_793_pp0_iter1_reg,
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(4),
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(4),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(4)
    );
\p_lcssa789813_i_fu_110[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(5),
      I1 => trunc_ln730_reg_771_pp0_iter1_reg,
      I2 => cmp150_i_reg_793_pp0_iter1_reg,
      I3 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(5),
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(5),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(5)
    );
\p_lcssa789813_i_fu_110[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AACFAAC0"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(6),
      I1 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(6),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_lcssa789813_i_fu_110_reg[7]\(6),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(6)
    );
\p_lcssa789813_i_fu_110[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC00AC"
    )
        port map (
      I0 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7),
      I1 => \p_lcssa789813_i_fu_110_reg[7]\(7),
      I2 => trunc_ln730_reg_771_pp0_iter1_reg,
      I3 => cmp150_i_reg_793_pp0_iter1_reg,
      I4 => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7),
      O => \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(7)
    );
\pixbuf_y_10_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => pixbuf_y_10_fu_126(0),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => pixbuf_y_10_fu_126(1),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => pixbuf_y_10_fu_126(2),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => pixbuf_y_10_fu_126(3),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => pixbuf_y_10_fu_126(4),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => pixbuf_y_10_fu_126(5),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => pixbuf_y_10_fu_126(6),
      R => '0'
    );
\pixbuf_y_10_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_10_fu_126_0,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => pixbuf_y_10_fu_126(7),
      R => '0'
    );
\pixbuf_y_1_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(0),
      O => D(0)
    );
\pixbuf_y_1_fu_126[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(1),
      O => D(1)
    );
\pixbuf_y_1_fu_126[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(2),
      O => D(2)
    );
\pixbuf_y_1_fu_126[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(3),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(3),
      O => D(3)
    );
\pixbuf_y_1_fu_126[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(4),
      O => D(4)
    );
\pixbuf_y_1_fu_126[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(5),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(5),
      O => D(5)
    );
\pixbuf_y_1_fu_126[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(6),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(6),
      O => D(6)
    );
\pixbuf_y_1_fu_126[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^q\(7),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => \pixbuf_y_1_fu_126_reg[7]\(7),
      O => D(7)
    );
\pixbuf_y_4_fu_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln724_reg_767_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm_reg[4]\(1),
      O => \icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0\(0)
    );
\pixbuf_y_5_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_5_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^pixbuf_y_5_fu_122_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^q\(0),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^q\(1),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^q\(2),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^q\(3),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^q\(4),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^q\(5),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^q\(6),
      R => '0'
    );
\pixbuf_y_7_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^q\(7),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_8_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^pixbuf_y_8_fu_134_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_9_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_5_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^pixbuf_y_9_fu_138_reg[7]_0\(7),
      R => '0'
    );
\tmp_reg_803_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_803,
      Q => tmp_reg_803_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7930,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => tmp_reg_803,
      R => '0'
    );
\trunc_ln730_reg_771_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln730_reg_771,
      Q => trunc_ln730_reg_771_pp0_iter1_reg,
      R => '0'
    );
\trunc_ln730_reg_771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp150_i_reg_7930,
      D => ap_sig_allocacmp_x_3(0),
      Q => trunc_ln730_reg_771,
      R => '0'
    );
\x_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(0),
      Q => \x_fu_118_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(10),
      Q => \x_fu_118_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(11),
      Q => \x_fu_118_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(12),
      Q => \x_fu_118_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(1),
      Q => \x_fu_118_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(2),
      Q => \x_fu_118_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(3),
      Q => \x_fu_118_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(4),
      Q => \x_fu_118_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(5),
      Q => \x_fu_118_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(6),
      Q => \x_fu_118_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(7),
      Q => \x_fu_118_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(8),
      Q => \x_fu_118_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
\x_fu_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_118,
      D => add_ln724_fu_263_p2(9),
      Q => \x_fu_118_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_25
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is
  port (
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pixbuf_y_4_fu_154_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_158_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_1_fu_142_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg : out STD_LOGIC;
    \pixbuf_y_3_fu_150_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_6_reg_838_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : in STD_LOGIC;
    not_bPassThru_i_reg_445 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    p_0_1_0_0_0738_lcssa762_i_fu_84 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_2_0_0_0740_lcssa765_i_fu_88 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : in STD_LOGIC;
    cmp36727_i_reg_450 : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    \pixbuf_y_3_fu_150_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_4_fu_154_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_5_fu_158_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pixbuf_y_2_fu_146_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    loopWidth_reg_440 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln732_reg_820_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_reg_834_reg[0]_0\ : in STD_LOGIC;
    \add_ln846_1_fu_527_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln849_1_fu_579_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa789813_i_fu_116_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa788810_i_fu_112_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0786_lcssa804_i_fu_108_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln851_reg_854_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stream_out_hresampled_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC
  );
end bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2;

architecture STRUCTURE of bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2 is
  signal \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\ : STD_LOGIC;
  signal add_ln724_fu_297_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln846_1_fu_527_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln846_1_fu_527_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_10 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_11 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_12 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_5 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_6 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_7 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_8 : STD_LOGIC;
  signal add_ln846_1_fu_527_p2_carry_n_9 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln849_1_fu_579_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_10 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_11 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_12 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_5 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_6 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_7 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_8 : STD_LOGIC;
  signal add_ln849_1_fu_579_p2_carry_n_9 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_x_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cmp148_i_reg_8240 : STD_LOGIC;
  signal cmp148_i_reg_824_pp0_iter1_reg : STD_LOGIC;
  signal \cmp148_i_reg_824_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready : STD_LOGIC;
  signal icmp_ln724_fu_291_p2 : STD_LOGIC;
  signal \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln724_reg_810_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln732_fu_317_p2 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln732_fu_317_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln732_reg_820 : STD_LOGIC;
  signal odd_col_reg_814 : STD_LOGIC;
  signal odd_col_reg_814_pp0_iter1_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_cast17_i_cast_reg_805 : STD_LOGIC;
  signal pixbuf_y_1_fu_142 : STD_LOGIC;
  signal \^pixbuf_y_1_fu_142_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_fu_146_0 : STD_LOGIC;
  signal \^pixbuf_y_3_fu_150_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_4_fu_154_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pixbuf_y_5_fu_158_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_6_reg_8380 : STD_LOGIC;
  signal pixbuf_y_8_reg_849 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^push\ : STD_LOGIC;
  signal select_ln814_3_fu_470_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln814_5_fu_484_p3 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal select_ln851_fu_610_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln851_reg_854 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln851_reg_854[7]_i_1_n_5\ : STD_LOGIC;
  signal tmp_reg_834 : STD_LOGIC;
  signal tmp_reg_834_pp0_iter1_reg : STD_LOGIC;
  signal tmp_reg_834_pp0_iter2_reg : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_138_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln846_fu_507_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln849_fu_559_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln846_1_fu_527_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln846_1_fu_527_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln849_1_fu_579_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln849_1_fu_579_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln732_fu_317_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_8__0\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_9__0\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_1__2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[0]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[1]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[2]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[3]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[4]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[5]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[6]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \filt_res1_fu_76[7]_i_1\ : label is "soft_lutpair591";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln732_fu_317_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__3\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__3\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[0]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[1]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[2]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[3]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[4]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[5]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[6]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \p_0_0_0480783_lcssa798_i_fu_104[7]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[0]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[1]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[2]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[3]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[4]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[5]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[6]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \p_0_0_0786_lcssa804_i_fu_108[7]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \p_0_0_0_0_0536736_lcssa759_i_fu_80[7]_i_1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \p_0_1_0_0_0744790_lcssa816_i_fu_120[7]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[0]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[1]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[2]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[3]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[4]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[5]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[6]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \p_lcssa788810_i_fu_112[7]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[0]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[1]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[2]_i_1\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[3]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[4]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[5]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[6]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \p_lcssa789813_i_fu_116[7]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \pixbuf_y_15_fu_132[7]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \pixbuf_y_18_fu_144[7]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[0]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[1]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[2]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[3]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[4]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[5]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[6]_i_1\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \select_ln851_reg_854[7]_i_2\ : label is "soft_lutpair591";
begin
  \pixbuf_y_1_fu_142_reg[7]_0\(7 downto 0) <= \^pixbuf_y_1_fu_142_reg[7]_0\(7 downto 0);
  \pixbuf_y_3_fu_150_reg[7]_0\(7 downto 0) <= \^pixbuf_y_3_fu_150_reg[7]_0\(7 downto 0);
  \pixbuf_y_4_fu_154_reg[7]_0\(7 downto 0) <= \^pixbuf_y_4_fu_154_reg[7]_0\(7 downto 0);
  \pixbuf_y_5_fu_158_reg[7]_0\(7 downto 0) <= \^pixbuf_y_5_fu_158_reg[7]_0\(7 downto 0);
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200000"
    )
        port map (
      I0 => stream_out_hresampled_full_n,
      I1 => flow_control_loop_pipe_sequential_init_U_n_14,
      I2 => stream_csc_empty_n,
      I3 => \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\,
      I4 => \ap_CS_fsm_reg[4]\(1),
      O => \^push\
    );
\SRL_SIG_reg[15][0]_srl16_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(0),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(0),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln732_reg_820,
      I1 => \icmp_ln724_reg_810_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      O => \SRL_SIG_reg[15][0]_srl16_i_8__0_n_5\
    );
\SRL_SIG_reg[15][0]_srl16_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => tmp_reg_834_pp0_iter2_reg,
      I2 => bPassThru_422_or_420_Out_loc_channel_dout,
      O => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(2),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(3),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(4),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(5),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(6),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(7),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(1),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(1),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => ap_enable_reg_pp0_iter3,
      O => \in\(23)
    );
\SRL_SIG_reg[15][2]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(2),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(2),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][3]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(3),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(3),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][4]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(4),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(4),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(5),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(5),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(6),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(6),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => pixbuf_y_8_reg_849(7),
      I1 => p_cast17_i_cast_reg_805,
      I2 => Q(7),
      I3 => \SRL_SIG_reg[15][0]_srl16_i_9__0_n_5\,
      I4 => \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(0),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => select_ln851_reg_854(1),
      I1 => ap_enable_reg_pp0_iter3,
      I2 => tmp_reg_834_pp0_iter2_reg,
      I3 => bPassThru_422_or_420_Out_loc_channel_dout,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      O => \in\(9)
    );
add_ln846_1_fu_527_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln846_1_fu_527_p2_carry_n_5,
      CO(6) => add_ln846_1_fu_527_p2_carry_n_6,
      CO(5) => add_ln846_1_fu_527_p2_carry_n_7,
      CO(4) => add_ln846_1_fu_527_p2_carry_n_8,
      CO(3) => add_ln846_1_fu_527_p2_carry_n_9,
      CO(2) => add_ln846_1_fu_527_p2_carry_n_10,
      CO(1) => add_ln846_1_fu_527_p2_carry_n_11,
      CO(0) => add_ln846_1_fu_527_p2_carry_n_12,
      DI(7) => add_ln846_1_fu_527_p2_carry_i_1_n_5,
      DI(6) => add_ln846_1_fu_527_p2_carry_i_2_n_5,
      DI(5) => add_ln846_1_fu_527_p2_carry_i_3_n_5,
      DI(4) => add_ln846_1_fu_527_p2_carry_i_4_n_5,
      DI(3) => add_ln846_1_fu_527_p2_carry_i_5_n_5,
      DI(2) => add_ln846_1_fu_527_p2_carry_i_6_n_5,
      DI(1 downto 0) => zext_ln846_fu_507_p1(1 downto 0),
      O(7 downto 2) => add_ln846_1_fu_527_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln846_1_fu_527_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7) => add_ln846_1_fu_527_p2_carry_i_9_n_5,
      S(6) => add_ln846_1_fu_527_p2_carry_i_10_n_5,
      S(5) => add_ln846_1_fu_527_p2_carry_i_11_n_5,
      S(4) => add_ln846_1_fu_527_p2_carry_i_12_n_5,
      S(3) => add_ln846_1_fu_527_p2_carry_i_13_n_5,
      S(2) => add_ln846_1_fu_527_p2_carry_i_14_n_5,
      S(1) => add_ln846_1_fu_527_p2_carry_i_15_n_5,
      S(0) => add_ln846_1_fu_527_p2_carry_i_16_n_5
    );
\add_ln846_1_fu_527_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln846_1_fu_527_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln846_1_fu_527_p2(9),
      CO(0) => \NLW_add_ln846_1_fu_527_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => select_ln814_5_fu_484_p3(7),
      O(7 downto 1) => \NLW_add_ln846_1_fu_527_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln846_1_fu_527_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln846_1_fu_527_p2_carry__0_i_2_n_5\
    );
\add_ln846_1_fu_527_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(7),
      O => select_ln814_5_fu_484_p3(7)
    );
\add_ln846_1_fu_527_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01155440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(6),
      I2 => \add_ln846_1_fu_527_p2_carry__0_0\(7),
      I3 => \p_lcssa788810_i_fu_112_reg[7]\(7),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(7),
      O => \add_ln846_1_fu_527_p2_carry__0_i_2_n_5\
    );
add_ln846_1_fu_527_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(6),
      I3 => \add_ln846_1_fu_527_p2_carry__0_0\(6),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(5),
      O => add_ln846_1_fu_527_p2_carry_i_1_n_5
    );
add_ln846_1_fu_527_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(5),
      I3 => add_ln846_1_fu_527_p2_carry_i_2_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(6),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(6),
      O => add_ln846_1_fu_527_p2_carry_i_10_n_5
    );
add_ln846_1_fu_527_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(4),
      I3 => add_ln846_1_fu_527_p2_carry_i_3_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(5),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(5),
      O => add_ln846_1_fu_527_p2_carry_i_11_n_5
    );
add_ln846_1_fu_527_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(3),
      I3 => add_ln846_1_fu_527_p2_carry_i_4_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(4),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(4),
      O => add_ln846_1_fu_527_p2_carry_i_12_n_5
    );
add_ln846_1_fu_527_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(2),
      I3 => add_ln846_1_fu_527_p2_carry_i_5_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(3),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(3),
      O => add_ln846_1_fu_527_p2_carry_i_13_n_5
    );
add_ln846_1_fu_527_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(1),
      I3 => add_ln846_1_fu_527_p2_carry_i_6_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(2),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(2),
      O => add_ln846_1_fu_527_p2_carry_i_14_n_5
    );
add_ln846_1_fu_527_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F6699"
    )
        port map (
      I0 => \add_ln846_1_fu_527_p2_carry__0_0\(1),
      I1 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(0),
      I2 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      I3 => \p_lcssa788810_i_fu_112_reg[7]\(1),
      I4 => cmp148_i_reg_824_pp0_iter1_reg,
      O => add_ln846_1_fu_527_p2_carry_i_15_n_5
    );
add_ln846_1_fu_527_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \p_lcssa788810_i_fu_112_reg[7]\(0),
      I1 => \add_ln846_1_fu_527_p2_carry__0_0\(0),
      I2 => cmp148_i_reg_824_pp0_iter1_reg,
      O => add_ln846_1_fu_527_p2_carry_i_16_n_5
    );
add_ln846_1_fu_527_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(5),
      I3 => \add_ln846_1_fu_527_p2_carry__0_0\(5),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(4),
      O => add_ln846_1_fu_527_p2_carry_i_2_n_5
    );
add_ln846_1_fu_527_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(4),
      I3 => \add_ln846_1_fu_527_p2_carry__0_0\(4),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(3),
      O => add_ln846_1_fu_527_p2_carry_i_3_n_5
    );
add_ln846_1_fu_527_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(3),
      I3 => \add_ln846_1_fu_527_p2_carry__0_0\(3),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(2),
      O => add_ln846_1_fu_527_p2_carry_i_4_n_5
    );
add_ln846_1_fu_527_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8B888"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(2),
      I3 => \add_ln846_1_fu_527_p2_carry__0_0\(2),
      I4 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(1),
      O => add_ln846_1_fu_527_p2_carry_i_5_n_5
    );
add_ln846_1_fu_527_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \add_ln846_1_fu_527_p2_carry__0_0\(1),
      I1 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(0),
      I3 => cmp148_i_reg_824_pp0_iter1_reg,
      I4 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      O => add_ln846_1_fu_527_p2_carry_i_6_n_5
    );
add_ln846_1_fu_527_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(1),
      O => zext_ln846_fu_507_p1(1)
    );
add_ln846_1_fu_527_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(0),
      O => zext_ln846_fu_507_p1(0)
    );
add_ln846_1_fu_527_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(6),
      I3 => add_ln846_1_fu_527_p2_carry_i_1_n_5,
      I4 => \add_ln846_1_fu_527_p2_carry__0_0\(7),
      I5 => \p_lcssa788810_i_fu_112_reg[7]\(7),
      O => add_ln846_1_fu_527_p2_carry_i_9_n_5
    );
add_ln849_1_fu_579_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln849_1_fu_579_p2_carry_n_5,
      CO(6) => add_ln849_1_fu_579_p2_carry_n_6,
      CO(5) => add_ln849_1_fu_579_p2_carry_n_7,
      CO(4) => add_ln849_1_fu_579_p2_carry_n_8,
      CO(3) => add_ln849_1_fu_579_p2_carry_n_9,
      CO(2) => add_ln849_1_fu_579_p2_carry_n_10,
      CO(1) => add_ln849_1_fu_579_p2_carry_n_11,
      CO(0) => add_ln849_1_fu_579_p2_carry_n_12,
      DI(7) => add_ln849_1_fu_579_p2_carry_i_1_n_5,
      DI(6) => add_ln849_1_fu_579_p2_carry_i_2_n_5,
      DI(5) => add_ln849_1_fu_579_p2_carry_i_3_n_5,
      DI(4) => add_ln849_1_fu_579_p2_carry_i_4_n_5,
      DI(3) => add_ln849_1_fu_579_p2_carry_i_5_n_5,
      DI(2) => add_ln849_1_fu_579_p2_carry_i_6_n_5,
      DI(1) => select_ln814_3_fu_470_p3(0),
      DI(0) => zext_ln849_fu_559_p1(0),
      O(7 downto 2) => add_ln849_1_fu_579_p2(7 downto 2),
      O(1 downto 0) => NLW_add_ln849_1_fu_579_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7) => add_ln849_1_fu_579_p2_carry_i_9_n_5,
      S(6) => add_ln849_1_fu_579_p2_carry_i_10_n_5,
      S(5) => add_ln849_1_fu_579_p2_carry_i_11_n_5,
      S(4) => add_ln849_1_fu_579_p2_carry_i_12_n_5,
      S(3) => add_ln849_1_fu_579_p2_carry_i_13_n_5,
      S(2) => add_ln849_1_fu_579_p2_carry_i_14_n_5,
      S(1) => add_ln849_1_fu_579_p2_carry_i_15_n_5,
      S(0) => add_ln849_1_fu_579_p2_carry_i_16_n_5
    );
\add_ln849_1_fu_579_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln849_1_fu_579_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln849_1_fu_579_p2(9),
      CO(0) => \NLW_add_ln849_1_fu_579_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => select_ln814_3_fu_470_p3(7),
      O(7 downto 1) => \NLW_add_ln849_1_fu_579_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln849_1_fu_579_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln849_1_fu_579_p2_carry__0_i_2_n_5\
    );
\add_ln849_1_fu_579_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(7),
      O => select_ln814_3_fu_470_p3(7)
    );
\add_ln849_1_fu_579_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01155440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(6),
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(7),
      I3 => \add_ln849_1_fu_579_p2_carry__0_0\(7),
      I4 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(7),
      O => \add_ln849_1_fu_579_p2_carry__0_i_2_n_5\
    );
add_ln849_1_fu_579_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA5440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(5),
      I2 => \add_ln849_1_fu_579_p2_carry__0_0\(6),
      I3 => \p_lcssa789813_i_fu_116_reg[7]\(6),
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      O => add_ln849_1_fu_579_p2_carry_i_1_n_5
    );
add_ln849_1_fu_579_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(5),
      I3 => add_ln849_1_fu_579_p2_carry_i_2_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(6),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(6),
      O => add_ln849_1_fu_579_p2_carry_i_10_n_5
    );
add_ln849_1_fu_579_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(4),
      I3 => add_ln849_1_fu_579_p2_carry_i_3_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(5),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(5),
      O => add_ln849_1_fu_579_p2_carry_i_11_n_5
    );
add_ln849_1_fu_579_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(3),
      I3 => add_ln849_1_fu_579_p2_carry_i_4_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(4),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(4),
      O => add_ln849_1_fu_579_p2_carry_i_12_n_5
    );
add_ln849_1_fu_579_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(2),
      I3 => add_ln849_1_fu_579_p2_carry_i_5_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(3),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(3),
      O => add_ln849_1_fu_579_p2_carry_i_13_n_5
    );
add_ln849_1_fu_579_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(1),
      I3 => add_ln849_1_fu_579_p2_carry_i_6_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(2),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(2),
      O => add_ln849_1_fu_579_p2_carry_i_14_n_5
    );
add_ln849_1_fu_579_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => \add_ln849_1_fu_579_p2_carry__0_0\(1),
      I1 => \p_lcssa789813_i_fu_116_reg[7]\(1),
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(0),
      I3 => cmp148_i_reg_824_pp0_iter1_reg,
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      O => add_ln849_1_fu_579_p2_carry_i_15_n_5
    );
add_ln849_1_fu_579_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \p_lcssa789813_i_fu_116_reg[7]\(0),
      I1 => \add_ln849_1_fu_579_p2_carry__0_0\(0),
      I2 => cmp148_i_reg_824_pp0_iter1_reg,
      O => add_ln849_1_fu_579_p2_carry_i_16_n_5
    );
add_ln849_1_fu_579_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA5440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(4),
      I2 => \add_ln849_1_fu_579_p2_carry__0_0\(5),
      I3 => \p_lcssa789813_i_fu_116_reg[7]\(5),
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      O => add_ln849_1_fu_579_p2_carry_i_2_n_5
    );
add_ln849_1_fu_579_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA5440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(3),
      I2 => \add_ln849_1_fu_579_p2_carry__0_0\(4),
      I3 => \p_lcssa789813_i_fu_116_reg[7]\(4),
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      O => add_ln849_1_fu_579_p2_carry_i_3_n_5
    );
add_ln849_1_fu_579_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA5440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(2),
      I2 => \add_ln849_1_fu_579_p2_carry__0_0\(3),
      I3 => \p_lcssa789813_i_fu_116_reg[7]\(3),
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      O => add_ln849_1_fu_579_p2_carry_i_4_n_5
    );
add_ln849_1_fu_579_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEA5440"
    )
        port map (
      I0 => cmp148_i_reg_824_pp0_iter1_reg,
      I1 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(1),
      I2 => \add_ln849_1_fu_579_p2_carry__0_0\(2),
      I3 => \p_lcssa789813_i_fu_116_reg[7]\(2),
      I4 => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      O => add_ln849_1_fu_579_p2_carry_i_5_n_5
    );
add_ln849_1_fu_579_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => \add_ln849_1_fu_579_p2_carry__0_0\(1),
      I1 => \p_lcssa789813_i_fu_116_reg[7]\(1),
      I2 => cmp148_i_reg_824_pp0_iter1_reg,
      I3 => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      O => add_ln849_1_fu_579_p2_carry_i_6_n_5
    );
add_ln849_1_fu_579_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(0),
      O => select_ln814_3_fu_470_p3(0)
    );
add_ln849_1_fu_579_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(0),
      O => zext_ln849_fu_559_p1(0)
    );
add_ln849_1_fu_579_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8748B748B47B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(6),
      I3 => add_ln849_1_fu_579_p2_carry_i_1_n_5,
      I4 => \add_ln849_1_fu_579_p2_carry__0_0\(7),
      I5 => \p_lcssa789813_i_fu_116_reg[7]\(7),
      O => add_ln849_1_fu_579_p2_carry_i_9_n_5
    );
\ap_CS_fsm[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => flow_control_loop_pipe_sequential_init_U_n_7,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\cmp148_i_reg_824_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp148_i_reg_824_reg_n_5_[0]\,
      Q => cmp148_i_reg_824_pp0_iter1_reg,
      R => '0'
    );
\cmp148_i_reg_824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \cmp148_i_reg_824_reg_n_5_[0]\,
      R => '0'
    );
\filt_res1_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(2),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(0),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(0)
    );
\filt_res1_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(3),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(1),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(1)
    );
\filt_res1_fu_76[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(4),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(2),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(2)
    );
\filt_res1_fu_76[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(5),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(3),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(3)
    );
\filt_res1_fu_76[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(6),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(4),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(4)
    );
\filt_res1_fu_76[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(7),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(5),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(5)
    );
\filt_res1_fu_76[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(8),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(6),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(6)
    );
\filt_res1_fu_76[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => add_ln849_1_fu_579_p2(9),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => \select_ln851_reg_854_reg[7]_0\(7),
      O => \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(7)
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_51
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_63,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_64,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_65,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_66,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_67,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_68,
      E(0) => pixbuf_y_2_fu_146_0,
      Q(7 downto 0) => pixbuf_y_2_fu_146(7 downto 0),
      S(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_84,
      \ap_CS_fsm_reg[4]\(1 downto 0) => \ap_CS_fsm_reg[4]\(1 downto 0),
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm_reg[4]_0\,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_x_2(0) => ap_sig_allocacmp_x_2(0),
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp148_i_reg_8240 => cmp148_i_reg_8240,
      \cmp148_i_reg_824_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \cmp148_i_reg_824_reg[0]_0\ => \cmp148_i_reg_824_reg_n_5_[0]\,
      cmp36727_i_reg_450 => cmp36727_i_reg_450,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_ready,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg(0) => pixbuf_y_1_fu_142,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_83,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg_1 => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg,
      icmp_ln724_fu_291_p2 => icmp_ln724_fu_291_p2,
      \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \icmp_ln724_reg_810_reg[0]\(12) => \x_fu_138_reg_n_5_[12]\,
      \icmp_ln724_reg_810_reg[0]\(11) => \x_fu_138_reg_n_5_[11]\,
      \icmp_ln724_reg_810_reg[0]\(10) => \x_fu_138_reg_n_5_[10]\,
      \icmp_ln724_reg_810_reg[0]\(9) => \x_fu_138_reg_n_5_[9]\,
      \icmp_ln724_reg_810_reg[0]\(8) => \x_fu_138_reg_n_5_[8]\,
      \icmp_ln724_reg_810_reg[0]\(7) => \x_fu_138_reg_n_5_[7]\,
      \icmp_ln724_reg_810_reg[0]\(6) => \x_fu_138_reg_n_5_[6]\,
      \icmp_ln724_reg_810_reg[0]\(5) => \x_fu_138_reg_n_5_[5]\,
      \icmp_ln724_reg_810_reg[0]\(4) => \x_fu_138_reg_n_5_[4]\,
      \icmp_ln724_reg_810_reg[0]\(3) => \x_fu_138_reg_n_5_[3]\,
      \icmp_ln724_reg_810_reg[0]\(2) => \x_fu_138_reg_n_5_[2]\,
      \icmp_ln724_reg_810_reg[0]\(1) => \x_fu_138_reg_n_5_[1]\,
      \icmp_ln724_reg_810_reg[0]\(0) => \x_fu_138_reg_n_5_[0]\,
      icmp_ln732_reg_820 => icmp_ln732_reg_820,
      \icmp_ln732_reg_820_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \icmp_ln732_reg_820_reg[0]_0\(10 downto 0) => \icmp_ln732_reg_820_reg[0]_0\(10 downto 0),
      loopWidth_reg_440(12 downto 0) => loopWidth_reg_440(12 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(7) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(6) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_54,
      p_0_in => p_0_in,
      \pixbuf_y_16_load_reg_462_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_15,
      \pixbuf_y_16_load_reg_462_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_16,
      \pixbuf_y_16_load_reg_462_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_17,
      \pixbuf_y_16_load_reg_462_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_18,
      \pixbuf_y_16_load_reg_462_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_19,
      \pixbuf_y_16_load_reg_462_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_20,
      \pixbuf_y_16_load_reg_462_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_21,
      \pixbuf_y_16_load_reg_462_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_22,
      \pixbuf_y_17_load_reg_467_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_23,
      \pixbuf_y_17_load_reg_467_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_24,
      \pixbuf_y_17_load_reg_467_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      \pixbuf_y_17_load_reg_467_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      \pixbuf_y_17_load_reg_467_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      \pixbuf_y_17_load_reg_467_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      \pixbuf_y_17_load_reg_467_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      \pixbuf_y_17_load_reg_467_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      \pixbuf_y_18_load_reg_472_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_31,
      \pixbuf_y_18_load_reg_472_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \pixbuf_y_18_load_reg_472_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \pixbuf_y_18_load_reg_472_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \pixbuf_y_18_load_reg_472_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \pixbuf_y_18_load_reg_472_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \pixbuf_y_18_load_reg_472_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \pixbuf_y_18_load_reg_472_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \pixbuf_y_2_fu_146_reg[0]\ => \icmp_ln724_reg_810_reg_n_5_[0]\,
      \pixbuf_y_2_fu_146_reg[7]\(7 downto 0) => \pixbuf_y_2_fu_146_reg[7]_0\(7 downto 0),
      \pixbuf_y_3_fu_150_reg[0]\ => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      \pixbuf_y_3_fu_150_reg[7]\(7 downto 0) => \pixbuf_y_3_fu_150_reg[7]_1\(7 downto 0),
      \pixbuf_y_3_fu_150_reg[7]_0\(7 downto 0) => \^pixbuf_y_4_fu_154_reg[7]_0\(7 downto 0),
      \pixbuf_y_4_fu_154_reg[7]\(7 downto 0) => \pixbuf_y_4_fu_154_reg[7]_1\(7 downto 0),
      \pixbuf_y_4_fu_154_reg[7]_0\(7 downto 0) => \^pixbuf_y_5_fu_158_reg[7]_0\(7 downto 0),
      \pixbuf_y_5_fu_158_reg[7]\(7 downto 0) => \pixbuf_y_5_fu_158_reg[7]_1\(7 downto 0),
      \pixbuf_y_5_fu_158_reg[7]_0\(7 downto 0) => \^pixbuf_y_1_fu_142_reg[7]_0\(7 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      tmp_reg_834_pp0_iter1_reg => tmp_reg_834_pp0_iter1_reg,
      tmp_reg_834_pp0_iter2_reg => tmp_reg_834_pp0_iter2_reg,
      \tmp_reg_834_reg[0]\ => \tmp_reg_834_reg[0]_0\,
      \x_fu_138_reg[12]\(12 downto 0) => add_ln724_fu_297_p2(12 downto 0)
    );
\icmp_ln724_reg_810_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln724_reg_810_reg_n_5_[0]\,
      Q => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln724_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln724_fu_291_p2,
      Q => \icmp_ln724_reg_810_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln732_fu_317_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln732_fu_317_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln732_fu_317_p2,
      CO(5) => icmp_ln732_fu_317_p2_carry_n_7,
      CO(4) => icmp_ln732_fu_317_p2_carry_n_8,
      CO(3) => icmp_ln732_fu_317_p2_carry_n_9,
      CO(2) => icmp_ln732_fu_317_p2_carry_n_10,
      CO(1) => icmp_ln732_fu_317_p2_carry_n_11,
      CO(0) => icmp_ln732_fu_317_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_63,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_64,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_65,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_66,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_67,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_68,
      O(7 downto 0) => NLW_icmp_ln732_fu_317_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_61
    );
\icmp_ln732_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_i_reg_8240,
      D => icmp_ln732_fu_317_p2,
      Q => icmp_ln732_reg_820,
      R => '0'
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_out_hresampled_empty_n,
      I2 => v_vcresampler_core_U0_stream_out_hresampled_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_vcresampler_core_U0_stream_out_hresampled_read,
      I2 => stream_out_hresampled_empty_n,
      O => mOutPtr17_out
    );
\odd_col_reg_814_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => odd_col_reg_814,
      Q => odd_col_reg_814_pp0_iter1_reg,
      R => '0'
    );
\odd_col_reg_814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_i_reg_8240,
      D => ap_sig_allocacmp_x_2(0),
      Q => odd_col_reg_814,
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(0),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(0)
    );
\p_0_0_0480783_lcssa798_i_fu_104[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(1),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(1)
    );
\p_0_0_0480783_lcssa798_i_fu_104[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(2),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(2)
    );
\p_0_0_0480783_lcssa798_i_fu_104[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(3),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(3)
    );
\p_0_0_0480783_lcssa798_i_fu_104[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(4),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(4)
    );
\p_0_0_0480783_lcssa798_i_fu_104[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(5),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(5)
    );
\p_0_0_0480783_lcssa798_i_fu_104[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(6),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(6)
    );
\p_0_0_0480783_lcssa798_i_fu_104[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(7),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(7)
    );
\p_0_0_0786_lcssa804_i_fu_108[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(0),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(0)
    );
\p_0_0_0786_lcssa804_i_fu_108[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(1),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(1)
    );
\p_0_0_0786_lcssa804_i_fu_108[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(2),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(2)
    );
\p_0_0_0786_lcssa804_i_fu_108[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(3),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(3)
    );
\p_0_0_0786_lcssa804_i_fu_108[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(4),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(4)
    );
\p_0_0_0786_lcssa804_i_fu_108[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(5),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(5)
    );
\p_0_0_0786_lcssa804_i_fu_108[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(6),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(6)
    );
\p_0_0_0786_lcssa804_i_fu_108[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(7),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(7)
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln724_reg_810_reg_n_5_[0]\,
      I2 => icmp_ln732_reg_820,
      I3 => \ap_CS_fsm_reg[4]\(1),
      I4 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      I2 => \ap_CS_fsm_reg[4]\(1),
      I3 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => E(0)
    );
\p_cast17_i_cast_reg_805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => not_bPassThru_i_reg_445,
      Q => p_cast17_i_cast_reg_805,
      R => '0'
    );
\p_lcssa788810_i_fu_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(0),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(0)
    );
\p_lcssa788810_i_fu_112[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(1),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(1)
    );
\p_lcssa788810_i_fu_112[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(2),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(2)
    );
\p_lcssa788810_i_fu_112[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(3),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(3)
    );
\p_lcssa788810_i_fu_112[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(4),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(4)
    );
\p_lcssa788810_i_fu_112[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(5),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(5)
    );
\p_lcssa788810_i_fu_112[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(6),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(6)
    );
\p_lcssa788810_i_fu_112[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa788810_i_fu_112_reg[7]\(7),
      O => \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(7)
    );
\p_lcssa789813_i_fu_116[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(0),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(0)
    );
\p_lcssa789813_i_fu_116[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(1),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(1)
    );
\p_lcssa789813_i_fu_116[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(2),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(2)
    );
\p_lcssa789813_i_fu_116[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(3),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(3)
    );
\p_lcssa789813_i_fu_116[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(4),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(4)
    );
\p_lcssa789813_i_fu_116[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(5),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(5)
    );
\p_lcssa789813_i_fu_116[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(6),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(6)
    );
\p_lcssa789813_i_fu_116[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      I1 => cmp148_i_reg_824_pp0_iter1_reg,
      I2 => \p_lcssa789813_i_fu_116_reg[7]\(7),
      O => \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(7)
    );
\pixbuf_y_15_fu_132[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \ap_CS_fsm_reg[4]\(1),
      I2 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_enable_reg_pp0_iter3_reg_0(0)
    );
\pixbuf_y_18_fu_144[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => \ap_CS_fsm_reg[4]\(1),
      I2 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0\(0)
    );
\pixbuf_y_1_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_1_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => \^pixbuf_y_1_fu_142_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => pixbuf_y_2_fu_146(0),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => pixbuf_y_2_fu_146(1),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => pixbuf_y_2_fu_146(2),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => pixbuf_y_2_fu_146(3),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => pixbuf_y_2_fu_146(4),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => pixbuf_y_2_fu_146(5),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => pixbuf_y_2_fu_146(6),
      R => '0'
    );
\pixbuf_y_2_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_146_0,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => pixbuf_y_2_fu_146(7),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_3_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \^pixbuf_y_3_fu_150_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_4_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^pixbuf_y_4_fu_154_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_5_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_1_fu_142,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \^pixbuf_y_5_fu_158_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(0),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(0),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(1),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(1),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(2),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(2),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(3),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(3),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(4),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(4),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(5),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(5),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(6),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(6),
      R => '0'
    );
\pixbuf_y_6_reg_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_3_fu_150_reg[7]_0\(7),
      Q => \pixbuf_y_6_reg_838_reg[7]_0\(7),
      R => '0'
    );
\pixbuf_y_8_reg_849[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => pixbuf_y_6_reg_8380
    );
\pixbuf_y_8_reg_849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(0),
      Q => pixbuf_y_8_reg_849(0),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(1),
      Q => pixbuf_y_8_reg_849(1),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(2),
      Q => pixbuf_y_8_reg_849(2),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(3),
      Q => pixbuf_y_8_reg_849(3),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(4),
      Q => pixbuf_y_8_reg_849(4),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(5),
      Q => pixbuf_y_8_reg_849(5),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(6),
      Q => pixbuf_y_8_reg_849(6),
      R => '0'
    );
\pixbuf_y_8_reg_849_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_6_reg_8380,
      D => \^pixbuf_y_5_fu_158_reg[7]_0\(7),
      Q => pixbuf_y_8_reg_849(7),
      R => '0'
    );
\select_ln851_reg_854[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(0),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(2),
      O => select_ln851_fu_610_p3(0)
    );
\select_ln851_reg_854[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(1),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(3),
      O => select_ln851_fu_610_p3(1)
    );
\select_ln851_reg_854[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(2),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(4),
      O => select_ln851_fu_610_p3(2)
    );
\select_ln851_reg_854[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(3),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(5),
      O => select_ln851_fu_610_p3(3)
    );
\select_ln851_reg_854[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(4),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(6),
      O => select_ln851_fu_610_p3(4)
    );
\select_ln851_reg_854[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(5),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(7),
      O => select_ln851_fu_610_p3(5)
    );
\select_ln851_reg_854[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(6),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(8),
      O => select_ln851_fu_610_p3(6)
    );
\select_ln851_reg_854[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln724_reg_810_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => \select_ln851_reg_854[7]_i_1_n_5\
    );
\select_ln851_reg_854[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln851_reg_854_reg[7]_0\(7),
      I1 => odd_col_reg_814_pp0_iter1_reg,
      I2 => add_ln846_1_fu_527_p2(9),
      O => select_ln851_fu_610_p3(7)
    );
\select_ln851_reg_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(0),
      Q => select_ln851_reg_854(0),
      R => '0'
    );
\select_ln851_reg_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(1),
      Q => select_ln851_reg_854(1),
      R => '0'
    );
\select_ln851_reg_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(2),
      Q => select_ln851_reg_854(2),
      R => '0'
    );
\select_ln851_reg_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(3),
      Q => select_ln851_reg_854(3),
      R => '0'
    );
\select_ln851_reg_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(4),
      Q => select_ln851_reg_854(4),
      R => '0'
    );
\select_ln851_reg_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(5),
      Q => select_ln851_reg_854(5),
      R => '0'
    );
\select_ln851_reg_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(6),
      Q => select_ln851_reg_854(6),
      R => '0'
    );
\select_ln851_reg_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln851_reg_854[7]_i_1_n_5\,
      D => select_ln851_fu_610_p3(7),
      Q => select_ln851_reg_854(7),
      R => '0'
    );
\tmp_reg_834_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_block_pp0_stage0_subdone
    );
\tmp_reg_834_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_834,
      Q => tmp_reg_834_pp0_iter1_reg,
      R => '0'
    );
\tmp_reg_834_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_reg_834_pp0_iter1_reg,
      Q => tmp_reg_834_pp0_iter2_reg,
      R => '0'
    );
\tmp_reg_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => cmp148_i_reg_8240,
      D => p_0_in,
      Q => tmp_reg_834,
      R => '0'
    );
\x_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(0),
      Q => \x_fu_138_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(10),
      Q => \x_fu_138_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(11),
      Q => \x_fu_138_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(12),
      Q => \x_fu_138_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(1),
      Q => \x_fu_138_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(2),
      Q => \x_fu_138_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(3),
      Q => \x_fu_138_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(4),
      Q => \x_fu_138_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(5),
      Q => \x_fu_138_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(6),
      Q => \x_fu_138_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(7),
      Q => \x_fu_138_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(8),
      Q => \x_fu_138_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
\x_fu_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_83,
      D => add_ln724_fu_297_p2(9),
      Q => \x_fu_138_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_84
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 is
  port (
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 : out STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \out_x_1_reg_454_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \linebuf_c_1_addr_reg_480_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp33_i_reg_339 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    rev_reg_349 : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    \out_x_fu_90[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    empty_76_reg_334 : in STD_LOGIC;
    \SRL_SIG_reg[15][23]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stream_in_vresampled_empty_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC;
    empty_reg_329 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \select_ln1024_reg_491_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2 is
  signal \SRL_SIG_reg[15][10]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][10]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][11]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][12]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][13]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][14]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][15]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][8]_srl16_i_3_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[15][9]_srl16_i_2_n_5\ : STD_LOGIC;
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln955_fu_235_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln955_fu_235_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln955_fu_235_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_10 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_11 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_12 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_5 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_6 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_7 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_8 : STD_LOGIC;
  signal add_ln955_fu_235_p2_carry_n_9 : STD_LOGIC;
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_empty_reg_212 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_sig_allocacmp_out_x_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready : STD_LOGIC;
  signal icmp_ln955_fu_229_p2 : STD_LOGIC;
  signal \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln955_reg_459_reg_n_5_[0]\ : STD_LOGIC;
  signal linebuf_c_1_addr_reg_4800 : STD_LOGIC;
  signal \^out_x_1_reg_454_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal out_x_fu_90 : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[0]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[10]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[11]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[1]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[2]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[3]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[4]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[5]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[6]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[7]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[8]\ : STD_LOGIC;
  signal \out_x_fu_90_reg_n_5_[9]\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal select_ln1024_reg_491 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1024_reg_4910 : STD_LOGIC;
  signal \stream_in_vresampled_din1__0\ : STD_LOGIC;
  signal \NLW_add_ln955_fu_235_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln955_fu_235_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][11]_srl16_i_2\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_2\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][13]_srl16_i_3\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][15]_srl16_i_2\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__0\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__0\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__0\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__0\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__0\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_2\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][8]_srl16_i_3\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][9]_srl16_i_2\ : label is "soft_lutpair628";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln955_fu_235_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln955_fu_235_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \p_0_2_0_0_0604_lcssa629_i_fu_82[7]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__3\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__4\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair625";
begin
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter3 <= \^ap_enable_reg_pp0_iter3\;
  \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\;
  \out_x_1_reg_454_reg[11]_0\(11 downto 0) <= \^out_x_1_reg_454_reg[11]_0\(11 downto 0);
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => stream_in_vresampled_full_n,
      I1 => ap_block_pp0_stage0_01001,
      I2 => rev_reg_349,
      I3 => Q(2),
      I4 => flow_control_loop_pipe_sequential_init_U_n_9,
      O => \^push\
    );
\SRL_SIG_reg[15][10]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(3),
      I1 => \SRL_SIG_reg[15][10]_srl16_i_2_n_5\,
      I2 => DINADIN(2),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][10]_srl16_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(3),
      I1 => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      O => \SRL_SIG_reg[15][10]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][10]_srl16_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE8EEE80000"
    )
        port map (
      I0 => select_ln1024_reg_491(1),
      I1 => ap_phi_reg_pp0_iter3_empty_reg_212(1),
      I2 => select_ln1024_reg_491(0),
      I3 => ap_phi_reg_pp0_iter3_empty_reg_212(0),
      I4 => ap_phi_reg_pp0_iter3_empty_reg_212(2),
      I5 => select_ln1024_reg_491(2),
      O => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][11]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(4),
      I1 => \SRL_SIG_reg[15][11]_srl16_i_2_n_5\,
      I2 => DINADIN(3),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][11]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(4),
      I1 => select_ln1024_reg_491(3),
      I2 => ap_phi_reg_pp0_iter3_empty_reg_212(3),
      I3 => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      O => \SRL_SIG_reg[15][11]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][12]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(5),
      I1 => \SRL_SIG_reg[15][12]_srl16_i_2_n_5\,
      I2 => DINADIN(4),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][12]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656566A566A6A6A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(5),
      I1 => select_ln1024_reg_491(4),
      I2 => ap_phi_reg_pp0_iter3_empty_reg_212(4),
      I3 => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      I4 => ap_phi_reg_pp0_iter3_empty_reg_212(3),
      I5 => select_ln1024_reg_491(3),
      O => \SRL_SIG_reg[15][12]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(6),
      I1 => \SRL_SIG_reg[15][13]_srl16_i_2_n_5\,
      I2 => DINADIN(5),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][13]_srl16_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(6),
      I1 => select_ln1024_reg_491(5),
      I2 => ap_phi_reg_pp0_iter3_empty_reg_212(5),
      I3 => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\,
      O => \SRL_SIG_reg[15][13]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][13]_srl16_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => select_ln1024_reg_491(3),
      I1 => ap_phi_reg_pp0_iter3_empty_reg_212(3),
      I2 => \SRL_SIG_reg[15][10]_srl16_i_3_n_5\,
      I3 => ap_phi_reg_pp0_iter3_empty_reg_212(4),
      I4 => select_ln1024_reg_491(4),
      O => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][14]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(7),
      I1 => \SRL_SIG_reg[15][14]_srl16_i_2_n_5\,
      I2 => DINADIN(6),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][14]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5656566A566A6A6A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(7),
      I1 => select_ln1024_reg_491(6),
      I2 => ap_phi_reg_pp0_iter3_empty_reg_212(6),
      I3 => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\,
      I4 => ap_phi_reg_pp0_iter3_empty_reg_212(5),
      I5 => select_ln1024_reg_491(5),
      O => \SRL_SIG_reg[15][14]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][15]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0FFF088F000F0"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(7),
      I1 => \SRL_SIG_reg[15][15]_srl16_i_2_n_5\,
      I2 => DINADIN(7),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][15]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => select_ln1024_reg_491(5),
      I1 => ap_phi_reg_pp0_iter3_empty_reg_212(5),
      I2 => \SRL_SIG_reg[15][13]_srl16_i_3_n_5\,
      I3 => ap_phi_reg_pp0_iter3_empty_reg_212(6),
      I4 => select_ln1024_reg_491(6),
      O => \SRL_SIG_reg[15][15]_srl16_i_2_n_5\
    );
\SRL_SIG_reg[15][16]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(0),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(8)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(1),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(9)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(2),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(10)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(3),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(11)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(4),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(12)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(5),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(13)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(6),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(14)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(7),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_349,
      I3 => bPassThru_420_In_loc_channel_dout,
      O => \in\(15)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFA0A3A0A3ACA"
    )
        port map (
      I0 => DINADIN(0),
      I1 => empty_76_reg_334,
      I2 => \stream_in_vresampled_din1__0\,
      I3 => select_ln1024_reg_491(0),
      I4 => ap_phi_reg_pp0_iter3_empty_reg_212(0),
      I5 => \SRL_SIG_reg[15][8]_srl16_i_3_n_5\,
      O => \in\(0)
    );
\SRL_SIG_reg[15][8]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => bPassThru_420_In_loc_channel_dout,
      I1 => rev_reg_349,
      I2 => \^ap_enable_reg_pp0_iter3\,
      O => \stream_in_vresampled_din1__0\
    );
\SRL_SIG_reg[15][8]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => select_ln1024_reg_491(1),
      I1 => ap_phi_reg_pp0_iter3_empty_reg_212(1),
      O => \SRL_SIG_reg[15][8]_srl16_i_3_n_5\
    );
\SRL_SIG_reg[15][9]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F0FFF066F000F0"
    )
        port map (
      I0 => select_ln1024_reg_491(2),
      I1 => \SRL_SIG_reg[15][9]_srl16_i_2_n_5\,
      I2 => DINADIN(1),
      I3 => \stream_in_vresampled_din1__0\,
      I4 => empty_76_reg_334,
      I5 => select_ln1024_reg_491(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][9]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5656566A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_empty_reg_212(2),
      I1 => select_ln1024_reg_491(1),
      I2 => ap_phi_reg_pp0_iter3_empty_reg_212(1),
      I3 => select_ln1024_reg_491(0),
      I4 => ap_phi_reg_pp0_iter3_empty_reg_212(0),
      O => \SRL_SIG_reg[15][9]_srl16_i_2_n_5\
    );
add_ln955_fu_235_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_out_x_1(0),
      CI_TOP => '0',
      CO(7) => add_ln955_fu_235_p2_carry_n_5,
      CO(6) => add_ln955_fu_235_p2_carry_n_6,
      CO(5) => add_ln955_fu_235_p2_carry_n_7,
      CO(4) => add_ln955_fu_235_p2_carry_n_8,
      CO(3) => add_ln955_fu_235_p2_carry_n_9,
      CO(2) => add_ln955_fu_235_p2_carry_n_10,
      CO(1) => add_ln955_fu_235_p2_carry_n_11,
      CO(0) => add_ln955_fu_235_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln955_fu_235_p2(8 downto 1),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\add_ln955_fu_235_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln955_fu_235_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln955_fu_235_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln955_fu_235_p2_carry__0_n_11\,
      CO(0) => \add_ln955_fu_235_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln955_fu_235_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln955_fu_235_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln955_reg_459_reg_n_5_[0]\,
      I3 => ap_block_pp0_stage0_01001,
      I4 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => \^ap_enable_reg_pp0_iter3\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(0),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(1),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(2),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(3),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(4),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(5),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(6),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^wea\(0),
      D => \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(7),
      Q => ap_phi_reg_pp0_iter3_empty_reg_212(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_50
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => out_x_fu_90,
      Q(2 downto 0) => Q(2 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      \SRL_SIG_reg[15][0]_srl16_i_1__0\ => \^ap_enable_reg_pp0_iter3\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      cmp33_i_reg_339 => cmp33_i_reg_339,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_ready,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg(0) => add_ln955_fu_235_p2(0),
      icmp_ln955_fu_229_p2 => icmp_ln955_fu_229_p2,
      \out_x_1_reg_454_reg[11]\(11) => \out_x_fu_90_reg_n_5_[11]\,
      \out_x_1_reg_454_reg[11]\(10) => \out_x_fu_90_reg_n_5_[10]\,
      \out_x_1_reg_454_reg[11]\(9) => \out_x_fu_90_reg_n_5_[9]\,
      \out_x_1_reg_454_reg[11]\(8) => \out_x_fu_90_reg_n_5_[8]\,
      \out_x_1_reg_454_reg[11]\(7) => \out_x_fu_90_reg_n_5_[7]\,
      \out_x_1_reg_454_reg[11]\(6) => \out_x_fu_90_reg_n_5_[6]\,
      \out_x_1_reg_454_reg[11]\(5) => \out_x_fu_90_reg_n_5_[5]\,
      \out_x_1_reg_454_reg[11]\(4) => \out_x_fu_90_reg_n_5_[4]\,
      \out_x_1_reg_454_reg[11]\(3) => \out_x_fu_90_reg_n_5_[3]\,
      \out_x_1_reg_454_reg[11]\(2) => \out_x_fu_90_reg_n_5_[2]\,
      \out_x_1_reg_454_reg[11]\(1) => \out_x_fu_90_reg_n_5_[1]\,
      \out_x_1_reg_454_reg[11]\(0) => \out_x_fu_90_reg_n_5_[0]\,
      \out_x_fu_90[11]_i_3_0\(11 downto 0) => \out_x_fu_90[11]_i_3\(11 downto 0),
      \out_x_fu_90_reg[11]\(11 downto 0) => ap_sig_allocacmp_out_x_1(11 downto 0),
      \out_x_fu_90_reg[11]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \out_x_fu_90_reg[11]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \out_x_fu_90_reg[11]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      ram_reg_bram_0_i_4_0 => \icmp_ln955_reg_459_reg_n_5_[0]\,
      rev_reg_349 => rev_reg_349,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n
    );
\icmp_ln955_reg_459_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln955_reg_459_reg_n_5_[0]\,
      Q => \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln955_reg_459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln955_fu_229_p2,
      Q => \icmp_ln955_reg_459_reg_n_5_[0]\,
      R => '0'
    );
\linebuf_c_1_addr_reg_480[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln955_reg_459_reg_n_5_[0]\,
      I1 => ap_block_pp0_stage0_01001,
      O => linebuf_c_1_addr_reg_4800
    );
\linebuf_c_1_addr_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(0),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(0),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(10),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(10),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(11),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(11),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(1),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(1),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(2),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(2),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(3),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(3),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(4),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(4),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(5),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(5),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(6),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(6),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(7),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(7),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(8),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(8),
      R => '0'
    );
\linebuf_c_1_addr_reg_480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_1_addr_reg_4800,
      D => \^out_x_1_reg_454_reg[11]_0\(9),
      Q => \linebuf_c_1_addr_reg_480_reg[11]_0\(9),
      R => '0'
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_in_vresampled_empty_n,
      I2 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      O => E(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      I2 => stream_in_vresampled_empty_n,
      O => mOutPtr17_out
    );
\out_x_1_reg_454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(0),
      Q => \^out_x_1_reg_454_reg[11]_0\(0),
      R => '0'
    );
\out_x_1_reg_454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(10),
      Q => \^out_x_1_reg_454_reg[11]_0\(10),
      R => '0'
    );
\out_x_1_reg_454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(11),
      Q => \^out_x_1_reg_454_reg[11]_0\(11),
      R => '0'
    );
\out_x_1_reg_454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(1),
      Q => \^out_x_1_reg_454_reg[11]_0\(1),
      R => '0'
    );
\out_x_1_reg_454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(2),
      Q => \^out_x_1_reg_454_reg[11]_0\(2),
      R => '0'
    );
\out_x_1_reg_454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(3),
      Q => \^out_x_1_reg_454_reg[11]_0\(3),
      R => '0'
    );
\out_x_1_reg_454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(4),
      Q => \^out_x_1_reg_454_reg[11]_0\(4),
      R => '0'
    );
\out_x_1_reg_454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(5),
      Q => \^out_x_1_reg_454_reg[11]_0\(5),
      R => '0'
    );
\out_x_1_reg_454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(6),
      Q => \^out_x_1_reg_454_reg[11]_0\(6),
      R => '0'
    );
\out_x_1_reg_454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(7),
      Q => \^out_x_1_reg_454_reg[11]_0\(7),
      R => '0'
    );
\out_x_1_reg_454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(8),
      Q => \^out_x_1_reg_454_reg[11]_0\(8),
      R => '0'
    );
\out_x_1_reg_454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x_1(9),
      Q => \^out_x_1_reg_454_reg[11]_0\(9),
      R => '0'
    );
\out_x_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(0),
      Q => \out_x_fu_90_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(10),
      Q => \out_x_fu_90_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(11),
      Q => \out_x_fu_90_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(1),
      Q => \out_x_fu_90_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(2),
      Q => \out_x_fu_90_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(3),
      Q => \out_x_fu_90_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(4),
      Q => \out_x_fu_90_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(5),
      Q => \out_x_fu_90_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(6),
      Q => \out_x_fu_90_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(7),
      Q => \out_x_fu_90_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(8),
      Q => \out_x_fu_90_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\out_x_fu_90_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_x_fu_90,
      D => add_ln955_fu_235_p2(9),
      Q => \out_x_fu_90_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(2),
      I1 => cmp33_i_reg_339,
      I2 => \icmp_ln955_reg_459_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_block_pp0_stage0_01001,
      O => \ap_CS_fsm_reg[2]\
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      I2 => empty_reg_329,
      I3 => cmp33_i_reg_339,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      I2 => \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\,
      I3 => empty_reg_329,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      I2 => \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_01001,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      O => \^wea\(0)
    );
\select_ln1024_reg_491[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      I1 => \^icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\,
      O => select_ln1024_reg_4910
    );
\select_ln1024_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(0),
      Q => select_ln1024_reg_491(0),
      R => '0'
    );
\select_ln1024_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(1),
      Q => select_ln1024_reg_491(1),
      R => '0'
    );
\select_ln1024_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(2),
      Q => select_ln1024_reg_491(2),
      R => '0'
    );
\select_ln1024_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(3),
      Q => select_ln1024_reg_491(3),
      R => '0'
    );
\select_ln1024_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(4),
      Q => select_ln1024_reg_491(4),
      R => '0'
    );
\select_ln1024_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(5),
      Q => select_ln1024_reg_491(5),
      R => '0'
    );
\select_ln1024_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(6),
      Q => select_ln1024_reg_491(6),
      R => '0'
    );
\select_ln1024_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln1024_reg_4910,
      D => \select_ln1024_reg_491_reg[7]_0\(7),
      Q => select_ln1024_reg_491(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is
  port (
    ap_enable_reg_pp0_iter3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 : out STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \out_x_reg_429_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \linebuf_c_2_addr_reg_449_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_reg_455_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp33_i_reg_307 : in STD_LOGIC;
    empty_reg_302 : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    rev_reg_317 : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_96[11]_i_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[15][23]_srl16\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2 is
  signal add_ln1098_2_fu_341_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1098_2_fu_341_p2_carry_n_9 : STD_LOGIC;
  signal add_ln955_fu_209_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln955_fu_209_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln955_fu_209_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_10 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_11 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_12 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_5 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_6 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_7 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_8 : STD_LOGIC;
  signal add_ln955_fu_209_p2_carry_n_9 : STD_LOGIC;
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_sig_allocacmp_out_x : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal empty_reg_455 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_reg_455_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready : STD_LOGIC;
  signal icmp_ln955_fu_203_p2 : STD_LOGIC;
  signal \icmp_ln955_reg_434_reg_n_5_[0]\ : STD_LOGIC;
  signal linebuf_c_2_addr_reg_4490 : STD_LOGIC;
  signal \^out_x_reg_429_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln_fu_347_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_fu_96 : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_96_reg_n_5_[9]\ : STD_LOGIC;
  signal NLW_add_ln1098_2_fu_341_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1098_2_fu_341_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln955_fu_209_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln955_fu_209_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1__3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1__3\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1__3\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1__3\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1__3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1__3\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1__3\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1__3\ : label is "soft_lutpair659";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln955_fu_209_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln955_fu_209_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \p_0_2_0_0_0604_lcssa629_i_fu_76[7]_i_1\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair654";
begin
  ap_enable_reg_pp0_iter3 <= \^ap_enable_reg_pp0_iter3\;
  \out_x_reg_429_reg[11]_0\(11 downto 0) <= \^out_x_reg_429_reg[11]_0\(11 downto 0);
\SRL_SIG_reg[15][0]_srl16_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => stream_out_vresampled_full_n,
      I1 => ap_block_pp0_stage0_01001,
      I2 => rev_reg_317,
      I3 => Q(2),
      I4 => flow_control_loop_pipe_sequential_init_U_n_9,
      O => push
    );
\SRL_SIG_reg[15][10]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(2),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][11]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(3),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][12]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(4),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][13]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(5),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][14]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(6),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][15]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(7),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][16]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(0),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][17]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(1),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(9)
    );
\SRL_SIG_reg[15][18]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(2),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(10)
    );
\SRL_SIG_reg[15][19]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(3),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(11)
    );
\SRL_SIG_reg[15][20]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(4),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(12)
    );
\SRL_SIG_reg[15][21]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(5),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(13)
    );
\SRL_SIG_reg[15][22]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(6),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(14)
    );
\SRL_SIG_reg[15][23]_srl16_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \SRL_SIG_reg[15][23]_srl16\(7),
      I1 => \^ap_enable_reg_pp0_iter3\,
      I2 => rev_reg_317,
      I3 => if_dout(0),
      O => \in\(15)
    );
\SRL_SIG_reg[15][8]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(0),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][9]_srl16_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => empty_reg_455(1),
      I1 => if_dout(0),
      I2 => rev_reg_317,
      I3 => \^ap_enable_reg_pp0_iter3\,
      I4 => DINADIN(1),
      O => \in\(1)
    );
add_ln1098_2_fu_341_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1098_2_fu_341_p2_carry_n_5,
      CO(6) => add_ln1098_2_fu_341_p2_carry_n_6,
      CO(5) => add_ln1098_2_fu_341_p2_carry_n_7,
      CO(4) => add_ln1098_2_fu_341_p2_carry_n_8,
      CO(3) => add_ln1098_2_fu_341_p2_carry_n_9,
      CO(2) => add_ln1098_2_fu_341_p2_carry_n_10,
      CO(1) => add_ln1098_2_fu_341_p2_carry_n_11,
      CO(0) => add_ln1098_2_fu_341_p2_carry_n_12,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 2) => trunc_ln_fu_347_p4(5 downto 0),
      O(1 downto 0) => NLW_add_ln1098_2_fu_341_p2_carry_O_UNCONNECTED(1 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\add_ln1098_2_fu_341_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1098_2_fu_341_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => trunc_ln_fu_347_p4(7),
      CO(0) => \NLW_add_ln1098_2_fu_341_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => DOUTBDOUT(0),
      O(7 downto 1) => \NLW_add_ln1098_2_fu_341_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => trunc_ln_fu_347_p4(6),
      S(7 downto 1) => B"0000001",
      S(0) => \empty_reg_455_reg[7]_0\(0)
    );
add_ln955_fu_209_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_out_x(0),
      CI_TOP => '0',
      CO(7) => add_ln955_fu_209_p2_carry_n_5,
      CO(6) => add_ln955_fu_209_p2_carry_n_6,
      CO(5) => add_ln955_fu_209_p2_carry_n_7,
      CO(4) => add_ln955_fu_209_p2_carry_n_8,
      CO(3) => add_ln955_fu_209_p2_carry_n_9,
      CO(2) => add_ln955_fu_209_p2_carry_n_10,
      CO(1) => add_ln955_fu_209_p2_carry_n_11,
      CO(0) => add_ln955_fu_209_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln955_fu_209_p2(8 downto 1),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\add_ln955_fu_209_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln955_fu_209_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln955_fu_209_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln955_fu_209_p2_carry__0_n_11\,
      CO(0) => \add_ln955_fu_209_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln955_fu_209_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln955_fu_209_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln955_reg_434_reg_n_5_[0]\,
      I3 => ap_block_pp0_stage0_01001,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => \^ap_enable_reg_pp0_iter3\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\empty_reg_455[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_reg_302,
      I1 => ap_block_pp0_stage0_01001,
      O => empty_reg_455_0
    );
\empty_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(0),
      Q => empty_reg_455(0),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(1),
      Q => empty_reg_455(1),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(2),
      Q => empty_reg_455(2),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(3),
      Q => empty_reg_455(3),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(4),
      Q => empty_reg_455(4),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(5),
      Q => empty_reg_455(5),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(6),
      Q => empty_reg_455(6),
      R => empty_reg_455_0
    );
\empty_reg_455_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln_fu_347_p4(7),
      Q => empty_reg_455(7),
      R => empty_reg_455_0
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => x_fu_96,
      Q(2 downto 0) => Q(2 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_36,
      \SRL_SIG_reg[15][0]_srl16_i_1__4\ => \^ap_enable_reg_pp0_iter3\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_block_pp0_stage0_01001 => ap_block_pp0_stage0_01001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp33_i_reg_307 => cmp33_i_reg_307,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_ready,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg(0) => add_ln955_fu_209_p2(0),
      icmp_ln955_fu_203_p2 => icmp_ln955_fu_203_p2,
      if_dout(0) => if_dout(0),
      \out_x_reg_429_reg[11]\(11) => \x_fu_96_reg_n_5_[11]\,
      \out_x_reg_429_reg[11]\(10) => \x_fu_96_reg_n_5_[10]\,
      \out_x_reg_429_reg[11]\(9) => \x_fu_96_reg_n_5_[9]\,
      \out_x_reg_429_reg[11]\(8) => \x_fu_96_reg_n_5_[8]\,
      \out_x_reg_429_reg[11]\(7) => \x_fu_96_reg_n_5_[7]\,
      \out_x_reg_429_reg[11]\(6) => \x_fu_96_reg_n_5_[6]\,
      \out_x_reg_429_reg[11]\(5) => \x_fu_96_reg_n_5_[5]\,
      \out_x_reg_429_reg[11]\(4) => \x_fu_96_reg_n_5_[4]\,
      \out_x_reg_429_reg[11]\(3) => \x_fu_96_reg_n_5_[3]\,
      \out_x_reg_429_reg[11]\(2) => \x_fu_96_reg_n_5_[2]\,
      \out_x_reg_429_reg[11]\(1) => \x_fu_96_reg_n_5_[1]\,
      \out_x_reg_429_reg[11]\(0) => \x_fu_96_reg_n_5_[0]\,
      \ram_reg_bram_0_i_2__3_0\ => \icmp_ln955_reg_434_reg_n_5_[0]\,
      rev_reg_317 => rev_reg_317,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      \x_fu_96[11]_i_3_0\(11 downto 0) => \x_fu_96[11]_i_3\(11 downto 0),
      \x_fu_96_reg[11]\(11 downto 0) => ap_sig_allocacmp_out_x(11 downto 0),
      \x_fu_96_reg[11]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_96_reg[11]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_96_reg[11]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_34
    );
\icmp_ln955_reg_434[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln955_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln955_fu_203_p2,
      Q => \icmp_ln955_reg_434_reg_n_5_[0]\,
      R => '0'
    );
\linebuf_c_2_addr_reg_449[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln955_reg_434_reg_n_5_[0]\,
      I1 => ap_block_pp0_stage0_01001,
      O => linebuf_c_2_addr_reg_4490
    );
\linebuf_c_2_addr_reg_449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(0),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(0),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(10),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(10),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(11),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(11),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(1),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(1),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(2),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(2),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(3),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(3),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(4),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(4),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(5),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(5),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(6),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(6),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(7),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(7),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(8),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(8),
      R => '0'
    );
\linebuf_c_2_addr_reg_449_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_c_2_addr_reg_4490,
      D => \^out_x_reg_429_reg[11]_0\(9),
      Q => \linebuf_c_2_addr_reg_449_reg[11]_0\(9),
      R => '0'
    );
\out_x_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(0),
      Q => \^out_x_reg_429_reg[11]_0\(0),
      R => '0'
    );
\out_x_reg_429_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(10),
      Q => \^out_x_reg_429_reg[11]_0\(10),
      R => '0'
    );
\out_x_reg_429_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(11),
      Q => \^out_x_reg_429_reg[11]_0\(11),
      R => '0'
    );
\out_x_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(1),
      Q => \^out_x_reg_429_reg[11]_0\(1),
      R => '0'
    );
\out_x_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(2),
      Q => \^out_x_reg_429_reg[11]_0\(2),
      R => '0'
    );
\out_x_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(3),
      Q => \^out_x_reg_429_reg[11]_0\(3),
      R => '0'
    );
\out_x_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(4),
      Q => \^out_x_reg_429_reg[11]_0\(4),
      R => '0'
    );
\out_x_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(5),
      Q => \^out_x_reg_429_reg[11]_0\(5),
      R => '0'
    );
\out_x_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(6),
      Q => \^out_x_reg_429_reg[11]_0\(6),
      R => '0'
    );
\out_x_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(7),
      Q => \^out_x_reg_429_reg[11]_0\(7),
      R => '0'
    );
\out_x_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(8),
      Q => \^out_x_reg_429_reg[11]_0\(8),
      R => '0'
    );
\out_x_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_sig_allocacmp_out_x(9),
      Q => \^out_x_reg_429_reg[11]_0\(9),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(2),
      I1 => cmp33_i_reg_307,
      I2 => \icmp_ln955_reg_434_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_block_pp0_stage0_01001,
      O => E(0)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmp33_i_reg_307,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_01001,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_01001,
      O => WEA(0)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_01001,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1
    );
\x_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(0),
      Q => \x_fu_96_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(10),
      Q => \x_fu_96_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(11),
      Q => \x_fu_96_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(1),
      Q => \x_fu_96_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(2),
      Q => \x_fu_96_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(3),
      Q => \x_fu_96_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(4),
      Q => \x_fu_96_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(5),
      Q => \x_fu_96_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(6),
      Q => \x_fu_96_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(7),
      Q => \x_fu_96_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(8),
      Q => \x_fu_96_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
\x_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_fu_96,
      D => add_ln955_fu_209_p2(9),
      Q => \x_fu_96_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_36
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \cond_reg_343_reg[0]_0\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_HwReg_width_c23_write : in STD_LOGIC;
    \cond_reg_343_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_full_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    stream_in_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of bd_85a6_csc_0_AXIvideo2MultiPixStream is
  signal \^axivideo2multipixstream_u0_ap_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal axi_data_13_fu_96 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axi_data_13_fu_961 : STD_LOGIC;
  signal axi_last_2_reg_164 : STD_LOGIC;
  signal axi_last_fu_54 : STD_LOGIC;
  signal axi_last_reg_84 : STD_LOGIC;
  signal cols_reg_353 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^cond_reg_343_reg[0]_0\ : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57 : STD_LOGIC;
  signal grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_257_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_257_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_262_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_4_fu_278_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \i_fu_100[0]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_100[11]_i_5_n_5\ : STD_LOGIC;
  signal \i_fu_100[11]_i_6_n_5\ : STD_LOGIC;
  signal \i_fu_100[11]_i_7_n_5\ : STD_LOGIC;
  signal \i_fu_100[11]_i_8_n_5\ : STD_LOGIC;
  signal \i_fu_100[11]_i_9_n_5\ : STD_LOGIC;
  signal i_fu_100_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_100_reg[11]_i_3_n_11\ : STD_LOGIC;
  signal \i_fu_100_reg[11]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_100_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal icmp_ln496_fu_273_p2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_7 : STD_LOGIC;
  signal rows_reg_348 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal s_axis_video_TUSER_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal sof_reg_150 : STD_LOGIC;
  signal tmp_1_fu_285_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_s_fu_264_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_i_fu_100_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_fu_100_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair42";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_100_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_100_reg[8]_i_1\ : label is 35;
begin
  AXIvideo2MultiPixStream_U0_ap_ready <= \^axivideo2multipixstream_u0_ap_ready\;
  Q(0) <= \^q\(0);
  \cond_reg_343_reg[0]_0\ <= \^cond_reg_343_reg[0]_0\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_ap_ready\,
      I1 => ap_CS_fsm_state5,
      I2 => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln496_fu_273_p2,
      I1 => ap_CS_fsm_state5,
      O => \^axivideo2multipixstream_u0_ap_ready\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => E(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\axi_data_13_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(0),
      Q => axi_data_13_fu_96(0),
      R => '0'
    );
\axi_data_13_fu_96_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(10),
      Q => axi_data_13_fu_96(10),
      R => '0'
    );
\axi_data_13_fu_96_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(11),
      Q => axi_data_13_fu_96(11),
      R => '0'
    );
\axi_data_13_fu_96_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(12),
      Q => axi_data_13_fu_96(12),
      R => '0'
    );
\axi_data_13_fu_96_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(13),
      Q => axi_data_13_fu_96(13),
      R => '0'
    );
\axi_data_13_fu_96_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(14),
      Q => axi_data_13_fu_96(14),
      R => '0'
    );
\axi_data_13_fu_96_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(15),
      Q => axi_data_13_fu_96(15),
      R => '0'
    );
\axi_data_13_fu_96_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(16),
      Q => axi_data_13_fu_96(16),
      R => '0'
    );
\axi_data_13_fu_96_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(17),
      Q => axi_data_13_fu_96(17),
      R => '0'
    );
\axi_data_13_fu_96_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(18),
      Q => axi_data_13_fu_96(18),
      R => '0'
    );
\axi_data_13_fu_96_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(19),
      Q => axi_data_13_fu_96(19),
      R => '0'
    );
\axi_data_13_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(1),
      Q => axi_data_13_fu_96(1),
      R => '0'
    );
\axi_data_13_fu_96_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(20),
      Q => axi_data_13_fu_96(20),
      R => '0'
    );
\axi_data_13_fu_96_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(21),
      Q => axi_data_13_fu_96(21),
      R => '0'
    );
\axi_data_13_fu_96_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(22),
      Q => axi_data_13_fu_96(22),
      R => '0'
    );
\axi_data_13_fu_96_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(23),
      Q => axi_data_13_fu_96(23),
      R => '0'
    );
\axi_data_13_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(2),
      Q => axi_data_13_fu_96(2),
      R => '0'
    );
\axi_data_13_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(3),
      Q => axi_data_13_fu_96(3),
      R => '0'
    );
\axi_data_13_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(4),
      Q => axi_data_13_fu_96(4),
      R => '0'
    );
\axi_data_13_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(5),
      Q => axi_data_13_fu_96(5),
      R => '0'
    );
\axi_data_13_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(6),
      Q => axi_data_13_fu_96(6),
      R => '0'
    );
\axi_data_13_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(7),
      Q => axi_data_13_fu_96(7),
      R => '0'
    );
\axi_data_13_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(8),
      Q => axi_data_13_fu_96(8),
      R => '0'
    );
\axi_data_13_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      D => p_1_in(9),
      Q => axi_data_13_fu_96(9),
      R => '0'
    );
\axi_last_2_reg_164_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => axi_last_fu_54,
      Q => axi_last_2_reg_164,
      S => ap_NS_fsm1
    );
\cols_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(0),
      Q => cols_reg_353(0),
      R => '0'
    );
\cols_reg_353_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(10),
      Q => cols_reg_353(10),
      R => '0'
    );
\cols_reg_353_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(11),
      Q => cols_reg_353(11),
      R => '0'
    );
\cols_reg_353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(1),
      Q => cols_reg_353(1),
      R => '0'
    );
\cols_reg_353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(2),
      Q => cols_reg_353(2),
      R => '0'
    );
\cols_reg_353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(3),
      Q => cols_reg_353(3),
      R => '0'
    );
\cols_reg_353_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(4),
      Q => cols_reg_353(4),
      R => '0'
    );
\cols_reg_353_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(5),
      Q => cols_reg_353(5),
      R => '0'
    );
\cols_reg_353_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(6),
      Q => cols_reg_353(6),
      R => '0'
    );
\cols_reg_353_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(7),
      Q => cols_reg_353(7),
      R => '0'
    );
\cols_reg_353_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(8),
      Q => cols_reg_353(8),
      R => '0'
    );
\cols_reg_353_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_262_ap_return(9),
      Q => cols_reg_353(9),
      R => '0'
    );
\cond_reg_343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cond_reg_343_reg[0]_1\,
      Q => \^cond_reg_343_reg[0]_0\,
      R => '0'
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225: entity work.bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
     port map (
      D(1) => ap_NS_fsm(8),
      D(0) => ap_NS_fsm(4),
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7,
      \ap_CS_fsm_reg[8]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13,
      ap_NS_fsm1 => ap_NS_fsm1,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      axi_last_reg_84 => axi_last_reg_84,
      \axi_last_reg_84_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      \eol_reg_177_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      p_2_in => p_2_in,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_14,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176: entity work.bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_7,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_data_13_fu_961 => axi_data_13_fu_961,
      axi_last_fu_54 => axi_last_fu_54,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_s_axis_video_TREADY,
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce,
      p_2_in => p_2_in,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      \sof_reg_83_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_n_11,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_176_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196: entity work.bd_85a6_csc_0_AXIvideo2MultiPixStream_Pipeline_loop_width
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => \^axivideo2multipixstream_u0_ap_ready\,
      \B_V_data_1_state_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_7,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_100_reg[23]_0\(23 downto 16) => tmp_s_fu_264_p4(7 downto 0),
      \axi_data_fu_100_reg[23]_0\(15 downto 8) => tmp_1_fu_285_p4(7 downto 0),
      \axi_data_fu_100_reg[23]_0\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50,
      \axi_data_fu_100_reg[23]_0\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51,
      \axi_data_fu_100_reg[23]_0\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52,
      \axi_data_fu_100_reg[23]_0\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53,
      \axi_data_fu_100_reg[23]_0\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54,
      \axi_data_fu_100_reg[23]_0\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55,
      \axi_data_fu_100_reg[23]_0\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56,
      \axi_data_fu_100_reg[23]_0\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57,
      \axi_data_fu_100_reg[23]_1\(23 downto 0) => p_0_in(23 downto 0),
      \axi_last_fu_104_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_7,
      empty_n_reg(0) => empty_n_reg(0),
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_eol_out,
      icmp_ln496_fu_273_p2 => icmp_ln496_fu_273_p2,
      \in\(23 downto 0) => \in\(23 downto 0),
      \j_fu_96[11]_i_3\(11 downto 0) => cols_reg_353(11 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      \mOutPtr_reg[4]\ => regslice_both_s_axis_video_V_data_V_U_n_31,
      \p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\ => \^cond_reg_343_reg[0]_0\,
      p_15_in => p_15_in,
      push => push,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice,
      sof_reg_150 => sof_reg_150,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_61,
      Q => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_257: entity work.bd_85a6_csc_0_reg_unsigned_short_s_113
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_257_ap_return(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0),
      grp_reg_unsigned_short_s_fu_257_ap_ce => grp_reg_unsigned_short_s_fu_257_ap_ce
    );
grp_reg_unsigned_short_s_fu_262: entity work.bd_85a6_csc_0_reg_unsigned_short_s_114
     port map (
      D(11 downto 0) => D(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => grp_reg_unsigned_short_s_fu_262_ap_return(11 downto 0)
    );
\i_fu_100[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln496_fu_273_p2,
      I2 => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      I3 => i_fu_100_reg(0),
      O => \i_fu_100[0]_i_1_n_5\
    );
\i_fu_100[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => icmp_ln496_fu_273_p2,
      O => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0
    );
\i_fu_100[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => i_fu_100_reg(5),
      I1 => rows_reg_348(5),
      I2 => i_fu_100_reg(2),
      I3 => rows_reg_348(2),
      I4 => \i_fu_100[11]_i_5_n_5\,
      I5 => \i_fu_100[11]_i_6_n_5\,
      O => icmp_ln496_fu_273_p2
    );
\i_fu_100[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => rows_reg_348(0),
      I1 => i_fu_100_reg(0),
      I2 => rows_reg_348(1),
      I3 => i_fu_100_reg(1),
      I4 => \i_fu_100[11]_i_7_n_5\,
      O => \i_fu_100[11]_i_5_n_5\
    );
\i_fu_100[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \i_fu_100[11]_i_8_n_5\,
      I1 => i_fu_100_reg(7),
      I2 => rows_reg_348(7),
      I3 => i_fu_100_reg(6),
      I4 => rows_reg_348(6),
      I5 => \i_fu_100[11]_i_9_n_5\,
      O => \i_fu_100[11]_i_6_n_5\
    );
\i_fu_100[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_100_reg(4),
      I1 => rows_reg_348(4),
      I2 => i_fu_100_reg(3),
      I3 => rows_reg_348(3),
      O => \i_fu_100[11]_i_7_n_5\
    );
\i_fu_100[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_100_reg(10),
      I1 => rows_reg_348(10),
      I2 => i_fu_100_reg(9),
      I3 => rows_reg_348(9),
      O => \i_fu_100[11]_i_8_n_5\
    );
\i_fu_100[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_100_reg(11),
      I1 => rows_reg_348(11),
      I2 => i_fu_100_reg(8),
      I3 => rows_reg_348(8),
      O => \i_fu_100[11]_i_9_n_5\
    );
\i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_fu_100[0]_i_1_n_5\,
      Q => i_fu_100_reg(0),
      R => '0'
    );
\i_fu_100_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(10),
      Q => i_fu_100_reg(10),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(11),
      Q => i_fu_100_reg(11),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[11]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_fu_100_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_fu_100_reg[11]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_fu_100_reg[11]_i_3_n_11\,
      CO(0) => \i_fu_100_reg[11]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_fu_100_reg[11]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_4_fu_278_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_100_reg(11 downto 9)
    );
\i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(1),
      Q => i_fu_100_reg(1),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(2),
      Q => i_fu_100_reg(2),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(3),
      Q => i_fu_100_reg(3),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(4),
      Q => i_fu_100_reg(4),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(5),
      Q => i_fu_100_reg(5),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(6),
      Q => i_fu_100_reg(6),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(7),
      Q => i_fu_100_reg(7),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(8),
      Q => i_fu_100_reg(8),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
\i_fu_100_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_100_reg(0),
      CI_TOP => '0',
      CO(7) => \i_fu_100_reg[8]_i_1_n_5\,
      CO(6) => \i_fu_100_reg[8]_i_1_n_6\,
      CO(5) => \i_fu_100_reg[8]_i_1_n_7\,
      CO(4) => \i_fu_100_reg[8]_i_1_n_8\,
      CO(3) => \i_fu_100_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_100_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_100_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_100_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_4_fu_278_p2(8 downto 1),
      S(7 downto 0) => i_fu_100_reg(8 downto 1)
    );
\i_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg0,
      D => i_4_fu_278_p2(9),
      Q => i_fu_100_reg(9),
      R => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write
    );
regslice_both_s_axis_video_V_data_V_U: entity work.bd_85a6_csc_0_regslice_both_115
     port map (
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(23 downto 0) => p_1_in(23 downto 0),
      Q(23 downto 0) => axi_data_13_fu_96(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_13_fu_96_reg[0]\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_13,
      \axi_data_13_fu_96_reg[0]_0\ => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_n_6,
      \axi_data_13_fu_96_reg[23]\(23 downto 16) => tmp_s_fu_264_p4(7 downto 0),
      \axi_data_13_fu_96_reg[23]\(15 downto 8) => tmp_1_fu_285_p4(7 downto 0),
      \axi_data_13_fu_96_reg[23]\(7) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_50,
      \axi_data_13_fu_96_reg[23]\(6) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_51,
      \axi_data_13_fu_96_reg[23]\(5) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_52,
      \axi_data_13_fu_96_reg[23]\(4) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_53,
      \axi_data_13_fu_96_reg[23]\(3) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_54,
      \axi_data_13_fu_96_reg[23]\(2) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_55,
      \axi_data_13_fu_96_reg[23]\(1) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_56,
      \axi_data_13_fu_96_reg[23]\(0) => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_n_57,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => regslice_both_s_axis_video_V_data_V_U_n_31,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg_0(23 downto 0) => p_0_in(23 downto 0),
      p_15_in => p_15_in,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID,
      s_axis_video_TVALID_int_regslice => s_axis_video_TVALID_int_regslice
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\bd_85a6_csc_0_regslice_both__parameterized1_116\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_164 => axi_last_2_reg_164,
      axi_last_reg_84 => axi_last_reg_84,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY => grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_225_s_axis_video_TREADY,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg => grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg,
      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_196_ap_start_reg_reg => regslice_both_s_axis_video_V_last_V_U_n_7,
      p_15_in => p_15_in,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\bd_85a6_csc_0_regslice_both__parameterized1_117\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      s_axis_video_TREADY_int_regslice => s_axis_video_TREADY_int_regslice,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TUSER_int_regslice => s_axis_video_TUSER_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(0),
      Q => rows_reg_348(0),
      R => '0'
    );
\rows_reg_348_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(10),
      Q => rows_reg_348(10),
      R => '0'
    );
\rows_reg_348_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(11),
      Q => rows_reg_348(11),
      R => '0'
    );
\rows_reg_348_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(1),
      Q => rows_reg_348(1),
      R => '0'
    );
\rows_reg_348_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(2),
      Q => rows_reg_348(2),
      R => '0'
    );
\rows_reg_348_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(3),
      Q => rows_reg_348(3),
      R => '0'
    );
\rows_reg_348_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(4),
      Q => rows_reg_348(4),
      R => '0'
    );
\rows_reg_348_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(5),
      Q => rows_reg_348(5),
      R => '0'
    );
\rows_reg_348_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(6),
      Q => rows_reg_348(6),
      R => '0'
    );
\rows_reg_348_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(7),
      Q => rows_reg_348(7),
      R => '0'
    );
\rows_reg_348_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(8),
      Q => rows_reg_348(8),
      R => '0'
    );
\rows_reg_348_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_257_ap_return(9),
      Q => rows_reg_348(9),
      R => '0'
    );
\sof_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => '1',
      Q => sof_reg_150,
      R => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_MultiPixStream2AXIvideo is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr17_out_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    stream_out_vresampled_empty_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC;
    HwReg_width_c_empty_n : in STD_LOGIC;
    HwReg_height_c_empty_n : in STD_LOGIC
  );
end bd_85a6_csc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of bd_85a6_csc_0_MultiPixStream2AXIvideo is
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_7__0_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_ce_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal axi_last_reg_393 : STD_LOGIC;
  signal cols_reg_204 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_145_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_reg_unsigned_short_s_fu_151_ap_return : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_fu_176_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_fu_84_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_fu_84_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \i_fu_84_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_fu_84_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal rows_reg_199 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_reg_106 : STD_LOGIC;
  signal sub_fu_162_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_reg_209 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_i_fu_84_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_fu_84_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3__1\ : label is "soft_lutpair446";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_84[0]_i_1\ : label is "soft_lutpair446";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_84_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_84_reg[8]_i_1\ : label is 35;
begin
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  SR(0) <= \^sr\(0);
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_height_c_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_width_c_empty_n,
      O => \^sr\(0)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => i_fu_84_reg(5),
      I1 => rows_reg_199(5),
      I2 => i_fu_84_reg(2),
      I3 => rows_reg_199(2),
      I4 => \ap_CS_fsm[4]_i_3__1_n_5\,
      I5 => \ap_CS_fsm[4]_i_4__0_n_5\,
      O => \ap_CS_fsm[4]_i_2__0_n_5\
    );
\ap_CS_fsm[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => rows_reg_199(0),
      I1 => i_fu_84_reg(0),
      I2 => rows_reg_199(1),
      I3 => i_fu_84_reg(1),
      I4 => \ap_CS_fsm[4]_i_5__0_n_5\,
      O => \ap_CS_fsm[4]_i_3__1_n_5\
    );
\ap_CS_fsm[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_6__0_n_5\,
      I1 => i_fu_84_reg(7),
      I2 => rows_reg_199(7),
      I3 => i_fu_84_reg(6),
      I4 => rows_reg_199(6),
      I5 => \ap_CS_fsm[4]_i_7__0_n_5\,
      O => \ap_CS_fsm[4]_i_4__0_n_5\
    );
\ap_CS_fsm[4]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_84_reg(4),
      I1 => rows_reg_199(4),
      I2 => i_fu_84_reg(3),
      I3 => rows_reg_199(3),
      O => \ap_CS_fsm[4]_i_5__0_n_5\
    );
\ap_CS_fsm[4]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_84_reg(10),
      I1 => rows_reg_199(10),
      I2 => i_fu_84_reg(9),
      I3 => rows_reg_199(9),
      O => \ap_CS_fsm[4]_i_6__0_n_5\
    );
\ap_CS_fsm[4]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_84_reg(11),
      I1 => rows_reg_199(11),
      I2 => i_fu_84_reg(8),
      I3 => rows_reg_199(8),
      O => \ap_CS_fsm[4]_i_7__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^sr\(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\cols_reg_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(0),
      Q => cols_reg_204(0),
      R => '0'
    );
\cols_reg_204_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(10),
      Q => cols_reg_204(10),
      R => '0'
    );
\cols_reg_204_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(11),
      Q => cols_reg_204(11),
      R => '0'
    );
\cols_reg_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(1),
      Q => cols_reg_204(1),
      R => '0'
    );
\cols_reg_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(2),
      Q => cols_reg_204(2),
      R => '0'
    );
\cols_reg_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(3),
      Q => cols_reg_204(3),
      R => '0'
    );
\cols_reg_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(4),
      Q => cols_reg_204(4),
      R => '0'
    );
\cols_reg_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(5),
      Q => cols_reg_204(5),
      R => '0'
    );
\cols_reg_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(6),
      Q => cols_reg_204(6),
      R => '0'
    );
\cols_reg_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(7),
      Q => cols_reg_204(7),
      R => '0'
    );
\cols_reg_204_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(8),
      Q => cols_reg_204(8),
      R => '0'
    );
\cols_reg_204_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_151_ap_return(9),
      Q => cols_reg_204(9),
      R => '0'
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120: entity work.bd_85a6_csc_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2
     port map (
      \B_V_data_1_state_reg[1]\(0) => E(0),
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_state_reg[1]\,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      E(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_393 => axi_last_reg_393,
      \axi_last_reg_393_reg[0]_0\(11 downto 0) => sub_reg_209(11 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13,
      \icmp_ln619_reg_389_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5,
      \j_fu_100[11]_i_3\(11 downto 0) => cols_reg_204(11 downto 0),
      mOutPtr17_out_0 => mOutPtr17_out_0,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push_1 => push_1,
      \sof_2_reg_163_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7,
      sof_reg_106 => sof_reg_106,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_9,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_145: entity work.bd_85a6_csc_0_reg_unsigned_short_s
     port map (
      D(11 downto 0) => grp_reg_unsigned_short_s_fu_145_ap_return(11 downto 0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_151: entity work.bd_85a6_csc_0_reg_unsigned_short_s_68
     port map (
      D(11 downto 0) => sub_fu_162_p2(11 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => grp_reg_unsigned_short_s_fu_151_ap_return(11 downto 0),
      \d_read_reg_22_reg[11]_1\(11 downto 0) => D(11 downto 0)
    );
\i_fu_84[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_84_reg(0),
      O => i_2_fu_176_p2(0)
    );
\i_fu_84[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_5\,
      I1 => ap_CS_fsm_state3,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0
    );
\i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(0),
      Q => i_fu_84_reg(0),
      R => \^sr\(0)
    );
\i_fu_84_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(10),
      Q => i_fu_84_reg(10),
      R => \^sr\(0)
    );
\i_fu_84_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(11),
      Q => i_fu_84_reg(11),
      R => \^sr\(0)
    );
\i_fu_84_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_fu_84_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_fu_84_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_fu_84_reg[11]_i_2_n_11\,
      CO(0) => \i_fu_84_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_fu_84_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_176_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_84_reg(11 downto 9)
    );
\i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(1),
      Q => i_fu_84_reg(1),
      R => \^sr\(0)
    );
\i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(2),
      Q => i_fu_84_reg(2),
      R => \^sr\(0)
    );
\i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(3),
      Q => i_fu_84_reg(3),
      R => \^sr\(0)
    );
\i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(4),
      Q => i_fu_84_reg(4),
      R => \^sr\(0)
    );
\i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(5),
      Q => i_fu_84_reg(5),
      R => \^sr\(0)
    );
\i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(6),
      Q => i_fu_84_reg(6),
      R => \^sr\(0)
    );
\i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(7),
      Q => i_fu_84_reg(7),
      R => \^sr\(0)
    );
\i_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(8),
      Q => i_fu_84_reg(8),
      R => \^sr\(0)
    );
\i_fu_84_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_84_reg(0),
      CI_TOP => '0',
      CO(7) => \i_fu_84_reg[8]_i_1_n_5\,
      CO(6) => \i_fu_84_reg[8]_i_1_n_6\,
      CO(5) => \i_fu_84_reg[8]_i_1_n_7\,
      CO(4) => \i_fu_84_reg[8]_i_1_n_8\,
      CO(3) => \i_fu_84_reg[8]_i_1_n_9\,
      CO(2) => \i_fu_84_reg[8]_i_1_n_10\,
      CO(1) => \i_fu_84_reg[8]_i_1_n_11\,
      CO(0) => \i_fu_84_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_176_p2(8 downto 1),
      S(7 downto 0) => i_fu_84_reg(8 downto 1)
    );
\i_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg0,
      D => i_2_fu_176_p2(9),
      Q => i_fu_84_reg(9),
      R => \^sr\(0)
    );
regslice_both_m_axis_video_V_data_V_U: entity work.bd_85a6_csc_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => \B_V_data_1_payload_B_reg[23]\(23 downto 0),
      B_V_data_1_sel_wr_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_5,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => \^b_v_data_1_state_reg[1]\,
      D(1) => ap_NS_fsm(4),
      D(0) => ap_NS_fsm(0),
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm[4]_i_2__0_n_5\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg => empty_n_reg,
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\(0) => \mOutPtr_reg[0]_0\(0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push => push,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\bd_85a6_csc_0_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_reg_393 => axi_last_reg_393,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\bd_85a6_csc_0_regslice_both__parameterized1_69\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_7,
      B_V_data_1_sel_wr_reg_0 => \^b_v_data_1_state_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\rows_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(0),
      Q => rows_reg_199(0),
      R => '0'
    );
\rows_reg_199_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(10),
      Q => rows_reg_199(10),
      R => '0'
    );
\rows_reg_199_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(11),
      Q => rows_reg_199(11),
      R => '0'
    );
\rows_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(1),
      Q => rows_reg_199(1),
      R => '0'
    );
\rows_reg_199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(2),
      Q => rows_reg_199(2),
      R => '0'
    );
\rows_reg_199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(3),
      Q => rows_reg_199(3),
      R => '0'
    );
\rows_reg_199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(4),
      Q => rows_reg_199(4),
      R => '0'
    );
\rows_reg_199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(5),
      Q => rows_reg_199(5),
      R => '0'
    );
\rows_reg_199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(6),
      Q => rows_reg_199(6),
      R => '0'
    );
\rows_reg_199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(7),
      Q => rows_reg_199(7),
      R => '0'
    );
\rows_reg_199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(8),
      Q => rows_reg_199(8),
      R => '0'
    );
\rows_reg_199_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_145_ap_return(9),
      Q => rows_reg_199(9),
      R => '0'
    );
\sof_reg_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_n_13,
      Q => sof_reg_106,
      R => '0'
    );
\sub_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(0),
      Q => sub_reg_209(0),
      R => '0'
    );
\sub_reg_209_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(10),
      Q => sub_reg_209(10),
      R => '0'
    );
\sub_reg_209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(11),
      Q => sub_reg_209(11),
      R => '0'
    );
\sub_reg_209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(1),
      Q => sub_reg_209(1),
      R => '0'
    );
\sub_reg_209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(2),
      Q => sub_reg_209(2),
      R => '0'
    );
\sub_reg_209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(3),
      Q => sub_reg_209(3),
      R => '0'
    );
\sub_reg_209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(4),
      Q => sub_reg_209(4),
      R => '0'
    );
\sub_reg_209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(5),
      Q => sub_reg_209(5),
      R => '0'
    );
\sub_reg_209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(6),
      Q => sub_reg_209(6),
      R => '0'
    );
\sub_reg_209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(7),
      Q => sub_reg_209(7),
      R => '0'
    );
\sub_reg_209_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(8),
      Q => sub_reg_209(8),
      R => '0'
    );
\sub_reg_209_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_fu_162_p2(9),
      Q => sub_reg_209(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 is
  port (
    or_ln105_2_reg_1153 : out STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : out STD_LOGIC;
    \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_140_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_5 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \or_ln105_2_reg_1153[0]_i_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_2_reg_1153[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \or_ln105_2_reg_1153_reg[0]_0\ : in STD_LOGIC;
    \or_ln105_2_reg_1153_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln153_1_fu_856_p2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln153_1_fu_856_p2_carry_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln153_fu_850_p2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln153_fu_850_p2_carry_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp20_not_reg_634 : in STD_LOGIC;
    cmp17_not_reg_629 : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg : in STD_LOGIC
  );
end bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2;

architecture STRUCTURE of bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2 is
  signal Bres_fu_840_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Gres_fu_810_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal Rres_fu_780_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln147_2_fu_774_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln147_2_fu_774_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_10 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_11 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_12 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_5 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_6 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_7 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_8 : STD_LOGIC;
  signal add_ln147_2_fu_774_p2_carry_n_9 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_100 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_101 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_102 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_103 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_104 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_105 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_106 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_107 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_108 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_109 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_110 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_91 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_92 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_93 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_94 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_95 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_96 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_97 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_98 : STD_LOGIC;
  signal add_ln147_3_fu_769_p2_n_99 : STD_LOGIC;
  signal add_ln147_fu_640_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln147_reg_1208 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln147_reg_1208[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln147_reg_1208_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln149_2_fu_804_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_10 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_11 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_12 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_5 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_6 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_7 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_8 : STD_LOGIC;
  signal add_ln149_2_fu_804_p2_carry_n_9 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_100 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_101 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_102 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_103 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_104 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_105 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_106 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_107 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_108 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_109 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_110 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_91 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_92 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_93 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_94 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_95 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_96 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_97 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_98 : STD_LOGIC;
  signal add_ln149_3_fu_799_p2_n_99 : STD_LOGIC;
  signal add_ln149_fu_686_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln149_reg_1223 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln149_reg_1223[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln149_reg_1223_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_8\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_10\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_11\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_12\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_8\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__1_n_9\ : STD_LOGIC;
  signal \add_ln151_2_fu_834_p2_carry__2_n_11\ : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_10 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_11 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_12 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_5 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_6 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_7 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_8 : STD_LOGIC;
  signal add_ln151_2_fu_834_p2_carry_n_9 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_100 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_101 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_102 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_103 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_104 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_105 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_106 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_107 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_108 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_109 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_110 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_91 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_92 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_93 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_94 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_95 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_96 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_97 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_98 : STD_LOGIC;
  signal add_ln151_3_fu_829_p2_n_99 : STD_LOGIC;
  signal add_ln151_fu_732_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal add_ln151_reg_1238 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \add_ln151_reg_1238[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln151_reg_1238_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln104_1_fu_397_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln104_fu_391_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln153_1_fu_856_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln153_fu_850_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln154_1_fu_894_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln154_fu_888_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln155_1_fu_916_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln155_fu_910_p2_carry_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_100 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_101 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_102 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_103 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_104 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_105 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_106 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_107 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_108 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_109 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_110 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_111 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_112 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_113 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_114 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_54 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_55 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_56 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_57 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_58 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_59 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_60 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_61 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_62 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_63 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_64 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_65 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_66 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_67 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_68 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_69 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_70 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_71 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_72 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_73 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_74 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_75 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_76 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_77 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_79 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_88 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_89 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_90 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_91 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_92 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_93 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_94 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_95 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_96 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_97 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_98 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U159_n_99 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_100 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_101 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_102 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_103 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_104 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_105 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_106 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_107 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_108 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_109 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_110 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_111 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_112 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_113 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_114 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_54 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_55 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_56 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_57 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_58 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_59 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_60 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_61 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_62 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_63 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_64 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_65 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_66 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_67 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_68 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_69 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_70 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_71 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_72 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_73 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_74 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_75 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_76 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_77 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_79 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_88 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_89 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_90 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_91 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_92 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_93 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_94 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_95 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_96 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_97 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_98 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U160_n_99 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_100 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_101 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_102 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_103 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_104 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_105 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_106 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_107 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_108 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_109 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_110 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_111 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_112 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_113 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_114 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_115 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_51 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_52 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_53 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_54 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_55 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_56 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_57 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_58 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_59 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_60 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_61 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_62 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_63 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_64 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_65 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_66 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_67 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_68 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_69 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_70 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_71 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_72 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_73 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_74 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_75 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_76 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_78 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_80 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_89 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_90 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_91 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_92 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_93 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_94 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_95 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_96 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_97 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_98 : STD_LOGIC;
  signal mac_muladd_8ns_16s_22s_25_4_1_U161_n_99 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U153_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U154_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U155_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U156_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U157_n_9 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_10 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_11 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_12 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_13 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_14 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_15 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_16 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_17 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_18 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_19 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_20 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_21 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_22 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_23 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_24 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_25 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_26 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_27 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_28 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_29 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_5 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_6 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_7 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_8 : STD_LOGIC;
  signal mul_16s_8ns_24_1_1_U158_n_9 : STD_LOGIC;
  signal \^or_ln105_2_reg_1153\ : STD_LOGIC;
  signal or_ln105_2_reg_1153_pp0_iter1_reg : STD_LOGIC;
  signal \^or_ln105_2_reg_1153_pp0_iter2_reg\ : STD_LOGIC;
  signal \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal select_ln153_1_fu_880_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln154_1_fu_956_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln155_1_fu_940_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln147_reg_1213_reg_n_100 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_101 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_102 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_103 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_104 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_105 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_106 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_107 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_108 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_109 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_110 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_91 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_92 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_93 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_94 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_95 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_96 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_97 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_98 : STD_LOGIC;
  signal trunc_ln147_reg_1213_reg_n_99 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_100 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_101 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_102 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_103 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_104 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_105 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_106 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_107 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_108 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_109 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_110 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_91 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_92 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_93 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_94 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_95 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_96 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_97 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_98 : STD_LOGIC;
  signal trunc_ln149_reg_1228_reg_n_99 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_100 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_101 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_102 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_103 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_104 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_105 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_106 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_107 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_108 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_109 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_110 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_91 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_92 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_93 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_94 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_95 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_96 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_97 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_98 : STD_LOGIC;
  signal trunc_ln151_reg_1243_reg_n_99 : STD_LOGIC;
  signal x_5_fu_439_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \x_5_fu_439_p2_carry__0_n_10\ : STD_LOGIC;
  signal \x_5_fu_439_p2_carry__0_n_11\ : STD_LOGIC;
  signal \x_5_fu_439_p2_carry__0_n_12\ : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_10 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_11 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_12 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_5 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_6 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_7 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_8 : STD_LOGIC;
  signal x_5_fu_439_p2_carry_n_9 : STD_LOGIC;
  signal x_fu_140_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_add_ln147_2_fu_774_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln147_2_fu_774_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln147_2_fu_774_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln147_3_fu_769_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln147_3_fu_769_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln147_3_fu_769_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln147_3_fu_769_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln147_3_fu_769_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln147_3_fu_769_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln147_3_fu_769_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln147_reg_1208_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln147_reg_1208_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln149_2_fu_804_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln149_2_fu_804_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln149_2_fu_804_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln149_3_fu_799_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln149_3_fu_799_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln149_3_fu_799_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln149_3_fu_799_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln149_3_fu_799_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln149_3_fu_799_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln149_3_fu_799_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln149_reg_1223_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln149_reg_1223_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln151_2_fu_834_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln151_2_fu_834_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln151_2_fu_834_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_add_ln151_3_fu_829_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln151_3_fu_829_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln151_3_fu_829_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln151_3_fu_829_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln151_3_fu_829_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_add_ln151_3_fu_829_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln151_3_fu_829_p2_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln151_reg_1238_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln151_reg_1238_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln153_1_fu_856_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln153_1_fu_856_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln153_fu_850_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln153_fu_850_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln154_1_fu_894_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln154_1_fu_894_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln154_fu_888_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln154_fu_888_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln155_1_fu_916_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln155_1_fu_916_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln155_fu_910_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln155_fu_910_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln147_reg_1213_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln147_reg_1213_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln147_reg_1213_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln147_reg_1213_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln147_reg_1213_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_trunc_ln147_reg_1213_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln147_reg_1213_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln149_reg_1228_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln149_reg_1228_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln149_reg_1228_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln149_reg_1228_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln149_reg_1228_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_trunc_ln149_reg_1228_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln149_reg_1228_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_trunc_ln151_reg_1243_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_trunc_ln151_reg_1243_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_trunc_ln151_reg_1243_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_trunc_ln151_reg_1243_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_trunc_ln151_reg_1243_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_trunc_ln151_reg_1243_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_trunc_ln151_reg_1243_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_5_fu_439_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_x_5_fu_439_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of add_ln147_3_fu_769_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln147_3_fu_769_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln149_3_fu_799_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln149_3_fu_799_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of add_ln151_3_fu_829_p2 : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of add_ln151_3_fu_829_p2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 : label is "inst/\v_csc_core_U0/grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln104_1_fu_397_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln104_fu_391_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln153_1_fu_856_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln153_fu_850_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln154_1_fu_894_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln154_fu_888_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln155_1_fu_916_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln155_fu_910_p2_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__2\ : label is "soft_lutpair507";
  attribute KEEP_HIERARCHY of trunc_ln147_reg_1213_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln149_reg_1228_reg : label is "yes";
  attribute KEEP_HIERARCHY of trunc_ln151_reg_1243_reg : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of x_5_fu_439_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \x_5_fu_439_p2_carry__0\ : label is 35;
begin
  or_ln105_2_reg_1153 <= \^or_ln105_2_reg_1153\;
  or_ln105_2_reg_1153_pp0_iter2_reg <= \^or_ln105_2_reg_1153_pp0_iter2_reg\;
  \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\ <= \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\;
  push <= \^push\;
\SRL_SIG_reg[15][0]_srl16_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => stream_in_hresampled_empty_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter5,
      I4 => Q(2),
      O => \^push\
    );
add_ln147_2_fu_774_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln147_2_fu_774_p2_carry_n_5,
      CO(6) => add_ln147_2_fu_774_p2_carry_n_6,
      CO(5) => add_ln147_2_fu_774_p2_carry_n_7,
      CO(4) => add_ln147_2_fu_774_p2_carry_n_8,
      CO(3) => add_ln147_2_fu_774_p2_carry_n_9,
      CO(2) => add_ln147_2_fu_774_p2_carry_n_10,
      CO(1) => add_ln147_2_fu_774_p2_carry_n_11,
      CO(0) => add_ln147_2_fu_774_p2_carry_n_12,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_21,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_22,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_23,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_24,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_25,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_26,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_27,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_28,
      O(7 downto 0) => NLW_add_ln147_2_fu_774_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_88,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_89,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_90,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_91,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_92,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_93,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_94,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_95
    );
\add_ln147_2_fu_774_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln147_2_fu_774_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln147_2_fu_774_p2_carry__0_n_5\,
      CO(6) => \add_ln147_2_fu_774_p2_carry__0_n_6\,
      CO(5) => \add_ln147_2_fu_774_p2_carry__0_n_7\,
      CO(4) => \add_ln147_2_fu_774_p2_carry__0_n_8\,
      CO(3) => \add_ln147_2_fu_774_p2_carry__0_n_9\,
      CO(2) => \add_ln147_2_fu_774_p2_carry__0_n_10\,
      CO(1) => \add_ln147_2_fu_774_p2_carry__0_n_11\,
      CO(0) => \add_ln147_2_fu_774_p2_carry__0_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_13,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_14,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_15,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_16,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_17,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_18,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_19,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_20,
      O(7 downto 4) => Rres_fu_780_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln147_2_fu_774_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_96,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_97,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_98,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_99,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_100,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_101,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_102,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_103
    );
\add_ln147_2_fu_774_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln147_2_fu_774_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln147_2_fu_774_p2_carry__1_n_5\,
      CO(6) => \add_ln147_2_fu_774_p2_carry__1_n_6\,
      CO(5) => \add_ln147_2_fu_774_p2_carry__1_n_7\,
      CO(4) => \add_ln147_2_fu_774_p2_carry__1_n_8\,
      CO(3) => \add_ln147_2_fu_774_p2_carry__1_n_9\,
      CO(2) => \add_ln147_2_fu_774_p2_carry__1_n_10\,
      CO(1) => \add_ln147_2_fu_774_p2_carry__1_n_11\,
      CO(0) => \add_ln147_2_fu_774_p2_carry__1_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_5,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_6,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_7,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_8,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_9,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_10,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_11,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_12,
      O(7 downto 0) => Rres_fu_780_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_104,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_105,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_106,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_107,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_108,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_109,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_110,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_111
    );
\add_ln147_2_fu_774_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln147_2_fu_774_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln147_2_fu_774_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln147_2_fu_774_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_77,
      O(7 downto 1) => \NLW_add_ln147_2_fu_774_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Rres_fu_780_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_112
    );
add_ln147_3_fu_769_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => trunc_ln147_reg_1213_reg_n_91,
      A(0) => trunc_ln147_reg_1213_reg_n_92,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln147_3_fu_769_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => trunc_ln147_reg_1213_reg_n_93,
      B(16) => trunc_ln147_reg_1213_reg_n_94,
      B(15) => trunc_ln147_reg_1213_reg_n_95,
      B(14) => trunc_ln147_reg_1213_reg_n_96,
      B(13) => trunc_ln147_reg_1213_reg_n_97,
      B(12) => trunc_ln147_reg_1213_reg_n_98,
      B(11) => trunc_ln147_reg_1213_reg_n_99,
      B(10) => trunc_ln147_reg_1213_reg_n_100,
      B(9) => trunc_ln147_reg_1213_reg_n_101,
      B(8) => trunc_ln147_reg_1213_reg_n_102,
      B(7) => trunc_ln147_reg_1213_reg_n_103,
      B(6) => trunc_ln147_reg_1213_reg_n_104,
      B(5) => trunc_ln147_reg_1213_reg_n_105,
      B(4) => trunc_ln147_reg_1213_reg_n_106,
      B(3) => trunc_ln147_reg_1213_reg_n_107,
      B(2) => trunc_ln147_reg_1213_reg_n_108,
      B(1) => trunc_ln147_reg_1213_reg_n_109,
      B(0) => trunc_ln147_reg_1213_reg_n_110,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln147_3_fu_769_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln147_3_fu_769_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln147_3_fu_769_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln147_3_fu_769_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln147_3_fu_769_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln147_3_fu_769_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln147_3_fu_769_p2_n_91,
      P(18) => add_ln147_3_fu_769_p2_n_92,
      P(17) => add_ln147_3_fu_769_p2_n_93,
      P(16) => add_ln147_3_fu_769_p2_n_94,
      P(15) => add_ln147_3_fu_769_p2_n_95,
      P(14) => add_ln147_3_fu_769_p2_n_96,
      P(13) => add_ln147_3_fu_769_p2_n_97,
      P(12) => add_ln147_3_fu_769_p2_n_98,
      P(11) => add_ln147_3_fu_769_p2_n_99,
      P(10) => add_ln147_3_fu_769_p2_n_100,
      P(9) => add_ln147_3_fu_769_p2_n_101,
      P(8) => add_ln147_3_fu_769_p2_n_102,
      P(7) => add_ln147_3_fu_769_p2_n_103,
      P(6) => add_ln147_3_fu_769_p2_n_104,
      P(5) => add_ln147_3_fu_769_p2_n_105,
      P(4) => add_ln147_3_fu_769_p2_n_106,
      P(3) => add_ln147_3_fu_769_p2_n_107,
      P(2) => add_ln147_3_fu_769_p2_n_108,
      P(1) => add_ln147_3_fu_769_p2_n_109,
      P(0) => add_ln147_3_fu_769_p2_n_110,
      PATTERNBDETECT => NLW_add_ln147_3_fu_769_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln147_3_fu_769_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_29,
      PCIN(46) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_30,
      PCIN(45) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_31,
      PCIN(44) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_32,
      PCIN(43) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_33,
      PCIN(42) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_34,
      PCIN(41) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_35,
      PCIN(40) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_36,
      PCIN(39) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_37,
      PCIN(38) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_38,
      PCIN(37) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_39,
      PCIN(36) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_40,
      PCIN(35) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_41,
      PCIN(34) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_42,
      PCIN(33) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_43,
      PCIN(32) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_44,
      PCIN(31) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_45,
      PCIN(30) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_46,
      PCIN(29) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_47,
      PCIN(28) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_48,
      PCIN(27) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_49,
      PCIN(26) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_50,
      PCIN(25) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_51,
      PCIN(24) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_52,
      PCIN(23) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_53,
      PCIN(22) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_54,
      PCIN(21) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_55,
      PCIN(20) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_56,
      PCIN(19) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_57,
      PCIN(18) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_58,
      PCIN(17) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_59,
      PCIN(16) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_60,
      PCIN(15) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_61,
      PCIN(14) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_62,
      PCIN(13) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_63,
      PCIN(12) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_64,
      PCIN(11) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_65,
      PCIN(10) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_66,
      PCIN(9) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_67,
      PCIN(8) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_68,
      PCIN(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_69,
      PCIN(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_70,
      PCIN(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_71,
      PCIN(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_72,
      PCIN(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_73,
      PCIN(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_74,
      PCIN(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_75,
      PCIN(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_76,
      PCOUT(47 downto 0) => NLW_add_ln147_3_fu_769_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln147_3_fu_769_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln147_3_fu_769_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln147_reg_1208[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_13,
      I1 => mul_16s_8ns_24_1_1_U153_n_13,
      O => \add_ln147_reg_1208[15]_i_2_n_5\
    );
\add_ln147_reg_1208[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_14,
      I1 => mul_16s_8ns_24_1_1_U153_n_14,
      O => \add_ln147_reg_1208[15]_i_3_n_5\
    );
\add_ln147_reg_1208[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_15,
      I1 => mul_16s_8ns_24_1_1_U153_n_15,
      O => \add_ln147_reg_1208[15]_i_4_n_5\
    );
\add_ln147_reg_1208[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_16,
      I1 => mul_16s_8ns_24_1_1_U153_n_16,
      O => \add_ln147_reg_1208[15]_i_5_n_5\
    );
\add_ln147_reg_1208[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_17,
      I1 => mul_16s_8ns_24_1_1_U153_n_17,
      O => \add_ln147_reg_1208[15]_i_6_n_5\
    );
\add_ln147_reg_1208[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_18,
      I1 => mul_16s_8ns_24_1_1_U153_n_18,
      O => \add_ln147_reg_1208[15]_i_7_n_5\
    );
\add_ln147_reg_1208[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_19,
      I1 => mul_16s_8ns_24_1_1_U153_n_19,
      O => \add_ln147_reg_1208[15]_i_8_n_5\
    );
\add_ln147_reg_1208[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_20,
      I1 => mul_16s_8ns_24_1_1_U153_n_20,
      O => \add_ln147_reg_1208[15]_i_9_n_5\
    );
\add_ln147_reg_1208[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_12,
      I1 => mul_16s_8ns_24_1_1_U153_n_12,
      O => \add_ln147_reg_1208[23]_i_10_n_5\
    );
\add_ln147_reg_1208[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_5,
      O => \add_ln147_reg_1208[23]_i_2_n_5\
    );
\add_ln147_reg_1208[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_6,
      I1 => mul_16s_8ns_24_1_1_U153_n_6,
      O => \add_ln147_reg_1208[23]_i_4_n_5\
    );
\add_ln147_reg_1208[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_7,
      I1 => mul_16s_8ns_24_1_1_U153_n_7,
      O => \add_ln147_reg_1208[23]_i_5_n_5\
    );
\add_ln147_reg_1208[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_8,
      I1 => mul_16s_8ns_24_1_1_U153_n_8,
      O => \add_ln147_reg_1208[23]_i_6_n_5\
    );
\add_ln147_reg_1208[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_9,
      I1 => mul_16s_8ns_24_1_1_U153_n_9,
      O => \add_ln147_reg_1208[23]_i_7_n_5\
    );
\add_ln147_reg_1208[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_10,
      I1 => mul_16s_8ns_24_1_1_U153_n_10,
      O => \add_ln147_reg_1208[23]_i_8_n_5\
    );
\add_ln147_reg_1208[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_11,
      I1 => mul_16s_8ns_24_1_1_U153_n_11,
      O => \add_ln147_reg_1208[23]_i_9_n_5\
    );
\add_ln147_reg_1208[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_21,
      I1 => mul_16s_8ns_24_1_1_U153_n_21,
      O => \add_ln147_reg_1208[7]_i_2_n_5\
    );
\add_ln147_reg_1208[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_22,
      I1 => mul_16s_8ns_24_1_1_U153_n_22,
      O => \add_ln147_reg_1208[7]_i_3_n_5\
    );
\add_ln147_reg_1208[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_23,
      I1 => mul_16s_8ns_24_1_1_U153_n_23,
      O => \add_ln147_reg_1208[7]_i_4_n_5\
    );
\add_ln147_reg_1208[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_24,
      I1 => mul_16s_8ns_24_1_1_U153_n_24,
      O => \add_ln147_reg_1208[7]_i_5_n_5\
    );
\add_ln147_reg_1208[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_25,
      I1 => mul_16s_8ns_24_1_1_U153_n_25,
      O => \add_ln147_reg_1208[7]_i_6_n_5\
    );
\add_ln147_reg_1208[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_26,
      I1 => mul_16s_8ns_24_1_1_U153_n_26,
      O => \add_ln147_reg_1208[7]_i_7_n_5\
    );
\add_ln147_reg_1208[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_27,
      I1 => mul_16s_8ns_24_1_1_U153_n_27,
      O => \add_ln147_reg_1208[7]_i_8_n_5\
    );
\add_ln147_reg_1208[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U154_n_28,
      I1 => mul_16s_8ns_24_1_1_U153_n_28,
      O => \add_ln147_reg_1208[7]_i_9_n_5\
    );
\add_ln147_reg_1208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(0),
      Q => add_ln147_reg_1208(0),
      R => '0'
    );
\add_ln147_reg_1208_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(10),
      Q => add_ln147_reg_1208(10),
      R => '0'
    );
\add_ln147_reg_1208_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(11),
      Q => add_ln147_reg_1208(11),
      R => '0'
    );
\add_ln147_reg_1208_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(12),
      Q => add_ln147_reg_1208(12),
      R => '0'
    );
\add_ln147_reg_1208_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(13),
      Q => add_ln147_reg_1208(13),
      R => '0'
    );
\add_ln147_reg_1208_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(14),
      Q => add_ln147_reg_1208(14),
      R => '0'
    );
\add_ln147_reg_1208_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(15),
      Q => add_ln147_reg_1208(15),
      R => '0'
    );
\add_ln147_reg_1208_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln147_reg_1208_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln147_reg_1208_reg[15]_i_1_n_5\,
      CO(6) => \add_ln147_reg_1208_reg[15]_i_1_n_6\,
      CO(5) => \add_ln147_reg_1208_reg[15]_i_1_n_7\,
      CO(4) => \add_ln147_reg_1208_reg[15]_i_1_n_8\,
      CO(3) => \add_ln147_reg_1208_reg[15]_i_1_n_9\,
      CO(2) => \add_ln147_reg_1208_reg[15]_i_1_n_10\,
      CO(1) => \add_ln147_reg_1208_reg[15]_i_1_n_11\,
      CO(0) => \add_ln147_reg_1208_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U154_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_20,
      O(7 downto 0) => add_ln147_fu_640_p2(15 downto 8),
      S(7) => \add_ln147_reg_1208[15]_i_2_n_5\,
      S(6) => \add_ln147_reg_1208[15]_i_3_n_5\,
      S(5) => \add_ln147_reg_1208[15]_i_4_n_5\,
      S(4) => \add_ln147_reg_1208[15]_i_5_n_5\,
      S(3) => \add_ln147_reg_1208[15]_i_6_n_5\,
      S(2) => \add_ln147_reg_1208[15]_i_7_n_5\,
      S(1) => \add_ln147_reg_1208[15]_i_8_n_5\,
      S(0) => \add_ln147_reg_1208[15]_i_9_n_5\
    );
\add_ln147_reg_1208_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(16),
      Q => add_ln147_reg_1208(16),
      R => '0'
    );
\add_ln147_reg_1208_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(17),
      Q => add_ln147_reg_1208(17),
      R => '0'
    );
\add_ln147_reg_1208_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(18),
      Q => add_ln147_reg_1208(18),
      R => '0'
    );
\add_ln147_reg_1208_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(19),
      Q => add_ln147_reg_1208(19),
      R => '0'
    );
\add_ln147_reg_1208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(1),
      Q => add_ln147_reg_1208(1),
      R => '0'
    );
\add_ln147_reg_1208_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(20),
      Q => add_ln147_reg_1208(20),
      R => '0'
    );
\add_ln147_reg_1208_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(21),
      Q => add_ln147_reg_1208(21),
      R => '0'
    );
\add_ln147_reg_1208_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(22),
      Q => add_ln147_reg_1208(22),
      R => '0'
    );
\add_ln147_reg_1208_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(23),
      Q => add_ln147_reg_1208(23),
      R => '0'
    );
\add_ln147_reg_1208_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln147_reg_1208_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln147_reg_1208_reg[23]_i_1_n_5\,
      CO(6) => \add_ln147_reg_1208_reg[23]_i_1_n_6\,
      CO(5) => \add_ln147_reg_1208_reg[23]_i_1_n_7\,
      CO(4) => \add_ln147_reg_1208_reg[23]_i_1_n_8\,
      CO(3) => \add_ln147_reg_1208_reg[23]_i_1_n_9\,
      CO(2) => \add_ln147_reg_1208_reg[23]_i_1_n_10\,
      CO(1) => \add_ln147_reg_1208_reg[23]_i_1_n_11\,
      CO(0) => \add_ln147_reg_1208_reg[23]_i_1_n_12\,
      DI(7) => \add_ln147_reg_1208[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_12,
      O(7 downto 0) => add_ln147_fu_640_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U154_n_29,
      S(6) => \add_ln147_reg_1208[23]_i_4_n_5\,
      S(5) => \add_ln147_reg_1208[23]_i_5_n_5\,
      S(4) => \add_ln147_reg_1208[23]_i_6_n_5\,
      S(3) => \add_ln147_reg_1208[23]_i_7_n_5\,
      S(2) => \add_ln147_reg_1208[23]_i_8_n_5\,
      S(1) => \add_ln147_reg_1208[23]_i_9_n_5\,
      S(0) => \add_ln147_reg_1208[23]_i_10_n_5\
    );
\add_ln147_reg_1208_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(24),
      Q => add_ln147_reg_1208(24),
      R => '0'
    );
\add_ln147_reg_1208_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln147_reg_1208_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln147_reg_1208_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln147_reg_1208_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln147_fu_640_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln147_reg_1208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(2),
      Q => add_ln147_reg_1208(2),
      R => '0'
    );
\add_ln147_reg_1208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(3),
      Q => add_ln147_reg_1208(3),
      R => '0'
    );
\add_ln147_reg_1208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(4),
      Q => add_ln147_reg_1208(4),
      R => '0'
    );
\add_ln147_reg_1208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(5),
      Q => add_ln147_reg_1208(5),
      R => '0'
    );
\add_ln147_reg_1208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(6),
      Q => add_ln147_reg_1208(6),
      R => '0'
    );
\add_ln147_reg_1208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(7),
      Q => add_ln147_reg_1208(7),
      R => '0'
    );
\add_ln147_reg_1208_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln147_reg_1208_reg[7]_i_1_n_5\,
      CO(6) => \add_ln147_reg_1208_reg[7]_i_1_n_6\,
      CO(5) => \add_ln147_reg_1208_reg[7]_i_1_n_7\,
      CO(4) => \add_ln147_reg_1208_reg[7]_i_1_n_8\,
      CO(3) => \add_ln147_reg_1208_reg[7]_i_1_n_9\,
      CO(2) => \add_ln147_reg_1208_reg[7]_i_1_n_10\,
      CO(1) => \add_ln147_reg_1208_reg[7]_i_1_n_11\,
      CO(0) => \add_ln147_reg_1208_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U154_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U154_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U154_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U154_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U154_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U154_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U154_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U154_n_28,
      O(7 downto 0) => add_ln147_fu_640_p2(7 downto 0),
      S(7) => \add_ln147_reg_1208[7]_i_2_n_5\,
      S(6) => \add_ln147_reg_1208[7]_i_3_n_5\,
      S(5) => \add_ln147_reg_1208[7]_i_4_n_5\,
      S(4) => \add_ln147_reg_1208[7]_i_5_n_5\,
      S(3) => \add_ln147_reg_1208[7]_i_6_n_5\,
      S(2) => \add_ln147_reg_1208[7]_i_7_n_5\,
      S(1) => \add_ln147_reg_1208[7]_i_8_n_5\,
      S(0) => \add_ln147_reg_1208[7]_i_9_n_5\
    );
\add_ln147_reg_1208_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(8),
      Q => add_ln147_reg_1208(8),
      R => '0'
    );
\add_ln147_reg_1208_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln147_fu_640_p2(9),
      Q => add_ln147_reg_1208(9),
      R => '0'
    );
add_ln149_2_fu_804_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln149_2_fu_804_p2_carry_n_5,
      CO(6) => add_ln149_2_fu_804_p2_carry_n_6,
      CO(5) => add_ln149_2_fu_804_p2_carry_n_7,
      CO(4) => add_ln149_2_fu_804_p2_carry_n_8,
      CO(3) => add_ln149_2_fu_804_p2_carry_n_9,
      CO(2) => add_ln149_2_fu_804_p2_carry_n_10,
      CO(1) => add_ln149_2_fu_804_p2_carry_n_11,
      CO(0) => add_ln149_2_fu_804_p2_carry_n_12,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_21,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_22,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_23,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_24,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_25,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_26,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_27,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_28,
      O(7 downto 0) => NLW_add_ln149_2_fu_804_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_88,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_89,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_90,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_91,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_92,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_93,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_94,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_95
    );
\add_ln149_2_fu_804_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln149_2_fu_804_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln149_2_fu_804_p2_carry__0_n_5\,
      CO(6) => \add_ln149_2_fu_804_p2_carry__0_n_6\,
      CO(5) => \add_ln149_2_fu_804_p2_carry__0_n_7\,
      CO(4) => \add_ln149_2_fu_804_p2_carry__0_n_8\,
      CO(3) => \add_ln149_2_fu_804_p2_carry__0_n_9\,
      CO(2) => \add_ln149_2_fu_804_p2_carry__0_n_10\,
      CO(1) => \add_ln149_2_fu_804_p2_carry__0_n_11\,
      CO(0) => \add_ln149_2_fu_804_p2_carry__0_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_13,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_14,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_15,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_16,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_17,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_18,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_19,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_20,
      O(7 downto 4) => Gres_fu_810_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln149_2_fu_804_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_96,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_97,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_98,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_99,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_100,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_101,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_102,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_103
    );
\add_ln149_2_fu_804_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln149_2_fu_804_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln149_2_fu_804_p2_carry__1_n_5\,
      CO(6) => \add_ln149_2_fu_804_p2_carry__1_n_6\,
      CO(5) => \add_ln149_2_fu_804_p2_carry__1_n_7\,
      CO(4) => \add_ln149_2_fu_804_p2_carry__1_n_8\,
      CO(3) => \add_ln149_2_fu_804_p2_carry__1_n_9\,
      CO(2) => \add_ln149_2_fu_804_p2_carry__1_n_10\,
      CO(1) => \add_ln149_2_fu_804_p2_carry__1_n_11\,
      CO(0) => \add_ln149_2_fu_804_p2_carry__1_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_5,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_6,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_7,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_8,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_9,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_10,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_11,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_12,
      O(7 downto 0) => Gres_fu_810_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_104,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_105,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_106,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_107,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_108,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_109,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_110,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_111
    );
\add_ln149_2_fu_804_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln149_2_fu_804_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln149_2_fu_804_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln149_2_fu_804_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_77,
      O(7 downto 1) => \NLW_add_ln149_2_fu_804_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Gres_fu_810_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_112
    );
add_ln149_3_fu_799_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => trunc_ln149_reg_1228_reg_n_91,
      A(0) => trunc_ln149_reg_1228_reg_n_92,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln149_3_fu_799_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => trunc_ln149_reg_1228_reg_n_93,
      B(16) => trunc_ln149_reg_1228_reg_n_94,
      B(15) => trunc_ln149_reg_1228_reg_n_95,
      B(14) => trunc_ln149_reg_1228_reg_n_96,
      B(13) => trunc_ln149_reg_1228_reg_n_97,
      B(12) => trunc_ln149_reg_1228_reg_n_98,
      B(11) => trunc_ln149_reg_1228_reg_n_99,
      B(10) => trunc_ln149_reg_1228_reg_n_100,
      B(9) => trunc_ln149_reg_1228_reg_n_101,
      B(8) => trunc_ln149_reg_1228_reg_n_102,
      B(7) => trunc_ln149_reg_1228_reg_n_103,
      B(6) => trunc_ln149_reg_1228_reg_n_104,
      B(5) => trunc_ln149_reg_1228_reg_n_105,
      B(4) => trunc_ln149_reg_1228_reg_n_106,
      B(3) => trunc_ln149_reg_1228_reg_n_107,
      B(2) => trunc_ln149_reg_1228_reg_n_108,
      B(1) => trunc_ln149_reg_1228_reg_n_109,
      B(0) => trunc_ln149_reg_1228_reg_n_110,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln149_3_fu_799_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln149_3_fu_799_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln149_3_fu_799_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln149_3_fu_799_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln149_3_fu_799_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln149_3_fu_799_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln149_3_fu_799_p2_n_91,
      P(18) => add_ln149_3_fu_799_p2_n_92,
      P(17) => add_ln149_3_fu_799_p2_n_93,
      P(16) => add_ln149_3_fu_799_p2_n_94,
      P(15) => add_ln149_3_fu_799_p2_n_95,
      P(14) => add_ln149_3_fu_799_p2_n_96,
      P(13) => add_ln149_3_fu_799_p2_n_97,
      P(12) => add_ln149_3_fu_799_p2_n_98,
      P(11) => add_ln149_3_fu_799_p2_n_99,
      P(10) => add_ln149_3_fu_799_p2_n_100,
      P(9) => add_ln149_3_fu_799_p2_n_101,
      P(8) => add_ln149_3_fu_799_p2_n_102,
      P(7) => add_ln149_3_fu_799_p2_n_103,
      P(6) => add_ln149_3_fu_799_p2_n_104,
      P(5) => add_ln149_3_fu_799_p2_n_105,
      P(4) => add_ln149_3_fu_799_p2_n_106,
      P(3) => add_ln149_3_fu_799_p2_n_107,
      P(2) => add_ln149_3_fu_799_p2_n_108,
      P(1) => add_ln149_3_fu_799_p2_n_109,
      P(0) => add_ln149_3_fu_799_p2_n_110,
      PATTERNBDETECT => NLW_add_ln149_3_fu_799_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln149_3_fu_799_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_29,
      PCIN(46) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_30,
      PCIN(45) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_31,
      PCIN(44) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_32,
      PCIN(43) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_33,
      PCIN(42) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_34,
      PCIN(41) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_35,
      PCIN(40) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_36,
      PCIN(39) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_37,
      PCIN(38) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_38,
      PCIN(37) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_39,
      PCIN(36) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_40,
      PCIN(35) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_41,
      PCIN(34) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_42,
      PCIN(33) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_43,
      PCIN(32) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_44,
      PCIN(31) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_45,
      PCIN(30) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_46,
      PCIN(29) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_47,
      PCIN(28) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_48,
      PCIN(27) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_49,
      PCIN(26) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_50,
      PCIN(25) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_51,
      PCIN(24) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_52,
      PCIN(23) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_53,
      PCIN(22) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_54,
      PCIN(21) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_55,
      PCIN(20) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_56,
      PCIN(19) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_57,
      PCIN(18) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_58,
      PCIN(17) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_59,
      PCIN(16) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_60,
      PCIN(15) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_61,
      PCIN(14) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_62,
      PCIN(13) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_63,
      PCIN(12) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_64,
      PCIN(11) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_65,
      PCIN(10) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_66,
      PCIN(9) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_67,
      PCIN(8) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_68,
      PCIN(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_69,
      PCIN(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_70,
      PCIN(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_71,
      PCIN(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_72,
      PCIN(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_73,
      PCIN(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_74,
      PCIN(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_75,
      PCIN(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_76,
      PCOUT(47 downto 0) => NLW_add_ln149_3_fu_799_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln149_3_fu_799_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln149_3_fu_799_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln149_reg_1223[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_13,
      I1 => mul_16s_8ns_24_1_1_U155_n_13,
      O => \add_ln149_reg_1223[15]_i_2_n_5\
    );
\add_ln149_reg_1223[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_14,
      I1 => mul_16s_8ns_24_1_1_U155_n_14,
      O => \add_ln149_reg_1223[15]_i_3_n_5\
    );
\add_ln149_reg_1223[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_15,
      I1 => mul_16s_8ns_24_1_1_U155_n_15,
      O => \add_ln149_reg_1223[15]_i_4_n_5\
    );
\add_ln149_reg_1223[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_16,
      I1 => mul_16s_8ns_24_1_1_U155_n_16,
      O => \add_ln149_reg_1223[15]_i_5_n_5\
    );
\add_ln149_reg_1223[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_17,
      I1 => mul_16s_8ns_24_1_1_U155_n_17,
      O => \add_ln149_reg_1223[15]_i_6_n_5\
    );
\add_ln149_reg_1223[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_18,
      I1 => mul_16s_8ns_24_1_1_U155_n_18,
      O => \add_ln149_reg_1223[15]_i_7_n_5\
    );
\add_ln149_reg_1223[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_19,
      I1 => mul_16s_8ns_24_1_1_U155_n_19,
      O => \add_ln149_reg_1223[15]_i_8_n_5\
    );
\add_ln149_reg_1223[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_20,
      I1 => mul_16s_8ns_24_1_1_U155_n_20,
      O => \add_ln149_reg_1223[15]_i_9_n_5\
    );
\add_ln149_reg_1223[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_12,
      I1 => mul_16s_8ns_24_1_1_U155_n_12,
      O => \add_ln149_reg_1223[23]_i_10_n_5\
    );
\add_ln149_reg_1223[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_5,
      O => \add_ln149_reg_1223[23]_i_2_n_5\
    );
\add_ln149_reg_1223[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_6,
      I1 => mul_16s_8ns_24_1_1_U155_n_6,
      O => \add_ln149_reg_1223[23]_i_4_n_5\
    );
\add_ln149_reg_1223[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_7,
      I1 => mul_16s_8ns_24_1_1_U155_n_7,
      O => \add_ln149_reg_1223[23]_i_5_n_5\
    );
\add_ln149_reg_1223[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_8,
      I1 => mul_16s_8ns_24_1_1_U155_n_8,
      O => \add_ln149_reg_1223[23]_i_6_n_5\
    );
\add_ln149_reg_1223[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_9,
      I1 => mul_16s_8ns_24_1_1_U155_n_9,
      O => \add_ln149_reg_1223[23]_i_7_n_5\
    );
\add_ln149_reg_1223[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_10,
      I1 => mul_16s_8ns_24_1_1_U155_n_10,
      O => \add_ln149_reg_1223[23]_i_8_n_5\
    );
\add_ln149_reg_1223[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_11,
      I1 => mul_16s_8ns_24_1_1_U155_n_11,
      O => \add_ln149_reg_1223[23]_i_9_n_5\
    );
\add_ln149_reg_1223[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_21,
      I1 => mul_16s_8ns_24_1_1_U155_n_21,
      O => \add_ln149_reg_1223[7]_i_2_n_5\
    );
\add_ln149_reg_1223[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_22,
      I1 => mul_16s_8ns_24_1_1_U155_n_22,
      O => \add_ln149_reg_1223[7]_i_3_n_5\
    );
\add_ln149_reg_1223[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_23,
      I1 => mul_16s_8ns_24_1_1_U155_n_23,
      O => \add_ln149_reg_1223[7]_i_4_n_5\
    );
\add_ln149_reg_1223[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_24,
      I1 => mul_16s_8ns_24_1_1_U155_n_24,
      O => \add_ln149_reg_1223[7]_i_5_n_5\
    );
\add_ln149_reg_1223[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_25,
      I1 => mul_16s_8ns_24_1_1_U155_n_25,
      O => \add_ln149_reg_1223[7]_i_6_n_5\
    );
\add_ln149_reg_1223[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_26,
      I1 => mul_16s_8ns_24_1_1_U155_n_26,
      O => \add_ln149_reg_1223[7]_i_7_n_5\
    );
\add_ln149_reg_1223[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_27,
      I1 => mul_16s_8ns_24_1_1_U155_n_27,
      O => \add_ln149_reg_1223[7]_i_8_n_5\
    );
\add_ln149_reg_1223[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U156_n_28,
      I1 => mul_16s_8ns_24_1_1_U155_n_28,
      O => \add_ln149_reg_1223[7]_i_9_n_5\
    );
\add_ln149_reg_1223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(0),
      Q => add_ln149_reg_1223(0),
      R => '0'
    );
\add_ln149_reg_1223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(10),
      Q => add_ln149_reg_1223(10),
      R => '0'
    );
\add_ln149_reg_1223_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(11),
      Q => add_ln149_reg_1223(11),
      R => '0'
    );
\add_ln149_reg_1223_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(12),
      Q => add_ln149_reg_1223(12),
      R => '0'
    );
\add_ln149_reg_1223_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(13),
      Q => add_ln149_reg_1223(13),
      R => '0'
    );
\add_ln149_reg_1223_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(14),
      Q => add_ln149_reg_1223(14),
      R => '0'
    );
\add_ln149_reg_1223_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(15),
      Q => add_ln149_reg_1223(15),
      R => '0'
    );
\add_ln149_reg_1223_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln149_reg_1223_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln149_reg_1223_reg[15]_i_1_n_5\,
      CO(6) => \add_ln149_reg_1223_reg[15]_i_1_n_6\,
      CO(5) => \add_ln149_reg_1223_reg[15]_i_1_n_7\,
      CO(4) => \add_ln149_reg_1223_reg[15]_i_1_n_8\,
      CO(3) => \add_ln149_reg_1223_reg[15]_i_1_n_9\,
      CO(2) => \add_ln149_reg_1223_reg[15]_i_1_n_10\,
      CO(1) => \add_ln149_reg_1223_reg[15]_i_1_n_11\,
      CO(0) => \add_ln149_reg_1223_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U156_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_20,
      O(7 downto 0) => add_ln149_fu_686_p2(15 downto 8),
      S(7) => \add_ln149_reg_1223[15]_i_2_n_5\,
      S(6) => \add_ln149_reg_1223[15]_i_3_n_5\,
      S(5) => \add_ln149_reg_1223[15]_i_4_n_5\,
      S(4) => \add_ln149_reg_1223[15]_i_5_n_5\,
      S(3) => \add_ln149_reg_1223[15]_i_6_n_5\,
      S(2) => \add_ln149_reg_1223[15]_i_7_n_5\,
      S(1) => \add_ln149_reg_1223[15]_i_8_n_5\,
      S(0) => \add_ln149_reg_1223[15]_i_9_n_5\
    );
\add_ln149_reg_1223_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(16),
      Q => add_ln149_reg_1223(16),
      R => '0'
    );
\add_ln149_reg_1223_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(17),
      Q => add_ln149_reg_1223(17),
      R => '0'
    );
\add_ln149_reg_1223_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(18),
      Q => add_ln149_reg_1223(18),
      R => '0'
    );
\add_ln149_reg_1223_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(19),
      Q => add_ln149_reg_1223(19),
      R => '0'
    );
\add_ln149_reg_1223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(1),
      Q => add_ln149_reg_1223(1),
      R => '0'
    );
\add_ln149_reg_1223_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(20),
      Q => add_ln149_reg_1223(20),
      R => '0'
    );
\add_ln149_reg_1223_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(21),
      Q => add_ln149_reg_1223(21),
      R => '0'
    );
\add_ln149_reg_1223_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(22),
      Q => add_ln149_reg_1223(22),
      R => '0'
    );
\add_ln149_reg_1223_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(23),
      Q => add_ln149_reg_1223(23),
      R => '0'
    );
\add_ln149_reg_1223_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln149_reg_1223_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln149_reg_1223_reg[23]_i_1_n_5\,
      CO(6) => \add_ln149_reg_1223_reg[23]_i_1_n_6\,
      CO(5) => \add_ln149_reg_1223_reg[23]_i_1_n_7\,
      CO(4) => \add_ln149_reg_1223_reg[23]_i_1_n_8\,
      CO(3) => \add_ln149_reg_1223_reg[23]_i_1_n_9\,
      CO(2) => \add_ln149_reg_1223_reg[23]_i_1_n_10\,
      CO(1) => \add_ln149_reg_1223_reg[23]_i_1_n_11\,
      CO(0) => \add_ln149_reg_1223_reg[23]_i_1_n_12\,
      DI(7) => \add_ln149_reg_1223[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_12,
      O(7 downto 0) => add_ln149_fu_686_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U156_n_29,
      S(6) => \add_ln149_reg_1223[23]_i_4_n_5\,
      S(5) => \add_ln149_reg_1223[23]_i_5_n_5\,
      S(4) => \add_ln149_reg_1223[23]_i_6_n_5\,
      S(3) => \add_ln149_reg_1223[23]_i_7_n_5\,
      S(2) => \add_ln149_reg_1223[23]_i_8_n_5\,
      S(1) => \add_ln149_reg_1223[23]_i_9_n_5\,
      S(0) => \add_ln149_reg_1223[23]_i_10_n_5\
    );
\add_ln149_reg_1223_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(24),
      Q => add_ln149_reg_1223(24),
      R => '0'
    );
\add_ln149_reg_1223_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln149_reg_1223_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln149_reg_1223_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln149_reg_1223_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln149_fu_686_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln149_reg_1223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(2),
      Q => add_ln149_reg_1223(2),
      R => '0'
    );
\add_ln149_reg_1223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(3),
      Q => add_ln149_reg_1223(3),
      R => '0'
    );
\add_ln149_reg_1223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(4),
      Q => add_ln149_reg_1223(4),
      R => '0'
    );
\add_ln149_reg_1223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(5),
      Q => add_ln149_reg_1223(5),
      R => '0'
    );
\add_ln149_reg_1223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(6),
      Q => add_ln149_reg_1223(6),
      R => '0'
    );
\add_ln149_reg_1223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(7),
      Q => add_ln149_reg_1223(7),
      R => '0'
    );
\add_ln149_reg_1223_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln149_reg_1223_reg[7]_i_1_n_5\,
      CO(6) => \add_ln149_reg_1223_reg[7]_i_1_n_6\,
      CO(5) => \add_ln149_reg_1223_reg[7]_i_1_n_7\,
      CO(4) => \add_ln149_reg_1223_reg[7]_i_1_n_8\,
      CO(3) => \add_ln149_reg_1223_reg[7]_i_1_n_9\,
      CO(2) => \add_ln149_reg_1223_reg[7]_i_1_n_10\,
      CO(1) => \add_ln149_reg_1223_reg[7]_i_1_n_11\,
      CO(0) => \add_ln149_reg_1223_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U156_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U156_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U156_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U156_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U156_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U156_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U156_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U156_n_28,
      O(7 downto 0) => add_ln149_fu_686_p2(7 downto 0),
      S(7) => \add_ln149_reg_1223[7]_i_2_n_5\,
      S(6) => \add_ln149_reg_1223[7]_i_3_n_5\,
      S(5) => \add_ln149_reg_1223[7]_i_4_n_5\,
      S(4) => \add_ln149_reg_1223[7]_i_5_n_5\,
      S(3) => \add_ln149_reg_1223[7]_i_6_n_5\,
      S(2) => \add_ln149_reg_1223[7]_i_7_n_5\,
      S(1) => \add_ln149_reg_1223[7]_i_8_n_5\,
      S(0) => \add_ln149_reg_1223[7]_i_9_n_5\
    );
\add_ln149_reg_1223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(8),
      Q => add_ln149_reg_1223(8),
      R => '0'
    );
\add_ln149_reg_1223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln149_fu_686_p2(9),
      Q => add_ln149_reg_1223(9),
      R => '0'
    );
add_ln151_2_fu_834_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln151_2_fu_834_p2_carry_n_5,
      CO(6) => add_ln151_2_fu_834_p2_carry_n_6,
      CO(5) => add_ln151_2_fu_834_p2_carry_n_7,
      CO(4) => add_ln151_2_fu_834_p2_carry_n_8,
      CO(3) => add_ln151_2_fu_834_p2_carry_n_9,
      CO(2) => add_ln151_2_fu_834_p2_carry_n_10,
      CO(1) => add_ln151_2_fu_834_p2_carry_n_11,
      CO(0) => add_ln151_2_fu_834_p2_carry_n_12,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_21,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_22,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_23,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_24,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_25,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_26,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_27,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_28,
      O(7 downto 0) => NLW_add_ln151_2_fu_834_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_89,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_90,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_91,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_92,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_93,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_94,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_95,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_96
    );
\add_ln151_2_fu_834_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln151_2_fu_834_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \add_ln151_2_fu_834_p2_carry__0_n_5\,
      CO(6) => \add_ln151_2_fu_834_p2_carry__0_n_6\,
      CO(5) => \add_ln151_2_fu_834_p2_carry__0_n_7\,
      CO(4) => \add_ln151_2_fu_834_p2_carry__0_n_8\,
      CO(3) => \add_ln151_2_fu_834_p2_carry__0_n_9\,
      CO(2) => \add_ln151_2_fu_834_p2_carry__0_n_10\,
      CO(1) => \add_ln151_2_fu_834_p2_carry__0_n_11\,
      CO(0) => \add_ln151_2_fu_834_p2_carry__0_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_13,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_14,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_15,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_16,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_17,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_18,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_19,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_20,
      O(7 downto 4) => Bres_fu_840_p4(3 downto 0),
      O(3 downto 0) => \NLW_add_ln151_2_fu_834_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_97,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_98,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_99,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_100,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_101,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_102,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_103,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_104
    );
\add_ln151_2_fu_834_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln151_2_fu_834_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln151_2_fu_834_p2_carry__1_n_5\,
      CO(6) => \add_ln151_2_fu_834_p2_carry__1_n_6\,
      CO(5) => \add_ln151_2_fu_834_p2_carry__1_n_7\,
      CO(4) => \add_ln151_2_fu_834_p2_carry__1_n_8\,
      CO(3) => \add_ln151_2_fu_834_p2_carry__1_n_9\,
      CO(2) => \add_ln151_2_fu_834_p2_carry__1_n_10\,
      CO(1) => \add_ln151_2_fu_834_p2_carry__1_n_11\,
      CO(0) => \add_ln151_2_fu_834_p2_carry__1_n_12\,
      DI(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_5,
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_6,
      DI(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_7,
      DI(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_8,
      DI(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_9,
      DI(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_10,
      DI(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_11,
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_12,
      O(7 downto 0) => Bres_fu_840_p4(11 downto 4),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_105,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_106,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_107,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_108,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_109,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_110,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_111,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_112
    );
\add_ln151_2_fu_834_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln151_2_fu_834_p2_carry__1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln151_2_fu_834_p2_carry__2_n_11\,
      CO(0) => \NLW_add_ln151_2_fu_834_p2_carry__2_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_78,
      O(7 downto 1) => \NLW_add_ln151_2_fu_834_p2_carry__2_O_UNCONNECTED\(7 downto 1),
      O(0) => Bres_fu_840_p4(12),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_113
    );
add_ln151_3_fu_829_p2: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "NONE",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 2) => B"0000000000000000000000000000",
      A(1) => trunc_ln151_reg_1243_reg_n_91,
      A(0) => trunc_ln151_reg_1243_reg_n_92,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln151_3_fu_829_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => trunc_ln151_reg_1243_reg_n_93,
      B(16) => trunc_ln151_reg_1243_reg_n_94,
      B(15) => trunc_ln151_reg_1243_reg_n_95,
      B(14) => trunc_ln151_reg_1243_reg_n_96,
      B(13) => trunc_ln151_reg_1243_reg_n_97,
      B(12) => trunc_ln151_reg_1243_reg_n_98,
      B(11) => trunc_ln151_reg_1243_reg_n_99,
      B(10) => trunc_ln151_reg_1243_reg_n_100,
      B(9) => trunc_ln151_reg_1243_reg_n_101,
      B(8) => trunc_ln151_reg_1243_reg_n_102,
      B(7) => trunc_ln151_reg_1243_reg_n_103,
      B(6) => trunc_ln151_reg_1243_reg_n_104,
      B(5) => trunc_ln151_reg_1243_reg_n_105,
      B(4) => trunc_ln151_reg_1243_reg_n_106,
      B(3) => trunc_ln151_reg_1243_reg_n_107,
      B(2) => trunc_ln151_reg_1243_reg_n_108,
      B(1) => trunc_ln151_reg_1243_reg_n_109,
      B(0) => trunc_ln151_reg_1243_reg_n_110,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln151_3_fu_829_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln151_3_fu_829_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln151_3_fu_829_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln151_3_fu_829_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010011",
      OVERFLOW => NLW_add_ln151_3_fu_829_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_add_ln151_3_fu_829_p2_P_UNCONNECTED(47 downto 20),
      P(19) => add_ln151_3_fu_829_p2_n_91,
      P(18) => add_ln151_3_fu_829_p2_n_92,
      P(17) => add_ln151_3_fu_829_p2_n_93,
      P(16) => add_ln151_3_fu_829_p2_n_94,
      P(15) => add_ln151_3_fu_829_p2_n_95,
      P(14) => add_ln151_3_fu_829_p2_n_96,
      P(13) => add_ln151_3_fu_829_p2_n_97,
      P(12) => add_ln151_3_fu_829_p2_n_98,
      P(11) => add_ln151_3_fu_829_p2_n_99,
      P(10) => add_ln151_3_fu_829_p2_n_100,
      P(9) => add_ln151_3_fu_829_p2_n_101,
      P(8) => add_ln151_3_fu_829_p2_n_102,
      P(7) => add_ln151_3_fu_829_p2_n_103,
      P(6) => add_ln151_3_fu_829_p2_n_104,
      P(5) => add_ln151_3_fu_829_p2_n_105,
      P(4) => add_ln151_3_fu_829_p2_n_106,
      P(3) => add_ln151_3_fu_829_p2_n_107,
      P(2) => add_ln151_3_fu_829_p2_n_108,
      P(1) => add_ln151_3_fu_829_p2_n_109,
      P(0) => add_ln151_3_fu_829_p2_n_110,
      PATTERNBDETECT => NLW_add_ln151_3_fu_829_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln151_3_fu_829_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_29,
      PCIN(46) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_30,
      PCIN(45) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_31,
      PCIN(44) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_32,
      PCIN(43) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_33,
      PCIN(42) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_34,
      PCIN(41) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_35,
      PCIN(40) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_36,
      PCIN(39) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_37,
      PCIN(38) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_38,
      PCIN(37) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_39,
      PCIN(36) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_40,
      PCIN(35) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_41,
      PCIN(34) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_42,
      PCIN(33) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_43,
      PCIN(32) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_44,
      PCIN(31) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_45,
      PCIN(30) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_46,
      PCIN(29) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_47,
      PCIN(28) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_48,
      PCIN(27) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_49,
      PCIN(26) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_50,
      PCIN(25) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_51,
      PCIN(24) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_52,
      PCIN(23) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_53,
      PCIN(22) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_54,
      PCIN(21) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_55,
      PCIN(20) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_56,
      PCIN(19) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_57,
      PCIN(18) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_58,
      PCIN(17) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_59,
      PCIN(16) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_60,
      PCIN(15) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_61,
      PCIN(14) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_62,
      PCIN(13) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_63,
      PCIN(12) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_64,
      PCIN(11) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_65,
      PCIN(10) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_66,
      PCIN(9) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_67,
      PCIN(8) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_68,
      PCIN(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_69,
      PCIN(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_70,
      PCIN(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_71,
      PCIN(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_72,
      PCIN(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_73,
      PCIN(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_74,
      PCIN(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_75,
      PCIN(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_76,
      PCOUT(47 downto 0) => NLW_add_ln151_3_fu_829_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln151_3_fu_829_p2_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_add_ln151_3_fu_829_p2_XOROUT_UNCONNECTED(7 downto 0)
    );
\add_ln151_reg_1238[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_13,
      I1 => mul_16s_8ns_24_1_1_U157_n_13,
      O => \add_ln151_reg_1238[15]_i_2_n_5\
    );
\add_ln151_reg_1238[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_14,
      I1 => mul_16s_8ns_24_1_1_U157_n_14,
      O => \add_ln151_reg_1238[15]_i_3_n_5\
    );
\add_ln151_reg_1238[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_15,
      I1 => mul_16s_8ns_24_1_1_U157_n_15,
      O => \add_ln151_reg_1238[15]_i_4_n_5\
    );
\add_ln151_reg_1238[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_16,
      I1 => mul_16s_8ns_24_1_1_U157_n_16,
      O => \add_ln151_reg_1238[15]_i_5_n_5\
    );
\add_ln151_reg_1238[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_17,
      I1 => mul_16s_8ns_24_1_1_U157_n_17,
      O => \add_ln151_reg_1238[15]_i_6_n_5\
    );
\add_ln151_reg_1238[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_18,
      I1 => mul_16s_8ns_24_1_1_U157_n_18,
      O => \add_ln151_reg_1238[15]_i_7_n_5\
    );
\add_ln151_reg_1238[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_19,
      I1 => mul_16s_8ns_24_1_1_U157_n_19,
      O => \add_ln151_reg_1238[15]_i_8_n_5\
    );
\add_ln151_reg_1238[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_20,
      I1 => mul_16s_8ns_24_1_1_U157_n_20,
      O => \add_ln151_reg_1238[15]_i_9_n_5\
    );
\add_ln151_reg_1238[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_12,
      I1 => mul_16s_8ns_24_1_1_U157_n_12,
      O => \add_ln151_reg_1238[23]_i_10_n_5\
    );
\add_ln151_reg_1238[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_5,
      O => \add_ln151_reg_1238[23]_i_2_n_5\
    );
\add_ln151_reg_1238[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_6,
      I1 => mul_16s_8ns_24_1_1_U157_n_6,
      O => \add_ln151_reg_1238[23]_i_4_n_5\
    );
\add_ln151_reg_1238[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_7,
      I1 => mul_16s_8ns_24_1_1_U157_n_7,
      O => \add_ln151_reg_1238[23]_i_5_n_5\
    );
\add_ln151_reg_1238[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_8,
      I1 => mul_16s_8ns_24_1_1_U157_n_8,
      O => \add_ln151_reg_1238[23]_i_6_n_5\
    );
\add_ln151_reg_1238[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_9,
      I1 => mul_16s_8ns_24_1_1_U157_n_9,
      O => \add_ln151_reg_1238[23]_i_7_n_5\
    );
\add_ln151_reg_1238[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_10,
      I1 => mul_16s_8ns_24_1_1_U157_n_10,
      O => \add_ln151_reg_1238[23]_i_8_n_5\
    );
\add_ln151_reg_1238[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_11,
      I1 => mul_16s_8ns_24_1_1_U157_n_11,
      O => \add_ln151_reg_1238[23]_i_9_n_5\
    );
\add_ln151_reg_1238[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_21,
      I1 => mul_16s_8ns_24_1_1_U157_n_21,
      O => \add_ln151_reg_1238[7]_i_2_n_5\
    );
\add_ln151_reg_1238[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_22,
      I1 => mul_16s_8ns_24_1_1_U157_n_22,
      O => \add_ln151_reg_1238[7]_i_3_n_5\
    );
\add_ln151_reg_1238[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_23,
      I1 => mul_16s_8ns_24_1_1_U157_n_23,
      O => \add_ln151_reg_1238[7]_i_4_n_5\
    );
\add_ln151_reg_1238[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_24,
      I1 => mul_16s_8ns_24_1_1_U157_n_24,
      O => \add_ln151_reg_1238[7]_i_5_n_5\
    );
\add_ln151_reg_1238[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_25,
      I1 => mul_16s_8ns_24_1_1_U157_n_25,
      O => \add_ln151_reg_1238[7]_i_6_n_5\
    );
\add_ln151_reg_1238[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_26,
      I1 => mul_16s_8ns_24_1_1_U157_n_26,
      O => \add_ln151_reg_1238[7]_i_7_n_5\
    );
\add_ln151_reg_1238[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_27,
      I1 => mul_16s_8ns_24_1_1_U157_n_27,
      O => \add_ln151_reg_1238[7]_i_8_n_5\
    );
\add_ln151_reg_1238[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_16s_8ns_24_1_1_U158_n_28,
      I1 => mul_16s_8ns_24_1_1_U157_n_28,
      O => \add_ln151_reg_1238[7]_i_9_n_5\
    );
\add_ln151_reg_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(0),
      Q => add_ln151_reg_1238(0),
      R => '0'
    );
\add_ln151_reg_1238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(10),
      Q => add_ln151_reg_1238(10),
      R => '0'
    );
\add_ln151_reg_1238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(11),
      Q => add_ln151_reg_1238(11),
      R => '0'
    );
\add_ln151_reg_1238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(12),
      Q => add_ln151_reg_1238(12),
      R => '0'
    );
\add_ln151_reg_1238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(13),
      Q => add_ln151_reg_1238(13),
      R => '0'
    );
\add_ln151_reg_1238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(14),
      Q => add_ln151_reg_1238(14),
      R => '0'
    );
\add_ln151_reg_1238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(15),
      Q => add_ln151_reg_1238(15),
      R => '0'
    );
\add_ln151_reg_1238_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln151_reg_1238_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln151_reg_1238_reg[15]_i_1_n_5\,
      CO(6) => \add_ln151_reg_1238_reg[15]_i_1_n_6\,
      CO(5) => \add_ln151_reg_1238_reg[15]_i_1_n_7\,
      CO(4) => \add_ln151_reg_1238_reg[15]_i_1_n_8\,
      CO(3) => \add_ln151_reg_1238_reg[15]_i_1_n_9\,
      CO(2) => \add_ln151_reg_1238_reg[15]_i_1_n_10\,
      CO(1) => \add_ln151_reg_1238_reg[15]_i_1_n_11\,
      CO(0) => \add_ln151_reg_1238_reg[15]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U158_n_13,
      DI(6) => mul_16s_8ns_24_1_1_U158_n_14,
      DI(5) => mul_16s_8ns_24_1_1_U158_n_15,
      DI(4) => mul_16s_8ns_24_1_1_U158_n_16,
      DI(3) => mul_16s_8ns_24_1_1_U158_n_17,
      DI(2) => mul_16s_8ns_24_1_1_U158_n_18,
      DI(1) => mul_16s_8ns_24_1_1_U158_n_19,
      DI(0) => mul_16s_8ns_24_1_1_U158_n_20,
      O(7 downto 0) => add_ln151_fu_732_p2(15 downto 8),
      S(7) => \add_ln151_reg_1238[15]_i_2_n_5\,
      S(6) => \add_ln151_reg_1238[15]_i_3_n_5\,
      S(5) => \add_ln151_reg_1238[15]_i_4_n_5\,
      S(4) => \add_ln151_reg_1238[15]_i_5_n_5\,
      S(3) => \add_ln151_reg_1238[15]_i_6_n_5\,
      S(2) => \add_ln151_reg_1238[15]_i_7_n_5\,
      S(1) => \add_ln151_reg_1238[15]_i_8_n_5\,
      S(0) => \add_ln151_reg_1238[15]_i_9_n_5\
    );
\add_ln151_reg_1238_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(16),
      Q => add_ln151_reg_1238(16),
      R => '0'
    );
\add_ln151_reg_1238_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(17),
      Q => add_ln151_reg_1238(17),
      R => '0'
    );
\add_ln151_reg_1238_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(18),
      Q => add_ln151_reg_1238(18),
      R => '0'
    );
\add_ln151_reg_1238_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(19),
      Q => add_ln151_reg_1238(19),
      R => '0'
    );
\add_ln151_reg_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(1),
      Q => add_ln151_reg_1238(1),
      R => '0'
    );
\add_ln151_reg_1238_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(20),
      Q => add_ln151_reg_1238(20),
      R => '0'
    );
\add_ln151_reg_1238_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(21),
      Q => add_ln151_reg_1238(21),
      R => '0'
    );
\add_ln151_reg_1238_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(22),
      Q => add_ln151_reg_1238(22),
      R => '0'
    );
\add_ln151_reg_1238_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(23),
      Q => add_ln151_reg_1238(23),
      R => '0'
    );
\add_ln151_reg_1238_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln151_reg_1238_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln151_reg_1238_reg[23]_i_1_n_5\,
      CO(6) => \add_ln151_reg_1238_reg[23]_i_1_n_6\,
      CO(5) => \add_ln151_reg_1238_reg[23]_i_1_n_7\,
      CO(4) => \add_ln151_reg_1238_reg[23]_i_1_n_8\,
      CO(3) => \add_ln151_reg_1238_reg[23]_i_1_n_9\,
      CO(2) => \add_ln151_reg_1238_reg[23]_i_1_n_10\,
      CO(1) => \add_ln151_reg_1238_reg[23]_i_1_n_11\,
      CO(0) => \add_ln151_reg_1238_reg[23]_i_1_n_12\,
      DI(7) => \add_ln151_reg_1238[23]_i_2_n_5\,
      DI(6) => mul_16s_8ns_24_1_1_U158_n_6,
      DI(5) => mul_16s_8ns_24_1_1_U158_n_7,
      DI(4) => mul_16s_8ns_24_1_1_U158_n_8,
      DI(3) => mul_16s_8ns_24_1_1_U158_n_9,
      DI(2) => mul_16s_8ns_24_1_1_U158_n_10,
      DI(1) => mul_16s_8ns_24_1_1_U158_n_11,
      DI(0) => mul_16s_8ns_24_1_1_U158_n_12,
      O(7 downto 0) => add_ln151_fu_732_p2(23 downto 16),
      S(7) => mul_16s_8ns_24_1_1_U158_n_29,
      S(6) => \add_ln151_reg_1238[23]_i_4_n_5\,
      S(5) => \add_ln151_reg_1238[23]_i_5_n_5\,
      S(4) => \add_ln151_reg_1238[23]_i_6_n_5\,
      S(3) => \add_ln151_reg_1238[23]_i_7_n_5\,
      S(2) => \add_ln151_reg_1238[23]_i_8_n_5\,
      S(1) => \add_ln151_reg_1238[23]_i_9_n_5\,
      S(0) => \add_ln151_reg_1238[23]_i_10_n_5\
    );
\add_ln151_reg_1238_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(24),
      Q => add_ln151_reg_1238(24),
      R => '0'
    );
\add_ln151_reg_1238_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln151_reg_1238_reg[23]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln151_reg_1238_reg[24]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln151_reg_1238_reg[24]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln151_fu_732_p2(24),
      S(7 downto 0) => B"00000001"
    );
\add_ln151_reg_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(2),
      Q => add_ln151_reg_1238(2),
      R => '0'
    );
\add_ln151_reg_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(3),
      Q => add_ln151_reg_1238(3),
      R => '0'
    );
\add_ln151_reg_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(4),
      Q => add_ln151_reg_1238(4),
      R => '0'
    );
\add_ln151_reg_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(5),
      Q => add_ln151_reg_1238(5),
      R => '0'
    );
\add_ln151_reg_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(6),
      Q => add_ln151_reg_1238(6),
      R => '0'
    );
\add_ln151_reg_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(7),
      Q => add_ln151_reg_1238(7),
      R => '0'
    );
\add_ln151_reg_1238_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln151_reg_1238_reg[7]_i_1_n_5\,
      CO(6) => \add_ln151_reg_1238_reg[7]_i_1_n_6\,
      CO(5) => \add_ln151_reg_1238_reg[7]_i_1_n_7\,
      CO(4) => \add_ln151_reg_1238_reg[7]_i_1_n_8\,
      CO(3) => \add_ln151_reg_1238_reg[7]_i_1_n_9\,
      CO(2) => \add_ln151_reg_1238_reg[7]_i_1_n_10\,
      CO(1) => \add_ln151_reg_1238_reg[7]_i_1_n_11\,
      CO(0) => \add_ln151_reg_1238_reg[7]_i_1_n_12\,
      DI(7) => mul_16s_8ns_24_1_1_U158_n_21,
      DI(6) => mul_16s_8ns_24_1_1_U158_n_22,
      DI(5) => mul_16s_8ns_24_1_1_U158_n_23,
      DI(4) => mul_16s_8ns_24_1_1_U158_n_24,
      DI(3) => mul_16s_8ns_24_1_1_U158_n_25,
      DI(2) => mul_16s_8ns_24_1_1_U158_n_26,
      DI(1) => mul_16s_8ns_24_1_1_U158_n_27,
      DI(0) => mul_16s_8ns_24_1_1_U158_n_28,
      O(7 downto 0) => add_ln151_fu_732_p2(7 downto 0),
      S(7) => \add_ln151_reg_1238[7]_i_2_n_5\,
      S(6) => \add_ln151_reg_1238[7]_i_3_n_5\,
      S(5) => \add_ln151_reg_1238[7]_i_4_n_5\,
      S(4) => \add_ln151_reg_1238[7]_i_5_n_5\,
      S(3) => \add_ln151_reg_1238[7]_i_6_n_5\,
      S(2) => \add_ln151_reg_1238[7]_i_7_n_5\,
      S(1) => \add_ln151_reg_1238[7]_i_8_n_5\,
      S(0) => \add_ln151_reg_1238[7]_i_9_n_5\
    );
\add_ln151_reg_1238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(8),
      Q => add_ln151_reg_1238(8),
      R => '0'
    );
\add_ln151_reg_1238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln151_fu_732_p2(9),
      Q => add_ln151_reg_1238(9),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5
    );
\ap_loop_exit_ready_pp0_iter4_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\empty_n_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7F0000"
    )
        port map (
      I0 => empty_n,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => flow_control_loop_pipe_sequential_init_U_n_5,
      I4 => stream_in_hresampled_empty_n,
      I5 => push_1,
      O => \ap_CS_fsm_reg[2]\
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_85a6_csc_0_flow_control_loop_pipe_sequential_init_53
     port map (
      CO(0) => icmp_ln104_1_fu_397_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      E(0) => flow_control_loop_pipe_sequential_init_U_n_56,
      Q(2 downto 0) => Q(2 downto 0),
      S(6) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      SS(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_53,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1_0(12 downto 0) => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1(12 downto 0),
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp17_not_reg_629 => cmp17_not_reg_629,
      cmp20_not_reg_634 => cmp20_not_reg_634,
      \cmp20_not_reg_634_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_52,
      empty_n_reg => flow_control_loop_pipe_sequential_init_U_n_5,
      empty_n_reg_0 => flow_control_loop_pipe_sequential_init_U_n_54,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg(0) => p_0_in(0),
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg_1 => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg,
      icmp_ln104_fu_391_p2_carry(13 downto 0) => \or_ln105_2_reg_1153[0]_i_2\(13 downto 0),
      or_ln105_2_reg_1153 => \^or_ln105_2_reg_1153\,
      \or_ln105_2_reg_1153_reg[0]\(0) => icmp_ln104_fu_391_p2,
      \or_ln105_2_reg_1153_reg[0]_0\ => \or_ln105_2_reg_1153_reg[0]_0\,
      \or_ln105_2_reg_1153_reg[0]_1\(15 downto 0) => \or_ln105_2_reg_1153_reg[0]_1\(15 downto 0),
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      \x_fu_140_reg[0]\(0) => x_5_fu_439_p2(0),
      \x_fu_140_reg[12]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \x_fu_140_reg[12]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \x_fu_140_reg[12]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \x_fu_140_reg[12]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \x_fu_140_reg[12]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \x_fu_140_reg[12]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \x_fu_140_reg[12]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \x_fu_140_reg[12]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      \x_fu_140_reg[12]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      \x_fu_140_reg[12]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      \x_fu_140_reg[12]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      \x_fu_140_reg[12]_1\(12 downto 0) => x_fu_140_reg(12 downto 0),
      \x_fu_140_reg[8]\(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      \x_fu_140_reg[8]\(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      \x_fu_140_reg[8]\(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      \x_fu_140_reg[8]\(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      \x_fu_140_reg[8]\(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      \x_fu_140_reg[8]\(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      \x_fu_140_reg[8]\(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      \x_fu_140_reg[8]\(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      \x_fu_140_reg[9]\(1 downto 0) => \x_fu_140_reg[9]_0\(1 downto 0)
    );
full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2000000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter5,
      I2 => stream_csc_full_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => stream_in_hresampled_empty_n,
      I5 => push_1,
      O => mOutPtr0
    );
icmp_ln104_1_fu_397_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln104_1_fu_397_p2,
      CO(6) => icmp_ln104_1_fu_397_p2_carry_n_6,
      CO(5) => icmp_ln104_1_fu_397_p2_carry_n_7,
      CO(4) => icmp_ln104_1_fu_397_p2_carry_n_8,
      CO(3) => icmp_ln104_1_fu_397_p2_carry_n_9,
      CO(2) => icmp_ln104_1_fu_397_p2_carry_n_10,
      CO(1) => icmp_ln104_1_fu_397_p2_carry_n_11,
      CO(0) => icmp_ln104_1_fu_397_p2_carry_n_12,
      DI(7) => DI(0),
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      O(7 downto 0) => NLW_icmp_ln104_1_fu_397_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \or_ln105_2_reg_1153[0]_i_2_0\(0),
      S(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
icmp_ln104_fu_391_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln104_fu_391_p2,
      CO(6) => icmp_ln104_fu_391_p2_carry_n_6,
      CO(5) => icmp_ln104_fu_391_p2_carry_n_7,
      CO(4) => icmp_ln104_fu_391_p2_carry_n_8,
      CO(3) => icmp_ln104_fu_391_p2_carry_n_9,
      CO(2) => icmp_ln104_fu_391_p2_carry_n_10,
      CO(1) => icmp_ln104_fu_391_p2_carry_n_11,
      CO(0) => icmp_ln104_fu_391_p2_carry_n_12,
      DI(7) => \or_ln105_2_reg_1153[0]_i_2\(14),
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_18,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      O(7 downto 0) => NLW_icmp_ln104_fu_391_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => S(0),
      S(6) => flow_control_loop_pipe_sequential_init_U_n_11,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_12,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_13,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_14,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_15,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_16,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_17
    );
icmp_ln153_1_fu_856_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln153_1_fu_856_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln153_1_fu_856_p2_carry_n_6,
      CO(5) => icmp_ln153_1_fu_856_p2_carry_n_7,
      CO(4) => icmp_ln153_1_fu_856_p2_carry_n_8,
      CO(3) => icmp_ln153_1_fu_856_p2_carry_n_9,
      CO(2) => icmp_ln153_1_fu_856_p2_carry_n_10,
      CO(1) => icmp_ln153_1_fu_856_p2_carry_n_11,
      CO(0) => icmp_ln153_1_fu_856_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_79,
      DI(5) => icmp_ln153_1_fu_856_p2_carry_i_2_n_5,
      DI(4) => icmp_ln153_1_fu_856_p2_carry_i_3_n_5,
      DI(3) => icmp_ln153_1_fu_856_p2_carry_i_4_n_5,
      DI(2) => icmp_ln153_1_fu_856_p2_carry_i_5_n_5,
      DI(1) => icmp_ln153_1_fu_856_p2_carry_i_6_n_5,
      DI(0) => icmp_ln153_1_fu_856_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln153_1_fu_856_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_114,
      S(5) => icmp_ln153_1_fu_856_p2_carry_i_9_n_5,
      S(4) => icmp_ln153_1_fu_856_p2_carry_i_10_n_5,
      S(3) => icmp_ln153_1_fu_856_p2_carry_i_11_n_5,
      S(2) => icmp_ln153_1_fu_856_p2_carry_i_12_n_5,
      S(1) => icmp_ln153_1_fu_856_p2_carry_i_13_n_5,
      S(0) => icmp_ln153_1_fu_856_p2_carry_i_14_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_780_p4(8),
      I1 => Rres_fu_780_p4(9),
      O => icmp_ln153_1_fu_856_p2_carry_i_10_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_780_p4(6),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_780_p4(7),
      I5 => p_0_in0_in(7),
      O => icmp_ln153_1_fu_856_p2_carry_i_11_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_780_p4(4),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_780_p4(5),
      I5 => p_0_in0_in(5),
      O => icmp_ln153_1_fu_856_p2_carry_i_12_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_780_p4(2),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_780_p4(3),
      I5 => p_0_in0_in(3),
      O => icmp_ln153_1_fu_856_p2_carry_i_13_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Rres_fu_780_p4(0),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Rres_fu_780_p4(1),
      I5 => p_0_in0_in(1),
      O => icmp_ln153_1_fu_856_p2_carry_i_14_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_780_p4(10),
      I1 => Rres_fu_780_p4(11),
      O => icmp_ln153_1_fu_856_p2_carry_i_2_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rres_fu_780_p4(8),
      I1 => Rres_fu_780_p4(9),
      O => icmp_ln153_1_fu_856_p2_carry_i_3_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_780_p4(6),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I4 => p_0_in0_in(7),
      I5 => Rres_fu_780_p4(7),
      O => icmp_ln153_1_fu_856_p2_carry_i_4_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_780_p4(4),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I4 => p_0_in0_in(5),
      I5 => Rres_fu_780_p4(5),
      O => icmp_ln153_1_fu_856_p2_carry_i_5_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_780_p4(2),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I4 => p_0_in0_in(3),
      I5 => Rres_fu_780_p4(3),
      O => icmp_ln153_1_fu_856_p2_carry_i_6_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Rres_fu_780_p4(0),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I4 => p_0_in0_in(1),
      I5 => Rres_fu_780_p4(1),
      O => icmp_ln153_1_fu_856_p2_carry_i_7_n_5
    );
icmp_ln153_1_fu_856_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_780_p4(10),
      I1 => Rres_fu_780_p4(11),
      O => icmp_ln153_1_fu_856_p2_carry_i_9_n_5
    );
icmp_ln153_fu_850_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln153_fu_850_p2_carry_CO_UNCONNECTED(7),
      CO(6) => p_1_in,
      CO(5) => icmp_ln153_fu_850_p2_carry_n_7,
      CO(4) => icmp_ln153_fu_850_p2_carry_n_8,
      CO(3) => icmp_ln153_fu_850_p2_carry_n_9,
      CO(2) => icmp_ln153_fu_850_p2_carry_n_10,
      CO(1) => icmp_ln153_fu_850_p2_carry_n_11,
      CO(0) => icmp_ln153_fu_850_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Rres_fu_780_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln153_fu_850_p2_carry_i_2_n_5,
      DI(2) => icmp_ln153_fu_850_p2_carry_i_3_n_5,
      DI(1) => icmp_ln153_fu_850_p2_carry_i_4_n_5,
      DI(0) => icmp_ln153_fu_850_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln153_fu_850_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_113,
      S(5) => icmp_ln153_fu_850_p2_carry_i_7_n_5,
      S(4) => icmp_ln153_fu_850_p2_carry_i_8_n_5,
      S(3) => icmp_ln153_fu_850_p2_carry_i_9_n_5,
      S(2) => icmp_ln153_fu_850_p2_carry_i_10_n_5,
      S(1) => icmp_ln153_fu_850_p2_carry_i_11_n_5,
      S(0) => icmp_ln153_fu_850_p2_carry_i_12_n_5
    );
icmp_ln153_fu_850_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(2),
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_780_p4(4),
      I4 => p_0_in1_in(5),
      I5 => Rres_fu_780_p4(5),
      O => icmp_ln153_fu_850_p2_carry_i_10_n_5
    );
icmp_ln153_fu_850_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(1),
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_780_p4(2),
      I4 => p_0_in1_in(3),
      I5 => Rres_fu_780_p4(3),
      O => icmp_ln153_fu_850_p2_carry_i_11_n_5
    );
icmp_ln153_fu_850_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(0),
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_780_p4(0),
      I4 => p_0_in1_in(1),
      I5 => Rres_fu_780_p4(1),
      O => icmp_ln153_fu_850_p2_carry_i_12_n_5
    );
icmp_ln153_fu_850_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => icmp_ln153_fu_850_p2_carry_0(3),
      I3 => Rres_fu_780_p4(6),
      I4 => Rres_fu_780_p4(7),
      I5 => p_0_in1_in(7),
      O => icmp_ln153_fu_850_p2_carry_i_2_n_5
    );
icmp_ln153_fu_850_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => icmp_ln153_fu_850_p2_carry_0(2),
      I3 => Rres_fu_780_p4(4),
      I4 => Rres_fu_780_p4(5),
      I5 => p_0_in1_in(5),
      O => icmp_ln153_fu_850_p2_carry_i_3_n_5
    );
icmp_ln153_fu_850_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => icmp_ln153_fu_850_p2_carry_0(1),
      I3 => Rres_fu_780_p4(2),
      I4 => Rres_fu_780_p4(3),
      I5 => p_0_in1_in(3),
      O => icmp_ln153_fu_850_p2_carry_i_4_n_5
    );
icmp_ln153_fu_850_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => icmp_ln153_fu_850_p2_carry_0(0),
      I3 => Rres_fu_780_p4(0),
      I4 => Rres_fu_780_p4(1),
      I5 => p_0_in1_in(1),
      O => icmp_ln153_fu_850_p2_carry_i_5_n_5
    );
icmp_ln153_fu_850_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_780_p4(10),
      I1 => Rres_fu_780_p4(11),
      O => icmp_ln153_fu_850_p2_carry_i_7_n_5
    );
icmp_ln153_fu_850_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Rres_fu_780_p4(8),
      I1 => Rres_fu_780_p4(9),
      O => icmp_ln153_fu_850_p2_carry_i_8_n_5
    );
icmp_ln153_fu_850_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(3),
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Rres_fu_780_p4(6),
      I4 => p_0_in1_in(7),
      I5 => Rres_fu_780_p4(7),
      O => icmp_ln153_fu_850_p2_carry_i_9_n_5
    );
icmp_ln154_1_fu_894_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln154_1_fu_894_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln154_1_fu_894_p2_carry_n_6,
      CO(5) => icmp_ln154_1_fu_894_p2_carry_n_7,
      CO(4) => icmp_ln154_1_fu_894_p2_carry_n_8,
      CO(3) => icmp_ln154_1_fu_894_p2_carry_n_9,
      CO(2) => icmp_ln154_1_fu_894_p2_carry_n_10,
      CO(1) => icmp_ln154_1_fu_894_p2_carry_n_11,
      CO(0) => icmp_ln154_1_fu_894_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_79,
      DI(5) => icmp_ln154_1_fu_894_p2_carry_i_2_n_5,
      DI(4) => icmp_ln154_1_fu_894_p2_carry_i_3_n_5,
      DI(3) => icmp_ln154_1_fu_894_p2_carry_i_4_n_5,
      DI(2) => icmp_ln154_1_fu_894_p2_carry_i_5_n_5,
      DI(1) => icmp_ln154_1_fu_894_p2_carry_i_6_n_5,
      DI(0) => icmp_ln154_1_fu_894_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln154_1_fu_894_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_114,
      S(5) => icmp_ln154_1_fu_894_p2_carry_i_9_n_5,
      S(4) => icmp_ln154_1_fu_894_p2_carry_i_10_n_5,
      S(3) => icmp_ln154_1_fu_894_p2_carry_i_11_n_5,
      S(2) => icmp_ln154_1_fu_894_p2_carry_i_12_n_5,
      S(1) => icmp_ln154_1_fu_894_p2_carry_i_13_n_5,
      S(0) => icmp_ln154_1_fu_894_p2_carry_i_14_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_810_p4(8),
      I1 => Gres_fu_810_p4(9),
      O => icmp_ln154_1_fu_894_p2_carry_i_10_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_810_p4(6),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_810_p4(7),
      I5 => p_0_in0_in(7),
      O => icmp_ln154_1_fu_894_p2_carry_i_11_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_810_p4(4),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_810_p4(5),
      I5 => p_0_in0_in(5),
      O => icmp_ln154_1_fu_894_p2_carry_i_12_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_810_p4(2),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_810_p4(3),
      I5 => p_0_in0_in(3),
      O => icmp_ln154_1_fu_894_p2_carry_i_13_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Gres_fu_810_p4(0),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Gres_fu_810_p4(1),
      I5 => p_0_in0_in(1),
      O => icmp_ln154_1_fu_894_p2_carry_i_14_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_810_p4(10),
      I1 => Gres_fu_810_p4(11),
      O => icmp_ln154_1_fu_894_p2_carry_i_2_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gres_fu_810_p4(8),
      I1 => Gres_fu_810_p4(9),
      O => icmp_ln154_1_fu_894_p2_carry_i_3_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_810_p4(6),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I4 => p_0_in0_in(7),
      I5 => Gres_fu_810_p4(7),
      O => icmp_ln154_1_fu_894_p2_carry_i_4_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_810_p4(4),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I4 => p_0_in0_in(5),
      I5 => Gres_fu_810_p4(5),
      O => icmp_ln154_1_fu_894_p2_carry_i_5_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_810_p4(2),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I4 => p_0_in0_in(3),
      I5 => Gres_fu_810_p4(3),
      O => icmp_ln154_1_fu_894_p2_carry_i_6_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Gres_fu_810_p4(0),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I4 => p_0_in0_in(1),
      I5 => Gres_fu_810_p4(1),
      O => icmp_ln154_1_fu_894_p2_carry_i_7_n_5
    );
icmp_ln154_1_fu_894_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_810_p4(10),
      I1 => Gres_fu_810_p4(11),
      O => icmp_ln154_1_fu_894_p2_carry_i_9_n_5
    );
icmp_ln154_fu_888_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln154_fu_888_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln154_fu_888_p2_carry_n_6,
      CO(5) => icmp_ln154_fu_888_p2_carry_n_7,
      CO(4) => icmp_ln154_fu_888_p2_carry_n_8,
      CO(3) => icmp_ln154_fu_888_p2_carry_n_9,
      CO(2) => icmp_ln154_fu_888_p2_carry_n_10,
      CO(1) => icmp_ln154_fu_888_p2_carry_n_11,
      CO(0) => icmp_ln154_fu_888_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Gres_fu_810_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln154_fu_888_p2_carry_i_2_n_5,
      DI(2) => icmp_ln154_fu_888_p2_carry_i_3_n_5,
      DI(1) => icmp_ln154_fu_888_p2_carry_i_4_n_5,
      DI(0) => icmp_ln154_fu_888_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln154_fu_888_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_113,
      S(5) => icmp_ln154_fu_888_p2_carry_i_7_n_5,
      S(4) => icmp_ln154_fu_888_p2_carry_i_8_n_5,
      S(3) => icmp_ln154_fu_888_p2_carry_i_9_n_5,
      S(2) => icmp_ln154_fu_888_p2_carry_i_10_n_5,
      S(1) => icmp_ln154_fu_888_p2_carry_i_11_n_5,
      S(0) => icmp_ln154_fu_888_p2_carry_i_12_n_5
    );
icmp_ln154_fu_888_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(2),
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_810_p4(4),
      I4 => p_0_in1_in(5),
      I5 => Gres_fu_810_p4(5),
      O => icmp_ln154_fu_888_p2_carry_i_10_n_5
    );
icmp_ln154_fu_888_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(1),
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_810_p4(2),
      I4 => p_0_in1_in(3),
      I5 => Gres_fu_810_p4(3),
      O => icmp_ln154_fu_888_p2_carry_i_11_n_5
    );
icmp_ln154_fu_888_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(0),
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_810_p4(0),
      I4 => p_0_in1_in(1),
      I5 => Gres_fu_810_p4(1),
      O => icmp_ln154_fu_888_p2_carry_i_12_n_5
    );
icmp_ln154_fu_888_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => icmp_ln153_fu_850_p2_carry_0(3),
      I3 => Gres_fu_810_p4(6),
      I4 => Gres_fu_810_p4(7),
      I5 => p_0_in1_in(7),
      O => icmp_ln154_fu_888_p2_carry_i_2_n_5
    );
icmp_ln154_fu_888_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => icmp_ln153_fu_850_p2_carry_0(2),
      I3 => Gres_fu_810_p4(4),
      I4 => Gres_fu_810_p4(5),
      I5 => p_0_in1_in(5),
      O => icmp_ln154_fu_888_p2_carry_i_3_n_5
    );
icmp_ln154_fu_888_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => icmp_ln153_fu_850_p2_carry_0(1),
      I3 => Gres_fu_810_p4(2),
      I4 => Gres_fu_810_p4(3),
      I5 => p_0_in1_in(3),
      O => icmp_ln154_fu_888_p2_carry_i_4_n_5
    );
icmp_ln154_fu_888_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => icmp_ln153_fu_850_p2_carry_0(0),
      I3 => Gres_fu_810_p4(0),
      I4 => Gres_fu_810_p4(1),
      I5 => p_0_in1_in(1),
      O => icmp_ln154_fu_888_p2_carry_i_5_n_5
    );
icmp_ln154_fu_888_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_810_p4(10),
      I1 => Gres_fu_810_p4(11),
      O => icmp_ln154_fu_888_p2_carry_i_7_n_5
    );
icmp_ln154_fu_888_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gres_fu_810_p4(8),
      I1 => Gres_fu_810_p4(9),
      O => icmp_ln154_fu_888_p2_carry_i_8_n_5
    );
icmp_ln154_fu_888_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(3),
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Gres_fu_810_p4(6),
      I4 => p_0_in1_in(7),
      I5 => Gres_fu_810_p4(7),
      O => icmp_ln154_fu_888_p2_carry_i_9_n_5
    );
icmp_ln155_1_fu_916_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln155_1_fu_916_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln155_1_fu_916_p2_carry_n_6,
      CO(5) => icmp_ln155_1_fu_916_p2_carry_n_7,
      CO(4) => icmp_ln155_1_fu_916_p2_carry_n_8,
      CO(3) => icmp_ln155_1_fu_916_p2_carry_n_9,
      CO(2) => icmp_ln155_1_fu_916_p2_carry_n_10,
      CO(1) => icmp_ln155_1_fu_916_p2_carry_n_11,
      CO(0) => icmp_ln155_1_fu_916_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_80,
      DI(5) => icmp_ln155_1_fu_916_p2_carry_i_2_n_5,
      DI(4) => icmp_ln155_1_fu_916_p2_carry_i_3_n_5,
      DI(3) => icmp_ln155_1_fu_916_p2_carry_i_4_n_5,
      DI(2) => icmp_ln155_1_fu_916_p2_carry_i_5_n_5,
      DI(1) => icmp_ln155_1_fu_916_p2_carry_i_6_n_5,
      DI(0) => icmp_ln155_1_fu_916_p2_carry_i_7_n_5,
      O(7 downto 0) => NLW_icmp_ln155_1_fu_916_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_115,
      S(5) => icmp_ln155_1_fu_916_p2_carry_i_9_n_5,
      S(4) => icmp_ln155_1_fu_916_p2_carry_i_10_n_5,
      S(3) => icmp_ln155_1_fu_916_p2_carry_i_11_n_5,
      S(2) => icmp_ln155_1_fu_916_p2_carry_i_12_n_5,
      S(1) => icmp_ln155_1_fu_916_p2_carry_i_13_n_5,
      S(0) => icmp_ln155_1_fu_916_p2_carry_i_14_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_840_p4(8),
      I1 => Bres_fu_840_p4(9),
      O => icmp_ln155_1_fu_916_p2_carry_i_10_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_840_p4(6),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_840_p4(7),
      I5 => p_0_in0_in(7),
      O => icmp_ln155_1_fu_916_p2_carry_i_11_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_840_p4(4),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_840_p4(5),
      I5 => p_0_in0_in(5),
      O => icmp_ln155_1_fu_916_p2_carry_i_12_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_840_p4(2),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_840_p4(3),
      I5 => p_0_in0_in(3),
      O => icmp_ln155_1_fu_916_p2_carry_i_13_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => Bres_fu_840_p4(0),
      I1 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I4 => Bres_fu_840_p4(1),
      I5 => p_0_in0_in(1),
      O => icmp_ln155_1_fu_916_p2_carry_i_14_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_840_p4(10),
      I1 => Bres_fu_840_p4(11),
      O => icmp_ln155_1_fu_916_p2_carry_i_2_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bres_fu_840_p4(8),
      I1 => Bres_fu_840_p4(9),
      O => icmp_ln155_1_fu_916_p2_carry_i_3_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_840_p4(6),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(3),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(3),
      I4 => p_0_in0_in(7),
      I5 => Bres_fu_840_p4(7),
      O => icmp_ln155_1_fu_916_p2_carry_i_4_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_840_p4(4),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(2),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(2),
      I4 => p_0_in0_in(5),
      I5 => Bres_fu_840_p4(5),
      O => icmp_ln155_1_fu_916_p2_carry_i_5_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_840_p4(2),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(1),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(1),
      I4 => p_0_in0_in(3),
      I5 => Bres_fu_840_p4(3),
      O => icmp_ln155_1_fu_916_p2_carry_i_6_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF0000028A"
    )
        port map (
      I0 => Bres_fu_840_p4(0),
      I1 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I2 => icmp_ln153_1_fu_856_p2_carry_1(0),
      I3 => icmp_ln153_1_fu_856_p2_carry_0(0),
      I4 => p_0_in0_in(1),
      I5 => Bres_fu_840_p4(1),
      O => icmp_ln155_1_fu_916_p2_carry_i_7_n_5
    );
icmp_ln155_1_fu_916_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_840_p4(10),
      I1 => Bres_fu_840_p4(11),
      O => icmp_ln155_1_fu_916_p2_carry_i_9_n_5
    );
icmp_ln155_fu_910_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => NLW_icmp_ln155_fu_910_p2_carry_CO_UNCONNECTED(7),
      CO(6) => icmp_ln155_fu_910_p2_carry_n_6,
      CO(5) => icmp_ln155_fu_910_p2_carry_n_7,
      CO(4) => icmp_ln155_fu_910_p2_carry_n_8,
      CO(3) => icmp_ln155_fu_910_p2_carry_n_9,
      CO(2) => icmp_ln155_fu_910_p2_carry_n_10,
      CO(1) => icmp_ln155_fu_910_p2_carry_n_11,
      CO(0) => icmp_ln155_fu_910_p2_carry_n_12,
      DI(7) => '0',
      DI(6) => Bres_fu_840_p4(13),
      DI(5 downto 4) => B"00",
      DI(3) => icmp_ln155_fu_910_p2_carry_i_2_n_5,
      DI(2) => icmp_ln155_fu_910_p2_carry_i_3_n_5,
      DI(1) => icmp_ln155_fu_910_p2_carry_i_4_n_5,
      DI(0) => icmp_ln155_fu_910_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln155_fu_910_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => '0',
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_114,
      S(5) => icmp_ln155_fu_910_p2_carry_i_7_n_5,
      S(4) => icmp_ln155_fu_910_p2_carry_i_8_n_5,
      S(3) => icmp_ln155_fu_910_p2_carry_i_9_n_5,
      S(2) => icmp_ln155_fu_910_p2_carry_i_10_n_5,
      S(1) => icmp_ln155_fu_910_p2_carry_i_11_n_5,
      S(0) => icmp_ln155_fu_910_p2_carry_i_12_n_5
    );
icmp_ln155_fu_910_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(2),
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_840_p4(4),
      I4 => p_0_in1_in(5),
      I5 => Bres_fu_840_p4(5),
      O => icmp_ln155_fu_910_p2_carry_i_10_n_5
    );
icmp_ln155_fu_910_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(1),
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_840_p4(2),
      I4 => p_0_in1_in(3),
      I5 => Bres_fu_840_p4(3),
      O => icmp_ln155_fu_910_p2_carry_i_11_n_5
    );
icmp_ln155_fu_910_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(0),
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_840_p4(0),
      I4 => p_0_in1_in(1),
      I5 => Bres_fu_840_p4(1),
      O => icmp_ln155_fu_910_p2_carry_i_12_n_5
    );
icmp_ln155_fu_910_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => icmp_ln153_fu_850_p2_carry_0(3),
      I3 => Bres_fu_840_p4(6),
      I4 => Bres_fu_840_p4(7),
      I5 => p_0_in1_in(7),
      O => icmp_ln155_fu_910_p2_carry_i_2_n_5
    );
icmp_ln155_fu_910_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(2),
      I2 => icmp_ln153_fu_850_p2_carry_0(2),
      I3 => Bres_fu_840_p4(4),
      I4 => Bres_fu_840_p4(5),
      I5 => p_0_in1_in(5),
      O => icmp_ln155_fu_910_p2_carry_i_3_n_5
    );
icmp_ln155_fu_910_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(1),
      I2 => icmp_ln153_fu_850_p2_carry_0(1),
      I3 => Bres_fu_840_p4(2),
      I4 => Bres_fu_840_p4(3),
      I5 => p_0_in1_in(3),
      O => icmp_ln155_fu_910_p2_carry_i_4_n_5
    );
icmp_ln155_fu_910_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I1 => icmp_ln153_fu_850_p2_carry_1(0),
      I2 => icmp_ln153_fu_850_p2_carry_0(0),
      I3 => Bres_fu_840_p4(0),
      I4 => Bres_fu_840_p4(1),
      I5 => p_0_in1_in(1),
      O => icmp_ln155_fu_910_p2_carry_i_5_n_5
    );
icmp_ln155_fu_910_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_840_p4(10),
      I1 => Bres_fu_840_p4(11),
      O => icmp_ln155_fu_910_p2_carry_i_7_n_5
    );
icmp_ln155_fu_910_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Bres_fu_840_p4(8),
      I1 => Bres_fu_840_p4(9),
      O => icmp_ln155_fu_910_p2_carry_i_8_n_5
    );
icmp_ln155_fu_910_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5300000000AC53"
    )
        port map (
      I0 => icmp_ln153_fu_850_p2_carry_0(3),
      I1 => icmp_ln153_fu_850_p2_carry_1(3),
      I2 => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      I3 => Bres_fu_840_p4(6),
      I4 => p_0_in1_in(7),
      I5 => Bres_fu_840_p4(7),
      O => icmp_ln155_fu_910_p2_carry_i_9_n_5
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6A6AAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => stream_in_hresampled_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => stream_csc_full_n,
      I4 => ap_enable_reg_pp0_iter5,
      I5 => Q(2),
      O => E(0)
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^push\,
      I1 => stream_csc_empty_n,
      I2 => v_hcresampler_core_U0_stream_csc_read,
      O => empty_n_reg(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2AAAAAAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter5,
      I3 => stream_csc_full_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => stream_in_hresampled_empty_n,
      O => mOutPtr17_out
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^push\,
      I1 => v_hcresampler_core_U0_stream_csc_read,
      I2 => stream_csc_empty_n,
      O => mOutPtr17_out_0
    );
mac_muladd_8ns_16s_22s_25_4_1_U159: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1
     port map (
      B(15 downto 0) => B(15 downto 0),
      C(9 downto 0) => C(9 downto 0),
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln147_2_fu_774_p2_carry__2_n_11\,
      D(7 downto 0) => select_ln153_1_fu_880_p3(7 downto 0),
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_77,
      O(0) => Rres_fu_780_p4(12),
      P(23) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_5,
      P(22) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_6,
      P(21) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_7,
      P(20) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_8,
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_9,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_10,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_11,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_12,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_13,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_14,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_15,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_16,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_17,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_18,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_19,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_20,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_21,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_22,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_23,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_24,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_25,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_26,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_27,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_29,
      PCOUT(46) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_30,
      PCOUT(45) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_31,
      PCOUT(44) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_32,
      PCOUT(43) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_33,
      PCOUT(42) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_34,
      PCOUT(41) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_35,
      PCOUT(40) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_36,
      PCOUT(39) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_37,
      PCOUT(38) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_38,
      PCOUT(37) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_39,
      PCOUT(36) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_40,
      PCOUT(35) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_41,
      PCOUT(34) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_42,
      PCOUT(33) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_43,
      PCOUT(32) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_44,
      PCOUT(31) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_45,
      PCOUT(30) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_46,
      PCOUT(29) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_47,
      PCOUT(28) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_48,
      PCOUT(27) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_49,
      PCOUT(26) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_50,
      PCOUT(25) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_51,
      PCOUT(24) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_52,
      PCOUT(23) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_53,
      PCOUT(22) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_54,
      PCOUT(21) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_55,
      PCOUT(20) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_56,
      PCOUT(19) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_57,
      PCOUT(18) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_58,
      PCOUT(17) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_59,
      PCOUT(16) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_60,
      PCOUT(15) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_61,
      PCOUT(14) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_62,
      PCOUT(13) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_63,
      PCOUT(12) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_64,
      PCOUT(11) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_65,
      PCOUT(10) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_66,
      PCOUT(9) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_67,
      PCOUT(8) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_68,
      PCOUT(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_69,
      PCOUT(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_70,
      PCOUT(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_71,
      PCOUT(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_72,
      PCOUT(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_73,
      PCOUT(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_74,
      PCOUT(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_75,
      PCOUT(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_76,
      Q(24 downto 0) => add_ln147_reg_1208(24 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_88,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_89,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_90,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_91,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_92,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_93,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_94,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_95,
      \add_ln147_2_fu_774_p2_carry__2\(0) => Rres_fu_780_p4(13),
      \add_ln147_2_fu_774_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_79,
      \add_ln147_2_fu_774_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_113,
      \add_ln147_2_fu_774_p2_carry__2_2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_114,
      \add_ln147_reg_1208_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_96,
      \add_ln147_reg_1208_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_97,
      \add_ln147_reg_1208_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_98,
      \add_ln147_reg_1208_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_99,
      \add_ln147_reg_1208_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_100,
      \add_ln147_reg_1208_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_101,
      \add_ln147_reg_1208_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_102,
      \add_ln147_reg_1208_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_103,
      \add_ln147_reg_1208_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_104,
      \add_ln147_reg_1208_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_105,
      \add_ln147_reg_1208_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_106,
      \add_ln147_reg_1208_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_107,
      \add_ln147_reg_1208_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_108,
      \add_ln147_reg_1208_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_109,
      \add_ln147_reg_1208_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_110,
      \add_ln147_reg_1208_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_111,
      \add_ln147_reg_1208_reg[24]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U159_n_112,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(23 downto 16),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln153_1_reg_1248_reg[7]\(0) => p_1_in,
      \select_ln153_1_reg_1248_reg[7]_0\(0) => icmp_ln153_1_fu_856_p2_carry_n_6,
      \select_ln153_1_reg_1248_reg[7]_1\(7) => add_ln147_3_fu_769_p2_n_91,
      \select_ln153_1_reg_1248_reg[7]_1\(6) => add_ln147_3_fu_769_p2_n_92,
      \select_ln153_1_reg_1248_reg[7]_1\(5) => add_ln147_3_fu_769_p2_n_93,
      \select_ln153_1_reg_1248_reg[7]_1\(4) => add_ln147_3_fu_769_p2_n_94,
      \select_ln153_1_reg_1248_reg[7]_1\(3) => add_ln147_3_fu_769_p2_n_95,
      \select_ln153_1_reg_1248_reg[7]_1\(2) => add_ln147_3_fu_769_p2_n_96,
      \select_ln153_1_reg_1248_reg[7]_1\(1) => add_ln147_3_fu_769_p2_n_97,
      \select_ln153_1_reg_1248_reg[7]_1\(0) => add_ln147_3_fu_769_p2_n_98
    );
mac_muladd_8ns_16s_22s_25_4_1_U160: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_54
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln149_2_fu_804_p2_carry__2_n_11\,
      D(7 downto 0) => select_ln154_1_fu_956_p3(7 downto 0),
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_77,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_1(9 downto 0),
      O(0) => Gres_fu_810_p4(12),
      P(23) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_5,
      P(22) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_6,
      P(21) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_7,
      P(20) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_8,
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_9,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_10,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_11,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_12,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_13,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_14,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_15,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_16,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_17,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_18,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_19,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_20,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_21,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_22,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_23,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_24,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_25,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_26,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_27,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_29,
      PCOUT(46) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_30,
      PCOUT(45) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_31,
      PCOUT(44) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_32,
      PCOUT(43) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_33,
      PCOUT(42) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_34,
      PCOUT(41) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_35,
      PCOUT(40) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_36,
      PCOUT(39) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_37,
      PCOUT(38) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_38,
      PCOUT(37) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_39,
      PCOUT(36) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_40,
      PCOUT(35) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_41,
      PCOUT(34) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_42,
      PCOUT(33) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_43,
      PCOUT(32) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_44,
      PCOUT(31) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_45,
      PCOUT(30) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_46,
      PCOUT(29) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_47,
      PCOUT(28) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_48,
      PCOUT(27) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_49,
      PCOUT(26) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_50,
      PCOUT(25) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_51,
      PCOUT(24) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_52,
      PCOUT(23) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_53,
      PCOUT(22) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_54,
      PCOUT(21) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_55,
      PCOUT(20) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_56,
      PCOUT(19) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_57,
      PCOUT(18) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_58,
      PCOUT(17) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_59,
      PCOUT(16) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_60,
      PCOUT(15) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_61,
      PCOUT(14) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_62,
      PCOUT(13) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_63,
      PCOUT(12) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_64,
      PCOUT(11) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_65,
      PCOUT(10) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_66,
      PCOUT(9) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_67,
      PCOUT(8) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_68,
      PCOUT(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_69,
      PCOUT(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_70,
      PCOUT(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_71,
      PCOUT(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_72,
      PCOUT(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_73,
      PCOUT(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_74,
      PCOUT(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_75,
      PCOUT(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_76,
      Q(24 downto 0) => add_ln149_reg_1223(24 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_88,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_89,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_90,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_91,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_92,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_93,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_94,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_95,
      \add_ln149_2_fu_804_p2_carry__2\(0) => Gres_fu_810_p4(13),
      \add_ln149_2_fu_804_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_79,
      \add_ln149_2_fu_804_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_113,
      \add_ln149_2_fu_804_p2_carry__2_2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_114,
      \add_ln149_reg_1223_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_96,
      \add_ln149_reg_1223_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_97,
      \add_ln149_reg_1223_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_98,
      \add_ln149_reg_1223_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_99,
      \add_ln149_reg_1223_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_100,
      \add_ln149_reg_1223_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_101,
      \add_ln149_reg_1223_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_102,
      \add_ln149_reg_1223_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_103,
      \add_ln149_reg_1223_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_104,
      \add_ln149_reg_1223_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_105,
      \add_ln149_reg_1223_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_106,
      \add_ln149_reg_1223_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_107,
      \add_ln149_reg_1223_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_108,
      \add_ln149_reg_1223_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_109,
      \add_ln149_reg_1223_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_110,
      \add_ln149_reg_1223_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_111,
      \add_ln149_reg_1223_reg[24]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U160_n_112,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(23 downto 16),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln154_1_reg_1258_reg[7]\(0) => icmp_ln154_fu_888_p2_carry_n_6,
      \select_ln154_1_reg_1258_reg[7]_0\(0) => icmp_ln154_1_fu_894_p2_carry_n_6,
      \select_ln154_1_reg_1258_reg[7]_1\(7) => add_ln149_3_fu_799_p2_n_91,
      \select_ln154_1_reg_1258_reg[7]_1\(6) => add_ln149_3_fu_799_p2_n_92,
      \select_ln154_1_reg_1258_reg[7]_1\(5) => add_ln149_3_fu_799_p2_n_93,
      \select_ln154_1_reg_1258_reg[7]_1\(4) => add_ln149_3_fu_799_p2_n_94,
      \select_ln154_1_reg_1258_reg[7]_1\(3) => add_ln149_3_fu_799_p2_n_95,
      \select_ln154_1_reg_1258_reg[7]_1\(2) => add_ln149_3_fu_799_p2_n_96,
      \select_ln154_1_reg_1258_reg[7]_1\(1) => add_ln149_3_fu_799_p2_n_97,
      \select_ln154_1_reg_1258_reg[7]_1\(0) => add_ln149_3_fu_799_p2_n_98
    );
mac_muladd_8ns_16s_22s_25_4_1_U161: entity work.bd_85a6_csc_0_mac_muladd_8ns_16s_22s_25_4_1_55
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      CO(0) => \add_ln151_2_fu_834_p2_carry__2_n_11\,
      D(7 downto 0) => select_ln155_1_fu_940_p3(7 downto 0),
      DI(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_78,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      DSP_ALU_INST_0(9 downto 0) => DSP_ALU_INST_5(9 downto 0),
      O(0) => Bres_fu_840_p4(12),
      P(23) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_5,
      P(22) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_6,
      P(21) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_7,
      P(20) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_8,
      P(19) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_9,
      P(18) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_10,
      P(17) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_11,
      P(16) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_12,
      P(15) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_13,
      P(14) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_14,
      P(13) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_15,
      P(12) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_16,
      P(11) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_17,
      P(10) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_18,
      P(9) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_19,
      P(8) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_20,
      P(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_21,
      P(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_22,
      P(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_23,
      P(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_24,
      P(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_25,
      P(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_26,
      P(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_27,
      P(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_29,
      PCOUT(46) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_30,
      PCOUT(45) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_31,
      PCOUT(44) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_32,
      PCOUT(43) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_33,
      PCOUT(42) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_34,
      PCOUT(41) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_35,
      PCOUT(40) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_36,
      PCOUT(39) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_37,
      PCOUT(38) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_38,
      PCOUT(37) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_39,
      PCOUT(36) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_40,
      PCOUT(35) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_41,
      PCOUT(34) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_42,
      PCOUT(33) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_43,
      PCOUT(32) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_44,
      PCOUT(31) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_45,
      PCOUT(30) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_46,
      PCOUT(29) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_47,
      PCOUT(28) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_48,
      PCOUT(27) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_49,
      PCOUT(26) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_50,
      PCOUT(25) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_51,
      PCOUT(24) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_52,
      PCOUT(23) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_53,
      PCOUT(22) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_54,
      PCOUT(21) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_55,
      PCOUT(20) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_56,
      PCOUT(19) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_57,
      PCOUT(18) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_58,
      PCOUT(17) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_59,
      PCOUT(16) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_60,
      PCOUT(15) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_61,
      PCOUT(14) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_62,
      PCOUT(13) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_63,
      PCOUT(12) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_64,
      PCOUT(11) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_65,
      PCOUT(10) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_66,
      PCOUT(9) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_67,
      PCOUT(8) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_68,
      PCOUT(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_69,
      PCOUT(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_70,
      PCOUT(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_71,
      PCOUT(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_72,
      PCOUT(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_73,
      PCOUT(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_74,
      PCOUT(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_75,
      PCOUT(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_76,
      Q(24 downto 0) => add_ln151_reg_1238(24 downto 0),
      S(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_89,
      S(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_90,
      S(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_91,
      S(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_92,
      S(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_93,
      S(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_94,
      S(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_95,
      S(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_96,
      \add_ln151_2_fu_834_p2_carry__2\(0) => Bres_fu_840_p4(13),
      \add_ln151_2_fu_834_p2_carry__2_0\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_80,
      \add_ln151_2_fu_834_p2_carry__2_1\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_114,
      \add_ln151_2_fu_834_p2_carry__2_2\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_115,
      \add_ln151_reg_1238_reg[15]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_97,
      \add_ln151_reg_1238_reg[15]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_98,
      \add_ln151_reg_1238_reg[15]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_99,
      \add_ln151_reg_1238_reg[15]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_100,
      \add_ln151_reg_1238_reg[15]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_101,
      \add_ln151_reg_1238_reg[15]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_102,
      \add_ln151_reg_1238_reg[15]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_103,
      \add_ln151_reg_1238_reg[15]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_104,
      \add_ln151_reg_1238_reg[23]\(7) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_105,
      \add_ln151_reg_1238_reg[23]\(6) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_106,
      \add_ln151_reg_1238_reg[23]\(5) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_107,
      \add_ln151_reg_1238_reg[23]\(4) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_108,
      \add_ln151_reg_1238_reg[23]\(3) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_109,
      \add_ln151_reg_1238_reg[23]\(2) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_110,
      \add_ln151_reg_1238_reg[23]\(1) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_111,
      \add_ln151_reg_1238_reg[23]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_112,
      \add_ln151_reg_1238_reg[24]\(0) => mac_muladd_8ns_16s_22s_25_4_1_U161_n_113,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \out\(7 downto 0) => \out\(23 downto 16),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln155_1_reg_1253_reg[7]\(0) => icmp_ln155_fu_910_p2_carry_n_6,
      \select_ln155_1_reg_1253_reg[7]_0\(0) => icmp_ln155_1_fu_916_p2_carry_n_6,
      \select_ln155_1_reg_1253_reg[7]_1\(7) => add_ln151_3_fu_829_p2_n_91,
      \select_ln155_1_reg_1253_reg[7]_1\(6) => add_ln151_3_fu_829_p2_n_92,
      \select_ln155_1_reg_1253_reg[7]_1\(5) => add_ln151_3_fu_829_p2_n_93,
      \select_ln155_1_reg_1253_reg[7]_1\(4) => add_ln151_3_fu_829_p2_n_94,
      \select_ln155_1_reg_1253_reg[7]_1\(3) => add_ln151_3_fu_829_p2_n_95,
      \select_ln155_1_reg_1253_reg[7]_1\(2) => add_ln151_3_fu_829_p2_n_96,
      \select_ln155_1_reg_1253_reg[7]_1\(1) => add_ln151_3_fu_829_p2_n_97,
      \select_ln155_1_reg_1253_reg[7]_1\(0) => add_ln151_3_fu_829_p2_n_98,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n
    );
mul_16s_8ns_24_1_1_U153: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U153_n_5,
      P(22) => mul_16s_8ns_24_1_1_U153_n_6,
      P(21) => mul_16s_8ns_24_1_1_U153_n_7,
      P(20) => mul_16s_8ns_24_1_1_U153_n_8,
      P(19) => mul_16s_8ns_24_1_1_U153_n_9,
      P(18) => mul_16s_8ns_24_1_1_U153_n_10,
      P(17) => mul_16s_8ns_24_1_1_U153_n_11,
      P(16) => mul_16s_8ns_24_1_1_U153_n_12,
      P(15) => mul_16s_8ns_24_1_1_U153_n_13,
      P(14) => mul_16s_8ns_24_1_1_U153_n_14,
      P(13) => mul_16s_8ns_24_1_1_U153_n_15,
      P(12) => mul_16s_8ns_24_1_1_U153_n_16,
      P(11) => mul_16s_8ns_24_1_1_U153_n_17,
      P(10) => mul_16s_8ns_24_1_1_U153_n_18,
      P(9) => mul_16s_8ns_24_1_1_U153_n_19,
      P(8) => mul_16s_8ns_24_1_1_U153_n_20,
      P(7) => mul_16s_8ns_24_1_1_U153_n_21,
      P(6) => mul_16s_8ns_24_1_1_U153_n_22,
      P(5) => mul_16s_8ns_24_1_1_U153_n_23,
      P(4) => mul_16s_8ns_24_1_1_U153_n_24,
      P(3) => mul_16s_8ns_24_1_1_U153_n_25,
      P(2) => mul_16s_8ns_24_1_1_U153_n_26,
      P(1) => mul_16s_8ns_24_1_1_U153_n_27,
      P(0) => mul_16s_8ns_24_1_1_U153_n_28,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_16s_8ns_24_1_1_U154: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1_56
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEB1 => ap_block_pp0_stage0_subdone,
      P(23) => mul_16s_8ns_24_1_1_U154_n_5,
      P(22) => mul_16s_8ns_24_1_1_U154_n_6,
      P(21) => mul_16s_8ns_24_1_1_U154_n_7,
      P(20) => mul_16s_8ns_24_1_1_U154_n_8,
      P(19) => mul_16s_8ns_24_1_1_U154_n_9,
      P(18) => mul_16s_8ns_24_1_1_U154_n_10,
      P(17) => mul_16s_8ns_24_1_1_U154_n_11,
      P(16) => mul_16s_8ns_24_1_1_U154_n_12,
      P(15) => mul_16s_8ns_24_1_1_U154_n_13,
      P(14) => mul_16s_8ns_24_1_1_U154_n_14,
      P(13) => mul_16s_8ns_24_1_1_U154_n_15,
      P(12) => mul_16s_8ns_24_1_1_U154_n_16,
      P(11) => mul_16s_8ns_24_1_1_U154_n_17,
      P(10) => mul_16s_8ns_24_1_1_U154_n_18,
      P(9) => mul_16s_8ns_24_1_1_U154_n_19,
      P(8) => mul_16s_8ns_24_1_1_U154_n_20,
      P(7) => mul_16s_8ns_24_1_1_U154_n_21,
      P(6) => mul_16s_8ns_24_1_1_U154_n_22,
      P(5) => mul_16s_8ns_24_1_1_U154_n_23,
      P(4) => mul_16s_8ns_24_1_1_U154_n_24,
      P(3) => mul_16s_8ns_24_1_1_U154_n_25,
      P(2) => mul_16s_8ns_24_1_1_U154_n_26,
      P(1) => mul_16s_8ns_24_1_1_U154_n_27,
      P(0) => mul_16s_8ns_24_1_1_U154_n_28,
      S(0) => mul_16s_8ns_24_1_1_U154_n_29,
      \add_ln147_reg_1208_reg[23]\(0) => mul_16s_8ns_24_1_1_U153_n_5,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8)
    );
mul_16s_8ns_24_1_1_U155: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1_57
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U155_n_5,
      P(22) => mul_16s_8ns_24_1_1_U155_n_6,
      P(21) => mul_16s_8ns_24_1_1_U155_n_7,
      P(20) => mul_16s_8ns_24_1_1_U155_n_8,
      P(19) => mul_16s_8ns_24_1_1_U155_n_9,
      P(18) => mul_16s_8ns_24_1_1_U155_n_10,
      P(17) => mul_16s_8ns_24_1_1_U155_n_11,
      P(16) => mul_16s_8ns_24_1_1_U155_n_12,
      P(15) => mul_16s_8ns_24_1_1_U155_n_13,
      P(14) => mul_16s_8ns_24_1_1_U155_n_14,
      P(13) => mul_16s_8ns_24_1_1_U155_n_15,
      P(12) => mul_16s_8ns_24_1_1_U155_n_16,
      P(11) => mul_16s_8ns_24_1_1_U155_n_17,
      P(10) => mul_16s_8ns_24_1_1_U155_n_18,
      P(9) => mul_16s_8ns_24_1_1_U155_n_19,
      P(8) => mul_16s_8ns_24_1_1_U155_n_20,
      P(7) => mul_16s_8ns_24_1_1_U155_n_21,
      P(6) => mul_16s_8ns_24_1_1_U155_n_22,
      P(5) => mul_16s_8ns_24_1_1_U155_n_23,
      P(4) => mul_16s_8ns_24_1_1_U155_n_24,
      P(3) => mul_16s_8ns_24_1_1_U155_n_25,
      P(2) => mul_16s_8ns_24_1_1_U155_n_26,
      P(1) => mul_16s_8ns_24_1_1_U155_n_27,
      P(0) => mul_16s_8ns_24_1_1_U155_n_28,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_16s_8ns_24_1_1_U156: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1_58
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U156_n_5,
      P(22) => mul_16s_8ns_24_1_1_U156_n_6,
      P(21) => mul_16s_8ns_24_1_1_U156_n_7,
      P(20) => mul_16s_8ns_24_1_1_U156_n_8,
      P(19) => mul_16s_8ns_24_1_1_U156_n_9,
      P(18) => mul_16s_8ns_24_1_1_U156_n_10,
      P(17) => mul_16s_8ns_24_1_1_U156_n_11,
      P(16) => mul_16s_8ns_24_1_1_U156_n_12,
      P(15) => mul_16s_8ns_24_1_1_U156_n_13,
      P(14) => mul_16s_8ns_24_1_1_U156_n_14,
      P(13) => mul_16s_8ns_24_1_1_U156_n_15,
      P(12) => mul_16s_8ns_24_1_1_U156_n_16,
      P(11) => mul_16s_8ns_24_1_1_U156_n_17,
      P(10) => mul_16s_8ns_24_1_1_U156_n_18,
      P(9) => mul_16s_8ns_24_1_1_U156_n_19,
      P(8) => mul_16s_8ns_24_1_1_U156_n_20,
      P(7) => mul_16s_8ns_24_1_1_U156_n_21,
      P(6) => mul_16s_8ns_24_1_1_U156_n_22,
      P(5) => mul_16s_8ns_24_1_1_U156_n_23,
      P(4) => mul_16s_8ns_24_1_1_U156_n_24,
      P(3) => mul_16s_8ns_24_1_1_U156_n_25,
      P(2) => mul_16s_8ns_24_1_1_U156_n_26,
      P(1) => mul_16s_8ns_24_1_1_U156_n_27,
      P(0) => mul_16s_8ns_24_1_1_U156_n_28,
      S(0) => mul_16s_8ns_24_1_1_U156_n_29,
      \add_ln149_reg_1223_reg[23]\(0) => mul_16s_8ns_24_1_1_U155_n_5,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8)
    );
mul_16s_8ns_24_1_1_U157: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1_59
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_7(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U157_n_5,
      P(22) => mul_16s_8ns_24_1_1_U157_n_6,
      P(21) => mul_16s_8ns_24_1_1_U157_n_7,
      P(20) => mul_16s_8ns_24_1_1_U157_n_8,
      P(19) => mul_16s_8ns_24_1_1_U157_n_9,
      P(18) => mul_16s_8ns_24_1_1_U157_n_10,
      P(17) => mul_16s_8ns_24_1_1_U157_n_11,
      P(16) => mul_16s_8ns_24_1_1_U157_n_12,
      P(15) => mul_16s_8ns_24_1_1_U157_n_13,
      P(14) => mul_16s_8ns_24_1_1_U157_n_14,
      P(13) => mul_16s_8ns_24_1_1_U157_n_15,
      P(12) => mul_16s_8ns_24_1_1_U157_n_16,
      P(11) => mul_16s_8ns_24_1_1_U157_n_17,
      P(10) => mul_16s_8ns_24_1_1_U157_n_18,
      P(9) => mul_16s_8ns_24_1_1_U157_n_19,
      P(8) => mul_16s_8ns_24_1_1_U157_n_20,
      P(7) => mul_16s_8ns_24_1_1_U157_n_21,
      P(6) => mul_16s_8ns_24_1_1_U157_n_22,
      P(5) => mul_16s_8ns_24_1_1_U157_n_23,
      P(4) => mul_16s_8ns_24_1_1_U157_n_24,
      P(3) => mul_16s_8ns_24_1_1_U157_n_25,
      P(2) => mul_16s_8ns_24_1_1_U157_n_26,
      P(1) => mul_16s_8ns_24_1_1_U157_n_27,
      P(0) => mul_16s_8ns_24_1_1_U157_n_28,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0)
    );
mul_16s_8ns_24_1_1_U158: entity work.bd_85a6_csc_0_mul_16s_8ns_24_1_1_60
     port map (
      CEB1 => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST_6(15 downto 0),
      P(23) => mul_16s_8ns_24_1_1_U158_n_5,
      P(22) => mul_16s_8ns_24_1_1_U158_n_6,
      P(21) => mul_16s_8ns_24_1_1_U158_n_7,
      P(20) => mul_16s_8ns_24_1_1_U158_n_8,
      P(19) => mul_16s_8ns_24_1_1_U158_n_9,
      P(18) => mul_16s_8ns_24_1_1_U158_n_10,
      P(17) => mul_16s_8ns_24_1_1_U158_n_11,
      P(16) => mul_16s_8ns_24_1_1_U158_n_12,
      P(15) => mul_16s_8ns_24_1_1_U158_n_13,
      P(14) => mul_16s_8ns_24_1_1_U158_n_14,
      P(13) => mul_16s_8ns_24_1_1_U158_n_15,
      P(12) => mul_16s_8ns_24_1_1_U158_n_16,
      P(11) => mul_16s_8ns_24_1_1_U158_n_17,
      P(10) => mul_16s_8ns_24_1_1_U158_n_18,
      P(9) => mul_16s_8ns_24_1_1_U158_n_19,
      P(8) => mul_16s_8ns_24_1_1_U158_n_20,
      P(7) => mul_16s_8ns_24_1_1_U158_n_21,
      P(6) => mul_16s_8ns_24_1_1_U158_n_22,
      P(5) => mul_16s_8ns_24_1_1_U158_n_23,
      P(4) => mul_16s_8ns_24_1_1_U158_n_24,
      P(3) => mul_16s_8ns_24_1_1_U158_n_25,
      P(2) => mul_16s_8ns_24_1_1_U158_n_26,
      P(1) => mul_16s_8ns_24_1_1_U158_n_27,
      P(0) => mul_16s_8ns_24_1_1_U158_n_28,
      S(0) => mul_16s_8ns_24_1_1_U158_n_29,
      \add_ln151_reg_1238_reg[23]\(0) => mul_16s_8ns_24_1_1_U157_n_5,
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(15 downto 8)
    );
\or_ln105_2_reg_1153_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln105_2_reg_1153\,
      Q => or_ln105_2_reg_1153_pp0_iter1_reg,
      R => '0'
    );
\or_ln105_2_reg_1153_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_ln105_2_reg_1153_pp0_iter1_reg,
      Q => \^or_ln105_2_reg_1153_pp0_iter2_reg\,
      R => '0'
    );
\or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^or_ln105_2_reg_1153_pp0_iter2_reg\,
      Q => \^or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\,
      R => '0'
    );
\or_ln105_2_reg_1153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^or_ln105_2_reg_1153\,
      R => '0'
    );
\select_ln153_1_reg_1248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(0),
      Q => \in\(0),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(1),
      Q => \in\(1),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(2),
      Q => \in\(2),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(3),
      Q => \in\(3),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(4),
      Q => \in\(4),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(5),
      Q => \in\(5),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(6),
      Q => \in\(6),
      R => '0'
    );
\select_ln153_1_reg_1248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln153_1_fu_880_p3(7),
      Q => \in\(7),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(0),
      Q => \in\(8),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(1),
      Q => \in\(9),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(2),
      Q => \in\(10),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(3),
      Q => \in\(11),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(4),
      Q => \in\(12),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(5),
      Q => \in\(13),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(6),
      Q => \in\(14),
      R => '0'
    );
\select_ln154_1_reg_1258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln154_1_fu_956_p3(7),
      Q => \in\(15),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(0),
      Q => \in\(16),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(1),
      Q => \in\(17),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(2),
      Q => \in\(18),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(3),
      Q => \in\(19),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(4),
      Q => \in\(20),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(5),
      Q => \in\(21),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(6),
      Q => \in\(22),
      R => '0'
    );
\select_ln155_1_reg_1253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => select_ln155_1_fu_940_p3(7),
      Q => \in\(23),
      R => '0'
    );
trunc_ln147_reg_1213_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln147_reg_1213_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln147_reg_1213_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U154_n_9,
      C(46) => mul_16s_8ns_24_1_1_U154_n_9,
      C(45) => mul_16s_8ns_24_1_1_U154_n_9,
      C(44) => mul_16s_8ns_24_1_1_U154_n_9,
      C(43) => mul_16s_8ns_24_1_1_U154_n_9,
      C(42) => mul_16s_8ns_24_1_1_U154_n_9,
      C(41) => mul_16s_8ns_24_1_1_U154_n_9,
      C(40) => mul_16s_8ns_24_1_1_U154_n_9,
      C(39) => mul_16s_8ns_24_1_1_U154_n_9,
      C(38) => mul_16s_8ns_24_1_1_U154_n_9,
      C(37) => mul_16s_8ns_24_1_1_U154_n_9,
      C(36) => mul_16s_8ns_24_1_1_U154_n_9,
      C(35) => mul_16s_8ns_24_1_1_U154_n_9,
      C(34) => mul_16s_8ns_24_1_1_U154_n_9,
      C(33) => mul_16s_8ns_24_1_1_U154_n_9,
      C(32) => mul_16s_8ns_24_1_1_U154_n_9,
      C(31) => mul_16s_8ns_24_1_1_U154_n_9,
      C(30) => mul_16s_8ns_24_1_1_U154_n_9,
      C(29) => mul_16s_8ns_24_1_1_U154_n_9,
      C(28) => mul_16s_8ns_24_1_1_U154_n_9,
      C(27) => mul_16s_8ns_24_1_1_U154_n_9,
      C(26) => mul_16s_8ns_24_1_1_U154_n_9,
      C(25) => mul_16s_8ns_24_1_1_U154_n_9,
      C(24) => mul_16s_8ns_24_1_1_U154_n_9,
      C(23) => mul_16s_8ns_24_1_1_U154_n_9,
      C(22) => mul_16s_8ns_24_1_1_U154_n_9,
      C(21) => mul_16s_8ns_24_1_1_U154_n_9,
      C(20) => mul_16s_8ns_24_1_1_U154_n_9,
      C(19) => mul_16s_8ns_24_1_1_U154_n_9,
      C(18) => mul_16s_8ns_24_1_1_U154_n_10,
      C(17) => mul_16s_8ns_24_1_1_U154_n_11,
      C(16) => mul_16s_8ns_24_1_1_U154_n_12,
      C(15) => mul_16s_8ns_24_1_1_U154_n_13,
      C(14) => mul_16s_8ns_24_1_1_U154_n_14,
      C(13) => mul_16s_8ns_24_1_1_U154_n_15,
      C(12) => mul_16s_8ns_24_1_1_U154_n_16,
      C(11) => mul_16s_8ns_24_1_1_U154_n_17,
      C(10) => mul_16s_8ns_24_1_1_U154_n_18,
      C(9) => mul_16s_8ns_24_1_1_U154_n_19,
      C(8) => mul_16s_8ns_24_1_1_U154_n_20,
      C(7) => mul_16s_8ns_24_1_1_U154_n_21,
      C(6) => mul_16s_8ns_24_1_1_U154_n_22,
      C(5) => mul_16s_8ns_24_1_1_U154_n_23,
      C(4) => mul_16s_8ns_24_1_1_U154_n_24,
      C(3) => mul_16s_8ns_24_1_1_U154_n_25,
      C(2) => mul_16s_8ns_24_1_1_U154_n_26,
      C(1) => mul_16s_8ns_24_1_1_U154_n_27,
      C(0) => mul_16s_8ns_24_1_1_U154_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln147_reg_1213_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln147_reg_1213_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln147_reg_1213_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln147_reg_1213_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_trunc_ln147_reg_1213_reg_P_UNCONNECTED(47 downto 20),
      P(19) => trunc_ln147_reg_1213_reg_n_91,
      P(18) => trunc_ln147_reg_1213_reg_n_92,
      P(17) => trunc_ln147_reg_1213_reg_n_93,
      P(16) => trunc_ln147_reg_1213_reg_n_94,
      P(15) => trunc_ln147_reg_1213_reg_n_95,
      P(14) => trunc_ln147_reg_1213_reg_n_96,
      P(13) => trunc_ln147_reg_1213_reg_n_97,
      P(12) => trunc_ln147_reg_1213_reg_n_98,
      P(11) => trunc_ln147_reg_1213_reg_n_99,
      P(10) => trunc_ln147_reg_1213_reg_n_100,
      P(9) => trunc_ln147_reg_1213_reg_n_101,
      P(8) => trunc_ln147_reg_1213_reg_n_102,
      P(7) => trunc_ln147_reg_1213_reg_n_103,
      P(6) => trunc_ln147_reg_1213_reg_n_104,
      P(5) => trunc_ln147_reg_1213_reg_n_105,
      P(4) => trunc_ln147_reg_1213_reg_n_106,
      P(3) => trunc_ln147_reg_1213_reg_n_107,
      P(2) => trunc_ln147_reg_1213_reg_n_108,
      P(1) => trunc_ln147_reg_1213_reg_n_109,
      P(0) => trunc_ln147_reg_1213_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln147_reg_1213_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln147_reg_1213_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln147_reg_1213_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln147_reg_1213_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln147_reg_1213_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln149_reg_1228_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_3(15),
      A(28) => DSP_ALU_INST_3(15),
      A(27) => DSP_ALU_INST_3(15),
      A(26) => DSP_ALU_INST_3(15),
      A(25) => DSP_ALU_INST_3(15),
      A(24) => DSP_ALU_INST_3(15),
      A(23) => DSP_ALU_INST_3(15),
      A(22) => DSP_ALU_INST_3(15),
      A(21) => DSP_ALU_INST_3(15),
      A(20) => DSP_ALU_INST_3(15),
      A(19) => DSP_ALU_INST_3(15),
      A(18) => DSP_ALU_INST_3(15),
      A(17) => DSP_ALU_INST_3(15),
      A(16) => DSP_ALU_INST_3(15),
      A(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln149_reg_1228_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln149_reg_1228_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U156_n_9,
      C(46) => mul_16s_8ns_24_1_1_U156_n_9,
      C(45) => mul_16s_8ns_24_1_1_U156_n_9,
      C(44) => mul_16s_8ns_24_1_1_U156_n_9,
      C(43) => mul_16s_8ns_24_1_1_U156_n_9,
      C(42) => mul_16s_8ns_24_1_1_U156_n_9,
      C(41) => mul_16s_8ns_24_1_1_U156_n_9,
      C(40) => mul_16s_8ns_24_1_1_U156_n_9,
      C(39) => mul_16s_8ns_24_1_1_U156_n_9,
      C(38) => mul_16s_8ns_24_1_1_U156_n_9,
      C(37) => mul_16s_8ns_24_1_1_U156_n_9,
      C(36) => mul_16s_8ns_24_1_1_U156_n_9,
      C(35) => mul_16s_8ns_24_1_1_U156_n_9,
      C(34) => mul_16s_8ns_24_1_1_U156_n_9,
      C(33) => mul_16s_8ns_24_1_1_U156_n_9,
      C(32) => mul_16s_8ns_24_1_1_U156_n_9,
      C(31) => mul_16s_8ns_24_1_1_U156_n_9,
      C(30) => mul_16s_8ns_24_1_1_U156_n_9,
      C(29) => mul_16s_8ns_24_1_1_U156_n_9,
      C(28) => mul_16s_8ns_24_1_1_U156_n_9,
      C(27) => mul_16s_8ns_24_1_1_U156_n_9,
      C(26) => mul_16s_8ns_24_1_1_U156_n_9,
      C(25) => mul_16s_8ns_24_1_1_U156_n_9,
      C(24) => mul_16s_8ns_24_1_1_U156_n_9,
      C(23) => mul_16s_8ns_24_1_1_U156_n_9,
      C(22) => mul_16s_8ns_24_1_1_U156_n_9,
      C(21) => mul_16s_8ns_24_1_1_U156_n_9,
      C(20) => mul_16s_8ns_24_1_1_U156_n_9,
      C(19) => mul_16s_8ns_24_1_1_U156_n_9,
      C(18) => mul_16s_8ns_24_1_1_U156_n_10,
      C(17) => mul_16s_8ns_24_1_1_U156_n_11,
      C(16) => mul_16s_8ns_24_1_1_U156_n_12,
      C(15) => mul_16s_8ns_24_1_1_U156_n_13,
      C(14) => mul_16s_8ns_24_1_1_U156_n_14,
      C(13) => mul_16s_8ns_24_1_1_U156_n_15,
      C(12) => mul_16s_8ns_24_1_1_U156_n_16,
      C(11) => mul_16s_8ns_24_1_1_U156_n_17,
      C(10) => mul_16s_8ns_24_1_1_U156_n_18,
      C(9) => mul_16s_8ns_24_1_1_U156_n_19,
      C(8) => mul_16s_8ns_24_1_1_U156_n_20,
      C(7) => mul_16s_8ns_24_1_1_U156_n_21,
      C(6) => mul_16s_8ns_24_1_1_U156_n_22,
      C(5) => mul_16s_8ns_24_1_1_U156_n_23,
      C(4) => mul_16s_8ns_24_1_1_U156_n_24,
      C(3) => mul_16s_8ns_24_1_1_U156_n_25,
      C(2) => mul_16s_8ns_24_1_1_U156_n_26,
      C(1) => mul_16s_8ns_24_1_1_U156_n_27,
      C(0) => mul_16s_8ns_24_1_1_U156_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln149_reg_1228_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln149_reg_1228_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln149_reg_1228_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln149_reg_1228_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_trunc_ln149_reg_1228_reg_P_UNCONNECTED(47 downto 20),
      P(19) => trunc_ln149_reg_1228_reg_n_91,
      P(18) => trunc_ln149_reg_1228_reg_n_92,
      P(17) => trunc_ln149_reg_1228_reg_n_93,
      P(16) => trunc_ln149_reg_1228_reg_n_94,
      P(15) => trunc_ln149_reg_1228_reg_n_95,
      P(14) => trunc_ln149_reg_1228_reg_n_96,
      P(13) => trunc_ln149_reg_1228_reg_n_97,
      P(12) => trunc_ln149_reg_1228_reg_n_98,
      P(11) => trunc_ln149_reg_1228_reg_n_99,
      P(10) => trunc_ln149_reg_1228_reg_n_100,
      P(9) => trunc_ln149_reg_1228_reg_n_101,
      P(8) => trunc_ln149_reg_1228_reg_n_102,
      P(7) => trunc_ln149_reg_1228_reg_n_103,
      P(6) => trunc_ln149_reg_1228_reg_n_104,
      P(5) => trunc_ln149_reg_1228_reg_n_105,
      P(4) => trunc_ln149_reg_1228_reg_n_106,
      P(3) => trunc_ln149_reg_1228_reg_n_107,
      P(2) => trunc_ln149_reg_1228_reg_n_108,
      P(1) => trunc_ln149_reg_1228_reg_n_109,
      P(0) => trunc_ln149_reg_1228_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln149_reg_1228_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln149_reg_1228_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln149_reg_1228_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln149_reg_1228_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln149_reg_1228_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
trunc_ln151_reg_1243_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_7(15),
      A(28) => DSP_ALU_INST_7(15),
      A(27) => DSP_ALU_INST_7(15),
      A(26) => DSP_ALU_INST_7(15),
      A(25) => DSP_ALU_INST_7(15),
      A(24) => DSP_ALU_INST_7(15),
      A(23) => DSP_ALU_INST_7(15),
      A(22) => DSP_ALU_INST_7(15),
      A(21) => DSP_ALU_INST_7(15),
      A(20) => DSP_ALU_INST_7(15),
      A(19) => DSP_ALU_INST_7(15),
      A(18) => DSP_ALU_INST_7(15),
      A(17) => DSP_ALU_INST_7(15),
      A(16) => DSP_ALU_INST_7(15),
      A(15 downto 0) => DSP_ALU_INST_7(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_trunc_ln151_reg_1243_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => \out\(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_trunc_ln151_reg_1243_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => mul_16s_8ns_24_1_1_U158_n_9,
      C(46) => mul_16s_8ns_24_1_1_U158_n_9,
      C(45) => mul_16s_8ns_24_1_1_U158_n_9,
      C(44) => mul_16s_8ns_24_1_1_U158_n_9,
      C(43) => mul_16s_8ns_24_1_1_U158_n_9,
      C(42) => mul_16s_8ns_24_1_1_U158_n_9,
      C(41) => mul_16s_8ns_24_1_1_U158_n_9,
      C(40) => mul_16s_8ns_24_1_1_U158_n_9,
      C(39) => mul_16s_8ns_24_1_1_U158_n_9,
      C(38) => mul_16s_8ns_24_1_1_U158_n_9,
      C(37) => mul_16s_8ns_24_1_1_U158_n_9,
      C(36) => mul_16s_8ns_24_1_1_U158_n_9,
      C(35) => mul_16s_8ns_24_1_1_U158_n_9,
      C(34) => mul_16s_8ns_24_1_1_U158_n_9,
      C(33) => mul_16s_8ns_24_1_1_U158_n_9,
      C(32) => mul_16s_8ns_24_1_1_U158_n_9,
      C(31) => mul_16s_8ns_24_1_1_U158_n_9,
      C(30) => mul_16s_8ns_24_1_1_U158_n_9,
      C(29) => mul_16s_8ns_24_1_1_U158_n_9,
      C(28) => mul_16s_8ns_24_1_1_U158_n_9,
      C(27) => mul_16s_8ns_24_1_1_U158_n_9,
      C(26) => mul_16s_8ns_24_1_1_U158_n_9,
      C(25) => mul_16s_8ns_24_1_1_U158_n_9,
      C(24) => mul_16s_8ns_24_1_1_U158_n_9,
      C(23) => mul_16s_8ns_24_1_1_U158_n_9,
      C(22) => mul_16s_8ns_24_1_1_U158_n_9,
      C(21) => mul_16s_8ns_24_1_1_U158_n_9,
      C(20) => mul_16s_8ns_24_1_1_U158_n_9,
      C(19) => mul_16s_8ns_24_1_1_U158_n_9,
      C(18) => mul_16s_8ns_24_1_1_U158_n_10,
      C(17) => mul_16s_8ns_24_1_1_U158_n_11,
      C(16) => mul_16s_8ns_24_1_1_U158_n_12,
      C(15) => mul_16s_8ns_24_1_1_U158_n_13,
      C(14) => mul_16s_8ns_24_1_1_U158_n_14,
      C(13) => mul_16s_8ns_24_1_1_U158_n_15,
      C(12) => mul_16s_8ns_24_1_1_U158_n_16,
      C(11) => mul_16s_8ns_24_1_1_U158_n_17,
      C(10) => mul_16s_8ns_24_1_1_U158_n_18,
      C(9) => mul_16s_8ns_24_1_1_U158_n_19,
      C(8) => mul_16s_8ns_24_1_1_U158_n_20,
      C(7) => mul_16s_8ns_24_1_1_U158_n_21,
      C(6) => mul_16s_8ns_24_1_1_U158_n_22,
      C(5) => mul_16s_8ns_24_1_1_U158_n_23,
      C(4) => mul_16s_8ns_24_1_1_U158_n_24,
      C(3) => mul_16s_8ns_24_1_1_U158_n_25,
      C(2) => mul_16s_8ns_24_1_1_U158_n_26,
      C(1) => mul_16s_8ns_24_1_1_U158_n_27,
      C(0) => mul_16s_8ns_24_1_1_U158_n_28,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_trunc_ln151_reg_1243_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_trunc_ln151_reg_1243_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_block_pp0_stage0_subdone,
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_trunc_ln151_reg_1243_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_trunc_ln151_reg_1243_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_trunc_ln151_reg_1243_reg_P_UNCONNECTED(47 downto 20),
      P(19) => trunc_ln151_reg_1243_reg_n_91,
      P(18) => trunc_ln151_reg_1243_reg_n_92,
      P(17) => trunc_ln151_reg_1243_reg_n_93,
      P(16) => trunc_ln151_reg_1243_reg_n_94,
      P(15) => trunc_ln151_reg_1243_reg_n_95,
      P(14) => trunc_ln151_reg_1243_reg_n_96,
      P(13) => trunc_ln151_reg_1243_reg_n_97,
      P(12) => trunc_ln151_reg_1243_reg_n_98,
      P(11) => trunc_ln151_reg_1243_reg_n_99,
      P(10) => trunc_ln151_reg_1243_reg_n_100,
      P(9) => trunc_ln151_reg_1243_reg_n_101,
      P(8) => trunc_ln151_reg_1243_reg_n_102,
      P(7) => trunc_ln151_reg_1243_reg_n_103,
      P(6) => trunc_ln151_reg_1243_reg_n_104,
      P(5) => trunc_ln151_reg_1243_reg_n_105,
      P(4) => trunc_ln151_reg_1243_reg_n_106,
      P(3) => trunc_ln151_reg_1243_reg_n_107,
      P(2) => trunc_ln151_reg_1243_reg_n_108,
      P(1) => trunc_ln151_reg_1243_reg_n_109,
      P(0) => trunc_ln151_reg_1243_reg_n_110,
      PATTERNBDETECT => NLW_trunc_ln151_reg_1243_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_trunc_ln151_reg_1243_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_trunc_ln151_reg_1243_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_trunc_ln151_reg_1243_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_trunc_ln151_reg_1243_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
x_5_fu_439_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => p_0_in(0),
      CI_TOP => '0',
      CO(7) => x_5_fu_439_p2_carry_n_5,
      CO(6) => x_5_fu_439_p2_carry_n_6,
      CO(5) => x_5_fu_439_p2_carry_n_7,
      CO(4) => x_5_fu_439_p2_carry_n_8,
      CO(3) => x_5_fu_439_p2_carry_n_9,
      CO(2) => x_5_fu_439_p2_carry_n_10,
      CO(1) => x_5_fu_439_p2_carry_n_11,
      CO(0) => x_5_fu_439_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => x_5_fu_439_p2(8 downto 1),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_47
    );
\x_5_fu_439_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => x_5_fu_439_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_x_5_fu_439_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \x_5_fu_439_p2_carry__0_n_10\,
      CO(1) => \x_5_fu_439_p2_carry__0_n_11\,
      CO(0) => \x_5_fu_439_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_x_5_fu_439_p2_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => x_5_fu_439_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_51
    );
\x_fu_140_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(0),
      Q => x_fu_140_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(10),
      Q => x_fu_140_reg(10),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(11),
      Q => x_fu_140_reg(11),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(12),
      Q => x_fu_140_reg(12),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(1),
      Q => x_fu_140_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(2),
      Q => x_fu_140_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(3),
      Q => x_fu_140_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(4),
      Q => x_fu_140_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(5),
      Q => x_fu_140_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(6),
      Q => x_fu_140_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(7),
      Q => x_fu_140_reg(7),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(8),
      Q => x_fu_140_reg(8),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
\x_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_56,
      D => x_5_fu_439_p2(9),
      Q => x_fu_140_reg(9),
      R => flow_control_loop_pipe_sequential_init_U_n_55
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_hcresampler_core is
  port (
    v_hcresampler_core_U0_HwReg_width_c19_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    select_ln720_fu_229_p3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp36727_i_fu_253_p2 : in STD_LOGIC;
    HwReg_width_c20_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_dout : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    stream_out_hresampled_full_n : in STD_LOGIC;
    v_hcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_width_c19_full_n : in STD_LOGIC;
    HwReg_height_c25_full_n : in STD_LOGIC;
    HwReg_width_c20_empty_n : in STD_LOGIC;
    HwReg_height_c26_empty_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    bPassThru_422_or_420_Out_loc_channel_full_n : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_stream_out_hresampled_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopHeight_reg_425_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_v_hcresampler_core;

architecture STRUCTURE of bd_85a6_csc_0_v_hcresampler_core is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HwReg_width_read_reg_430 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_7_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmp36727_i_reg_450 : STD_LOGIC;
  signal filt_res1_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102 : STD_LOGIC;
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_425 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_440 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal not_bPassThru_i_reg_445 : STD_LOGIC;
  signal p_0_0_0480783_lcssa798_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0786_lcssa804_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0536736_lcssa759_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0536742_lcssa768_i_fu_920 : STD_LOGIC;
  signal p_0_1_0_0_0738_lcssa762_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0744790_lcssa816_i_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0748793_lcssa819_i_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_0740_lcssa765_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa788810_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa788810_i_fu_1120 : STD_LOGIC;
  signal p_lcssa789813_i_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_15_fu_132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_15_fu_1320 : STD_LOGIC;
  signal pixbuf_y_16_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_16_fu_1360 : STD_LOGIC;
  signal pixbuf_y_16_load_reg_462 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_17_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_17_load_reg_467 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_18_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_18_load_reg_472 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_1_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_4_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_5_fu_158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_6_reg_838 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pop\ : STD_LOGIC;
  signal \select_ln685_reg_435[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln685_reg_435_reg_n_5_[1]\ : STD_LOGIC;
  signal \^v_hcresampler_core_u0_hwreg_width_c19_write\ : STD_LOGIC;
  signal y_4_fu_72 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_5_fu_272_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_5_reg_457 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_5_reg_457_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_5_reg_457_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_5_reg_457_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_5_reg_457_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_5_reg_457_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__1\ : label is "soft_lutpair614";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_5_reg_457_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_5_reg_457_reg[8]_i_1\ : label is 35;
begin
  E(0) <= \^e\(0);
  Q(0) <= \^q\(0);
  pop <= \^pop\;
  v_hcresampler_core_U0_HwReg_width_c19_write <= \^v_hcresampler_core_u0_hwreg_width_c19_write\;
\HwReg_width_read_reg_430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(10),
      Q => HwReg_width_read_reg_430(10),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(11),
      Q => HwReg_width_read_reg_430(11),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(1),
      Q => HwReg_width_read_reg_430(1),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(2),
      Q => HwReg_width_read_reg_430(2),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(3),
      Q => HwReg_width_read_reg_430(3),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(4),
      Q => HwReg_width_read_reg_430(4),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(5),
      Q => HwReg_width_read_reg_430(5),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(6),
      Q => HwReg_width_read_reg_430(6),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(7),
      Q => HwReg_width_read_reg_430(7),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(8),
      Q => HwReg_width_read_reg_430(8),
      R => '0'
    );
\HwReg_width_read_reg_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(9),
      Q => HwReg_width_read_reg_430(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_5\,
      I1 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      I2 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_5\,
      I1 => \ap_CS_fsm[4]_i_5_n_5\,
      I2 => \ap_CS_fsm[4]_i_6_n_5\,
      I3 => \ap_CS_fsm[4]_i_7_n_5\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_2__0_n_5\
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp36727_i_reg_450,
      I1 => \ap_CS_fsm[4]_i_2__1_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFF"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_5\,
      I1 => \ap_CS_fsm[4]_i_5_n_5\,
      I2 => \ap_CS_fsm[4]_i_6_n_5\,
      I3 => \ap_CS_fsm[4]_i_7_n_5\,
      I4 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[4]_i_2__1_n_5\
    );
\ap_CS_fsm[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_425(6),
      I1 => y_4_fu_72(6),
      I2 => y_4_fu_72(8),
      I3 => loopHeight_reg_425(8),
      I4 => y_4_fu_72(7),
      I5 => loopHeight_reg_425(7),
      O => \ap_CS_fsm[4]_i_4_n_5\
    );
\ap_CS_fsm[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_4_fu_72(11),
      I1 => loopHeight_reg_425(11),
      I2 => y_4_fu_72(10),
      I3 => loopHeight_reg_425(10),
      I4 => loopHeight_reg_425(9),
      I5 => y_4_fu_72(9),
      O => \ap_CS_fsm[4]_i_5_n_5\
    );
\ap_CS_fsm[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_425(0),
      I1 => y_4_fu_72(0),
      I2 => y_4_fu_72(2),
      I3 => loopHeight_reg_425(2),
      I4 => y_4_fu_72(1),
      I5 => loopHeight_reg_425(1),
      O => \ap_CS_fsm[4]_i_6_n_5\
    );
\ap_CS_fsm[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_425(3),
      I1 => y_4_fu_72(3),
      I2 => y_4_fu_72(4),
      I3 => loopHeight_reg_425(4),
      I4 => y_4_fu_72(5),
      I5 => loopHeight_reg_425(5),
      O => \ap_CS_fsm[4]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\cmp36727_i_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => cmp36727_i_fu_253_p2,
      Q => cmp36727_i_reg_450,
      R => '0'
    );
\empty_n_i_2__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA02AAAA"
    )
        port map (
      I0 => \^pop\,
      I1 => full_n_reg,
      I2 => ap_done_reg,
      I3 => full_n_reg_0,
      I4 => bPassThru_422_or_420_Out_loc_channel_full_n,
      O => mOutPtr0
    );
\filt_res1_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(0),
      Q => filt_res1_fu_76(0),
      R => '0'
    );
\filt_res1_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(1),
      Q => filt_res1_fu_76(1),
      R => '0'
    );
\filt_res1_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(2),
      Q => filt_res1_fu_76(2),
      R => '0'
    );
\filt_res1_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(3),
      Q => filt_res1_fu_76(3),
      R => '0'
    );
\filt_res1_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(4),
      Q => filt_res1_fu_76(4),
      R => '0'
    );
\filt_res1_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(5),
      Q => filt_res1_fu_76(5),
      R => '0'
    );
\filt_res1_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(6),
      Q => filt_res1_fu_76(6),
      R => '0'
    );
\filt_res1_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(7),
      Q => filt_res1_fu_76(7),
      R => '0'
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186: entity work.bd_85a6_csc_0_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => p_lcssa788810_i_fu_1120,
      Q(7 downto 0) => pixbuf_y_15_fu_132(7 downto 0),
      \add_ln846_1_fu_527_p2_carry__0_0\(7 downto 0) => p_0_0_0480783_lcssa798_i_fu_104(7 downto 0),
      \add_ln849_1_fu_579_p2_carry__0_0\(7 downto 0) => p_0_0_0786_lcssa804_i_fu_108(7 downto 0),
      \ap_CS_fsm_reg[4]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm[4]_i_2__1_n_5\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => \^e\(0),
      ap_enable_reg_pp0_iter3_reg_0(0) => pixbuf_y_15_fu_1320,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp36727_i_reg_450 => cmp36727_i_reg_450,
      empty_n_reg(0) => empty_n_reg(0),
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102,
      \icmp_ln724_reg_810_pp0_iter1_reg_reg[0]_0\(0) => pixbuf_y_16_fu_1360,
      \icmp_ln732_reg_820_reg[0]_0\(10 downto 0) => HwReg_width_read_reg_430(11 downto 1),
      \in\(23 downto 0) => \in\(23 downto 0),
      loopWidth_reg_440(12 downto 0) => loopWidth_reg_440(12 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      not_bPassThru_i_reg_445 => not_bPassThru_i_reg_445,
      \odd_col_reg_814_pp0_iter1_reg_reg[0]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_filt_res1_1_out_o(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      \p_0_0_0480783_lcssa798_i_fu_104_reg[7]\(7 downto 0) => p_lcssa788810_i_fu_112(7 downto 0),
      \p_0_0_0786_lcssa804_i_fu_108_reg[7]\(7 downto 0) => p_lcssa789813_i_fu_116(7 downto 0),
      \p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\(7 downto 0) => p_0_0_0_0_0536736_lcssa759_i_fu_80(7 downto 0),
      p_0_1_0_0_0738_lcssa762_i_fu_84(7 downto 0) => p_0_1_0_0_0738_lcssa762_i_fu_84(7 downto 0),
      \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(7 downto 0),
      \p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(7 downto 0),
      p_0_2_0_0_0740_lcssa765_i_fu_88(7 downto 0) => p_0_2_0_0_0740_lcssa765_i_fu_88(7 downto 0),
      \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(7 downto 0),
      \p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(7 downto 0),
      \p_lcssa788810_i_fu_112_reg[7]\(7 downto 0) => p_0_1_0_0_0744790_lcssa816_i_fu_120(7 downto 0),
      \p_lcssa789813_i_fu_116_reg[7]\(7 downto 0) => p_0_1_0_0_0748793_lcssa819_i_fu_124(7 downto 0),
      \pixbuf_y_1_fu_142_reg[7]_0\(7 downto 0) => pixbuf_y_1_fu_142(7 downto 0),
      \pixbuf_y_2_fu_146_reg[7]_0\(7 downto 0) => pixbuf_y_fu_128(7 downto 0),
      \pixbuf_y_3_fu_150_reg[7]_0\(7 downto 0) => pixbuf_y_3_fu_150(7 downto 0),
      \pixbuf_y_3_fu_150_reg[7]_1\(7 downto 0) => pixbuf_y_16_load_reg_462(7 downto 0),
      \pixbuf_y_4_fu_154_reg[7]_0\(7 downto 0) => pixbuf_y_4_fu_154(7 downto 0),
      \pixbuf_y_4_fu_154_reg[7]_1\(7 downto 0) => pixbuf_y_17_load_reg_467(7 downto 0),
      \pixbuf_y_5_fu_158_reg[7]_0\(7 downto 0) => pixbuf_y_5_fu_158(7 downto 0),
      \pixbuf_y_5_fu_158_reg[7]_1\(7 downto 0) => pixbuf_y_18_load_reg_472(7 downto 0),
      \pixbuf_y_6_reg_838_reg[7]_0\(7 downto 0) => pixbuf_y_6_reg_838(7 downto 0),
      push => push,
      \select_ln851_reg_854_reg[7]_0\(7 downto 0) => filt_res1_fu_76(7 downto 0),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      \tmp_reg_834_reg[0]_0\ => \select_ln685_reg_435_reg_n_5_[1]\,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read
    );
grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_n_102,
      Q => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg,
      R => ap_rst_n_inv
    );
\loopHeight_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(0),
      Q => loopHeight_reg_425(0),
      R => '0'
    );
\loopHeight_reg_425_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(10),
      Q => loopHeight_reg_425(10),
      R => '0'
    );
\loopHeight_reg_425_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(11),
      Q => loopHeight_reg_425(11),
      R => '0'
    );
\loopHeight_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(1),
      Q => loopHeight_reg_425(1),
      R => '0'
    );
\loopHeight_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(2),
      Q => loopHeight_reg_425(2),
      R => '0'
    );
\loopHeight_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(3),
      Q => loopHeight_reg_425(3),
      R => '0'
    );
\loopHeight_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(4),
      Q => loopHeight_reg_425(4),
      R => '0'
    );
\loopHeight_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(5),
      Q => loopHeight_reg_425(5),
      R => '0'
    );
\loopHeight_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(6),
      Q => loopHeight_reg_425(6),
      R => '0'
    );
\loopHeight_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(7),
      Q => loopHeight_reg_425(7),
      R => '0'
    );
\loopHeight_reg_425_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(8),
      Q => loopHeight_reg_425(8),
      R => '0'
    );
\loopHeight_reg_425_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => \loopHeight_reg_425_reg[11]_0\(9),
      Q => loopHeight_reg_425(9),
      R => '0'
    );
\loopWidth_reg_440[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_hcresampler_core_U0_ap_start,
      I2 => HwReg_width_c19_full_n,
      I3 => HwReg_height_c25_full_n,
      I4 => HwReg_width_c20_empty_n,
      I5 => HwReg_height_c26_empty_n,
      O => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\loopWidth_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => HwReg_width_c20_dout(0),
      Q => loopWidth_reg_440(0),
      R => '0'
    );
\loopWidth_reg_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(9),
      Q => loopWidth_reg_440(10),
      R => '0'
    );
\loopWidth_reg_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(10),
      Q => loopWidth_reg_440(11),
      R => '0'
    );
\loopWidth_reg_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(11),
      Q => loopWidth_reg_440(12),
      R => '0'
    );
\loopWidth_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(0),
      Q => loopWidth_reg_440(1),
      R => '0'
    );
\loopWidth_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(1),
      Q => loopWidth_reg_440(2),
      R => '0'
    );
\loopWidth_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(2),
      Q => loopWidth_reg_440(3),
      R => '0'
    );
\loopWidth_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(3),
      Q => loopWidth_reg_440(4),
      R => '0'
    );
\loopWidth_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(4),
      Q => loopWidth_reg_440(5),
      R => '0'
    );
\loopWidth_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(5),
      Q => loopWidth_reg_440(6),
      R => '0'
    );
\loopWidth_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(6),
      Q => loopWidth_reg_440(7),
      R => '0'
    );
\loopWidth_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(7),
      Q => loopWidth_reg_440(8),
      R => '0'
    );
\loopWidth_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => D(8),
      Q => loopWidth_reg_440(9),
      R => '0'
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_4_n_5\,
      I1 => \ap_CS_fsm[4]_i_5_n_5\,
      I2 => \ap_CS_fsm[4]_i_6_n_5\,
      I3 => \ap_CS_fsm[4]_i_7_n_5\,
      I4 => v_hcresampler_core_U0_ap_start,
      I5 => ap_CS_fsm_state2,
      O => \^pop\
    );
\not_bPassThru_i_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      D => select_ln720_fu_229_p3(0),
      Q => not_bPassThru_i_reg_445,
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(0),
      Q => p_0_0_0480783_lcssa798_i_fu_104(0),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(1),
      Q => p_0_0_0480783_lcssa798_i_fu_104(1),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(2),
      Q => p_0_0_0480783_lcssa798_i_fu_104(2),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(3),
      Q => p_0_0_0480783_lcssa798_i_fu_104(3),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(4),
      Q => p_0_0_0480783_lcssa798_i_fu_104(4),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(5),
      Q => p_0_0_0480783_lcssa798_i_fu_104(5),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(6),
      Q => p_0_0_0480783_lcssa798_i_fu_104(6),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0480782_i_out_o(7),
      Q => p_0_0_0480783_lcssa798_i_fu_104(7),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(0),
      Q => p_0_0_0786_lcssa804_i_fu_108(0),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(1),
      Q => p_0_0_0786_lcssa804_i_fu_108(1),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(2),
      Q => p_0_0_0786_lcssa804_i_fu_108(2),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(3),
      Q => p_0_0_0786_lcssa804_i_fu_108(3),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(4),
      Q => p_0_0_0786_lcssa804_i_fu_108(4),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(5),
      Q => p_0_0_0786_lcssa804_i_fu_108(5),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(6),
      Q => p_0_0_0786_lcssa804_i_fu_108(6),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_0_0_0785_i_out_o(7),
      Q => p_0_0_0786_lcssa804_i_fu_108(7),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(0),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(1),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(2),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(3),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(4),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(5),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(6),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_80(7),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => cmp36727_i_reg_450,
      O => p_0_0_0_0_0536742_lcssa768_i_fu_920
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(0),
      Q => pixbuf_y_fu_128(0),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(1),
      Q => pixbuf_y_fu_128(1),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(2),
      Q => pixbuf_y_fu_128(2),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(3),
      Q => pixbuf_y_fu_128(3),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(4),
      Q => pixbuf_y_fu_128(4),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(5),
      Q => pixbuf_y_fu_128(5),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(6),
      Q => pixbuf_y_fu_128(6),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_920,
      D => pixbuf_y_1_fu_142(7),
      Q => pixbuf_y_fu_128(7),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(9),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(10),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(11),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(12),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(13),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(14),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(15),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(0),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(0),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(1),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(1),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(2),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(2),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(3),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(3),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(4),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(4),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(5),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(5),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(6),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(6),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_1_0_0_0738_lcssa762_i_fu_84(7),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_120(7),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(0),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(1),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(2),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(3),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(4),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(5),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(6),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_124(7),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(16),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(0),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(17),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(1),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(18),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(2),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(19),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(3),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(20),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(4),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(21),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(5),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(22),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(6),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(23),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_88(7),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(0),
      Q => p_lcssa788810_i_fu_112(0),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(1),
      Q => p_lcssa788810_i_fu_112(1),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(2),
      Q => p_lcssa788810_i_fu_112(2),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(3),
      Q => p_lcssa788810_i_fu_112(3),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(4),
      Q => p_lcssa788810_i_fu_112(4),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(5),
      Q => p_lcssa788810_i_fu_112(5),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(6),
      Q => p_lcssa788810_i_fu_112(6),
      R => '0'
    );
\p_lcssa788810_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out1_o(7),
      Q => p_lcssa788810_i_fu_112(7),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(0),
      Q => p_lcssa789813_i_fu_116(0),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(1),
      Q => p_lcssa789813_i_fu_116(1),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(2),
      Q => p_lcssa789813_i_fu_116(2),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(3),
      Q => p_lcssa789813_i_fu_116(3),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(4),
      Q => p_lcssa789813_i_fu_116(4),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(5),
      Q => p_lcssa789813_i_fu_116(5),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(6),
      Q => p_lcssa789813_i_fu_116(6),
      R => '0'
    );
\p_lcssa789813_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa788810_i_fu_1120,
      D => grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186_p_out_o(7),
      Q => p_lcssa789813_i_fu_116(7),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(0),
      Q => pixbuf_y_15_fu_132(0),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(1),
      Q => pixbuf_y_15_fu_132(1),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(2),
      Q => pixbuf_y_15_fu_132(2),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(3),
      Q => pixbuf_y_15_fu_132(3),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(4),
      Q => pixbuf_y_15_fu_132(4),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(5),
      Q => pixbuf_y_15_fu_132(5),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(6),
      Q => pixbuf_y_15_fu_132(6),
      R => '0'
    );
\pixbuf_y_15_fu_132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_15_fu_1320,
      D => pixbuf_y_6_reg_838(7),
      Q => pixbuf_y_15_fu_132(7),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(0),
      Q => pixbuf_y_16_fu_136(0),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(1),
      Q => pixbuf_y_16_fu_136(1),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(2),
      Q => pixbuf_y_16_fu_136(2),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(3),
      Q => pixbuf_y_16_fu_136(3),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(4),
      Q => pixbuf_y_16_fu_136(4),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(5),
      Q => pixbuf_y_16_fu_136(5),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(6),
      Q => pixbuf_y_16_fu_136(6),
      R => '0'
    );
\pixbuf_y_16_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_3_fu_150(7),
      Q => pixbuf_y_16_fu_136(7),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(0),
      Q => pixbuf_y_16_load_reg_462(0),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(1),
      Q => pixbuf_y_16_load_reg_462(1),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(2),
      Q => pixbuf_y_16_load_reg_462(2),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(3),
      Q => pixbuf_y_16_load_reg_462(3),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(4),
      Q => pixbuf_y_16_load_reg_462(4),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(5),
      Q => pixbuf_y_16_load_reg_462(5),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(6),
      Q => pixbuf_y_16_load_reg_462(6),
      R => '0'
    );
\pixbuf_y_16_load_reg_462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_16_fu_136(7),
      Q => pixbuf_y_16_load_reg_462(7),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(0),
      Q => pixbuf_y_17_fu_140(0),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(1),
      Q => pixbuf_y_17_fu_140(1),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(2),
      Q => pixbuf_y_17_fu_140(2),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(3),
      Q => pixbuf_y_17_fu_140(3),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(4),
      Q => pixbuf_y_17_fu_140(4),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(5),
      Q => pixbuf_y_17_fu_140(5),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(6),
      Q => pixbuf_y_17_fu_140(6),
      R => '0'
    );
\pixbuf_y_17_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_4_fu_154(7),
      Q => pixbuf_y_17_fu_140(7),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(0),
      Q => pixbuf_y_17_load_reg_467(0),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(1),
      Q => pixbuf_y_17_load_reg_467(1),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(2),
      Q => pixbuf_y_17_load_reg_467(2),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(3),
      Q => pixbuf_y_17_load_reg_467(3),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(4),
      Q => pixbuf_y_17_load_reg_467(4),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(5),
      Q => pixbuf_y_17_load_reg_467(5),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(6),
      Q => pixbuf_y_17_load_reg_467(6),
      R => '0'
    );
\pixbuf_y_17_load_reg_467_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_17_fu_140(7),
      Q => pixbuf_y_17_load_reg_467(7),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(0),
      Q => pixbuf_y_18_fu_144(0),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(1),
      Q => pixbuf_y_18_fu_144(1),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(2),
      Q => pixbuf_y_18_fu_144(2),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(3),
      Q => pixbuf_y_18_fu_144(3),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(4),
      Q => pixbuf_y_18_fu_144(4),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(5),
      Q => pixbuf_y_18_fu_144(5),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(6),
      Q => pixbuf_y_18_fu_144(6),
      R => '0'
    );
\pixbuf_y_18_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_16_fu_1360,
      D => pixbuf_y_5_fu_158(7),
      Q => pixbuf_y_18_fu_144(7),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(0),
      Q => pixbuf_y_18_load_reg_472(0),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(1),
      Q => pixbuf_y_18_load_reg_472(1),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(2),
      Q => pixbuf_y_18_load_reg_472(2),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(3),
      Q => pixbuf_y_18_load_reg_472(3),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(4),
      Q => pixbuf_y_18_load_reg_472(4),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(5),
      Q => pixbuf_y_18_load_reg_472(5),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(6),
      Q => pixbuf_y_18_load_reg_472(6),
      R => '0'
    );
\pixbuf_y_18_load_reg_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_18_fu_144(7),
      Q => pixbuf_y_18_load_reg_472(7),
      R => '0'
    );
\select_ln685_reg_435[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \select_ln685_reg_435_reg_n_5_[1]\,
      I1 => bPassThru_422_or_420_Out_loc_channel_dout,
      I2 => \^v_hcresampler_core_u0_hwreg_width_c19_write\,
      O => \select_ln685_reg_435[1]_i_1_n_5\
    );
\select_ln685_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln685_reg_435[1]_i_1_n_5\,
      Q => \select_ln685_reg_435_reg_n_5_[1]\,
      R => '0'
    );
\y_4_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(0),
      Q => y_4_fu_72(0),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(10),
      Q => y_4_fu_72(10),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(11),
      Q => y_4_fu_72(11),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(1),
      Q => y_4_fu_72(1),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(2),
      Q => y_4_fu_72(2),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(3),
      Q => y_4_fu_72(3),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(4),
      Q => y_4_fu_72(4),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(5),
      Q => y_4_fu_72(5),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(6),
      Q => y_4_fu_72(6),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(7),
      Q => y_4_fu_72(7),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(8),
      Q => y_4_fu_72(8),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_4_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_5_reg_457(9),
      Q => y_4_fu_72(9),
      R => \^v_hcresampler_core_u0_hwreg_width_c19_write\
    );
\y_5_reg_457[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_4_fu_72(0),
      O => y_5_fu_272_p2(0)
    );
\y_5_reg_457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(0),
      Q => y_5_reg_457(0),
      R => '0'
    );
\y_5_reg_457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(10),
      Q => y_5_reg_457(10),
      R => '0'
    );
\y_5_reg_457_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(11),
      Q => y_5_reg_457(11),
      R => '0'
    );
\y_5_reg_457_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_5_reg_457_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_5_reg_457_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_5_reg_457_reg[11]_i_1_n_11\,
      CO(0) => \y_5_reg_457_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_5_reg_457_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_5_fu_272_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => y_4_fu_72(11 downto 9)
    );
\y_5_reg_457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(1),
      Q => y_5_reg_457(1),
      R => '0'
    );
\y_5_reg_457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(2),
      Q => y_5_reg_457(2),
      R => '0'
    );
\y_5_reg_457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(3),
      Q => y_5_reg_457(3),
      R => '0'
    );
\y_5_reg_457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(4),
      Q => y_5_reg_457(4),
      R => '0'
    );
\y_5_reg_457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(5),
      Q => y_5_reg_457(5),
      R => '0'
    );
\y_5_reg_457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(6),
      Q => y_5_reg_457(6),
      R => '0'
    );
\y_5_reg_457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(7),
      Q => y_5_reg_457(7),
      R => '0'
    );
\y_5_reg_457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(8),
      Q => y_5_reg_457(8),
      R => '0'
    );
\y_5_reg_457_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_4_fu_72(0),
      CI_TOP => '0',
      CO(7) => \y_5_reg_457_reg[8]_i_1_n_5\,
      CO(6) => \y_5_reg_457_reg[8]_i_1_n_6\,
      CO(5) => \y_5_reg_457_reg[8]_i_1_n_7\,
      CO(4) => \y_5_reg_457_reg[8]_i_1_n_8\,
      CO(3) => \y_5_reg_457_reg[8]_i_1_n_9\,
      CO(2) => \y_5_reg_457_reg[8]_i_1_n_10\,
      CO(1) => \y_5_reg_457_reg[8]_i_1_n_11\,
      CO(0) => \y_5_reg_457_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_5_fu_272_p2(8 downto 1),
      S(7 downto 0) => y_4_fu_72(8 downto 1)
    );
\y_5_reg_457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => y_5_fu_272_p2(9),
      Q => y_5_reg_457(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_hcresampler_core_2 is
  port (
    v_hcresampler_core_2_U0_stream_in_vresampled_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \loopHeight_reg_406_reg[11]_0\ : out STD_LOGIC;
    v_hcresampler_core_2_U0_ap_idle : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    push : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    v_hcresampler_core_2_U0_HwReg_height_read : in STD_LOGIC;
    \select_ln685_reg_416_reg[2]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    cmp36727_i_fu_239_p2 : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    stream_in_hresampled_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    v_hcresampler_core_2_U0_ap_start : in STD_LOGIC;
    bPassThru_422_or_420_In_loc_channel_dout : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \HwReg_width_read_reg_411_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopHeight_reg_406_reg[11]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end bd_85a6_csc_0_v_hcresampler_core_2;

architecture STRUCTURE of bd_85a6_csc_0_v_hcresampler_core_2 is
  signal HwReg_width_read_reg_411 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmp36727_i_reg_426 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162 : STD_LOGIC;
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_406 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^loopheight_reg_406_reg[11]_0\ : STD_LOGIC;
  signal loopWidth_reg_421 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_0_0_0480783_lcssa798_i_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0786_lcssa804_i_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0786_lcssa804_i_fu_1020 : STD_LOGIC;
  signal p_0_0_0_0_0536736_lcssa759_i_fu_74 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_0536742_lcssa768_i_fu_860 : STD_LOGIC;
  signal p_0_1_0_0_0738_lcssa762_i_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0744790_lcssa816_i_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0744_lcssa771_i_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0748793_lcssa819_i_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0748_lcssa774_i_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_0740_lcssa765_i_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa788810_i_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa789813_i_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_1_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_2_fu_1300 : STD_LOGIC;
  signal pixbuf_y_2_load_reg_438 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_3_load_reg_443 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_4_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_4_load_reg_448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_5_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_7_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_8_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_9_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_y_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln685_reg_416 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^v_hcresampler_core_2_u0_stream_in_vresampled_read\ : STD_LOGIC;
  signal y_2_fu_70 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_3_fu_258_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_3_reg_433 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_3_reg_433_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_3_reg_433_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_3_reg_433_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_3_reg_433_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_3_reg_433_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_6\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair560";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of int_ap_idle_i_16 : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \y_3_reg_433[0]_i_1\ : label is "soft_lutpair559";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_3_reg_433_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_3_reg_433_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \loopHeight_reg_406_reg[11]_0\ <= \^loopheight_reg_406_reg[11]_0\;
  v_hcresampler_core_2_U0_stream_in_vresampled_read <= \^v_hcresampler_core_2_u0_stream_in_vresampled_read\;
\HwReg_width_read_reg_411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(0),
      Q => HwReg_width_read_reg_411(0),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(10),
      Q => HwReg_width_read_reg_411(10),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(11),
      Q => HwReg_width_read_reg_411(11),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(1),
      Q => HwReg_width_read_reg_411(1),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(2),
      Q => HwReg_width_read_reg_411(2),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(3),
      Q => HwReg_width_read_reg_411(3),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(4),
      Q => HwReg_width_read_reg_411(4),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(5),
      Q => HwReg_width_read_reg_411(5),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(6),
      Q => HwReg_width_read_reg_411(6),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(7),
      Q => HwReg_width_read_reg_411(7),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(8),
      Q => HwReg_width_read_reg_411(8),
      R => '0'
    );
\HwReg_width_read_reg_411_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \HwReg_width_read_reg_411_reg[11]_0\(9),
      Q => HwReg_width_read_reg_411(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^loopheight_reg_406_reg[11]_0\,
      I2 => v_hcresampler_core_2_U0_HwReg_height_read,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_3_n_5\,
      I1 => loopHeight_reg_406(11),
      I2 => y_2_fu_70(11),
      I3 => loopHeight_reg_406(8),
      I4 => y_2_fu_70(8),
      I5 => \ap_CS_fsm[0]_i_4_n_5\,
      O => \^loopheight_reg_406_reg[11]_0\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => y_2_fu_70(10),
      I1 => loopHeight_reg_406(10),
      I2 => y_2_fu_70(9),
      I3 => loopHeight_reg_406(9),
      I4 => \ap_CS_fsm[0]_i_5_n_5\,
      O => \ap_CS_fsm[0]_i_3_n_5\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => y_2_fu_70(2),
      I1 => loopHeight_reg_406(2),
      I2 => y_2_fu_70(5),
      I3 => loopHeight_reg_406(5),
      I4 => \ap_CS_fsm[0]_i_6_n_5\,
      I5 => \ap_CS_fsm[0]_i_7_n_5\,
      O => \ap_CS_fsm[0]_i_4_n_5\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => loopHeight_reg_406(6),
      I1 => y_2_fu_70(6),
      I2 => loopHeight_reg_406(7),
      I3 => y_2_fu_70(7),
      O => \ap_CS_fsm[0]_i_5_n_5\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => loopHeight_reg_406(1),
      I1 => y_2_fu_70(1),
      I2 => loopHeight_reg_406(0),
      I3 => y_2_fu_70(0),
      O => \ap_CS_fsm[0]_i_6_n_5\
    );
\ap_CS_fsm[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => loopHeight_reg_406(4),
      I1 => y_2_fu_70(4),
      I2 => loopHeight_reg_406(3),
      I3 => y_2_fu_70(3),
      O => \ap_CS_fsm[0]_i_7_n_5\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => v_hcresampler_core_2_U0_HwReg_height_read,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cmp36727_i_reg_426,
      I1 => \ap_CS_fsm[4]_i_2_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^loopheight_reg_406_reg[11]_0\,
      O => \ap_CS_fsm[4]_i_2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\cmp36727_i_reg_426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => cmp36727_i_fu_239_p2,
      Q => cmp36727_i_reg_426,
      R => '0'
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180: entity work.bd_85a6_csc_0_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2
     port map (
      D(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(7 downto 0),
      E(0) => p_0_0_0786_lcssa804_i_fu_1020,
      Q(7 downto 0) => pixbuf_y_7_fu_130(7 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162,
      \ap_CS_fsm_reg[4]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[4]\(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[4]_0\ => \ap_CS_fsm[4]_i_2_n_5\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_1(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(7 downto 0),
      ap_enable_reg_pp0_iter1_reg_2(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(7 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp36727_i_reg_426 => cmp36727_i_reg_426,
      \cmp36727_i_reg_426_reg[0]\(1 downto 0) => ap_NS_fsm(4 downto 3),
      empty_n_reg(0) => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      \icmp_ln724_reg_767_pp0_iter1_reg_reg[0]_0\(0) => pixbuf_y_2_fu_1300,
      \icmp_ln724_reg_767_reg[0]_0\(12 downto 0) => loopWidth_reg_421(12 downto 0),
      \icmp_ln732_reg_789_reg[0]_0\(11 downto 0) => HwReg_width_read_reg_411(11 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      \p_0_0_0480783_lcssa798_i_fu_98_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(7 downto 0),
      \p_0_0_0480783_lcssa798_i_fu_98_reg[7]_0\(7 downto 0) => p_0_0_0480783_lcssa798_i_fu_98(7 downto 0),
      \p_0_0_0786_lcssa804_i_fu_102_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(7 downto 0),
      \p_0_0_0786_lcssa804_i_fu_102_reg[7]_0\(7 downto 0) => p_0_0_0786_lcssa804_i_fu_102(7 downto 0),
      \p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\(7 downto 0) => p_0_0_0_0_0536736_lcssa759_i_fu_74(7 downto 0),
      \p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\(7 downto 0) => p_0_1_0_0_0738_lcssa762_i_fu_78(7 downto 0),
      \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\(7 downto 0) => p_0_1_0_0_0744_lcssa771_i_fu_90(7 downto 0),
      \p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]_0\(7 downto 0) => p_0_1_0_0_0744790_lcssa816_i_fu_114(7 downto 0),
      \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(7 downto 0),
      \p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(7 downto 0),
      \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(7 downto 0),
      \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_0\(7 downto 0) => p_0_1_0_0_0748_lcssa774_i_fu_94(7 downto 0),
      \p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]_1\(7 downto 0) => p_0_1_0_0_0748793_lcssa819_i_fu_118(7 downto 0),
      \p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(7 downto 0),
      \p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\(7 downto 0) => p_0_2_0_0_0740_lcssa765_i_fu_82(7 downto 0),
      \p_lcssa788810_i_fu_106_reg[7]\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(7 downto 0),
      \p_lcssa788810_i_fu_106_reg[7]_0\(7 downto 0) => p_lcssa788810_i_fu_106(7 downto 0),
      \p_lcssa789813_i_fu_110_reg[7]\(7 downto 0) => p_lcssa789813_i_fu_110(7 downto 0),
      \pixbuf_y_10_fu_126_reg[7]_0\(7 downto 0) => pixbuf_y_fu_122(7 downto 0),
      \pixbuf_y_1_fu_126_reg[7]\(7 downto 0) => pixbuf_y_1_fu_126(7 downto 0),
      \pixbuf_y_5_fu_122_reg[7]_0\(7 downto 0) => pixbuf_y_5_fu_122(7 downto 0),
      \pixbuf_y_7_fu_130_reg[7]_0\(7 downto 0) => pixbuf_y_2_load_reg_438(7 downto 0),
      \pixbuf_y_8_fu_134_reg[7]_0\(7 downto 0) => pixbuf_y_8_fu_134(7 downto 0),
      \pixbuf_y_8_fu_134_reg[7]_1\(7 downto 0) => pixbuf_y_3_load_reg_443(7 downto 0),
      \pixbuf_y_9_fu_138_reg[7]_0\(7 downto 0) => pixbuf_y_9_fu_138(7 downto 0),
      \pixbuf_y_9_fu_138_reg[7]_1\(7 downto 0) => pixbuf_y_4_load_reg_448(7 downto 0),
      push => push,
      select_ln685_reg_416(0) => select_ln685_reg_416(2),
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      \trunc_ln730_reg_771_reg[0]_0\(7 downto 0) => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(7 downto 0)
    );
grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_n_162,
      Q => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_ap_start_reg,
      R => ap_rst_n_inv
    );
int_ap_idle_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_hcresampler_core_2_U0_ap_start,
      O => v_hcresampler_core_2_U0_ap_idle
    );
\loopHeight_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(0),
      Q => loopHeight_reg_406(0),
      R => '0'
    );
\loopHeight_reg_406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(10),
      Q => loopHeight_reg_406(10),
      R => '0'
    );
\loopHeight_reg_406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(11),
      Q => loopHeight_reg_406(11),
      R => '0'
    );
\loopHeight_reg_406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(1),
      Q => loopHeight_reg_406(1),
      R => '0'
    );
\loopHeight_reg_406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(2),
      Q => loopHeight_reg_406(2),
      R => '0'
    );
\loopHeight_reg_406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(3),
      Q => loopHeight_reg_406(3),
      R => '0'
    );
\loopHeight_reg_406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(4),
      Q => loopHeight_reg_406(4),
      R => '0'
    );
\loopHeight_reg_406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(5),
      Q => loopHeight_reg_406(5),
      R => '0'
    );
\loopHeight_reg_406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(6),
      Q => loopHeight_reg_406(6),
      R => '0'
    );
\loopHeight_reg_406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(7),
      Q => loopHeight_reg_406(7),
      R => '0'
    );
\loopHeight_reg_406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(8),
      Q => loopHeight_reg_406(8),
      R => '0'
    );
\loopHeight_reg_406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \loopHeight_reg_406_reg[11]_1\(9),
      Q => loopHeight_reg_406(9),
      R => '0'
    );
\loopWidth_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(0),
      Q => loopWidth_reg_421(0),
      R => '0'
    );
\loopWidth_reg_421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(10),
      Q => loopWidth_reg_421(10),
      R => '0'
    );
\loopWidth_reg_421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(11),
      Q => loopWidth_reg_421(11),
      R => '0'
    );
\loopWidth_reg_421_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(12),
      Q => loopWidth_reg_421(12),
      R => '0'
    );
\loopWidth_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(1),
      Q => loopWidth_reg_421(1),
      R => '0'
    );
\loopWidth_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(2),
      Q => loopWidth_reg_421(2),
      R => '0'
    );
\loopWidth_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(3),
      Q => loopWidth_reg_421(3),
      R => '0'
    );
\loopWidth_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(4),
      Q => loopWidth_reg_421(4),
      R => '0'
    );
\loopWidth_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(5),
      Q => loopWidth_reg_421(5),
      R => '0'
    );
\loopWidth_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(6),
      Q => loopWidth_reg_421(6),
      R => '0'
    );
\loopWidth_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(7),
      Q => loopWidth_reg_421(7),
      R => '0'
    );
\loopWidth_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(8),
      Q => loopWidth_reg_421(8),
      R => '0'
    );
\loopWidth_reg_421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => D(9),
      Q => loopWidth_reg_421(9),
      R => '0'
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => v_hcresampler_core_2_U0_ap_start,
      I1 => \^loopheight_reg_406_reg[11]_0\,
      I2 => \^q\(1),
      O => \pop__0\
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(0),
      Q => p_0_0_0480783_lcssa798_i_fu_98(0),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(1),
      Q => p_0_0_0480783_lcssa798_i_fu_98(1),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(2),
      Q => p_0_0_0480783_lcssa798_i_fu_98(2),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(3),
      Q => p_0_0_0480783_lcssa798_i_fu_98(3),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(4),
      Q => p_0_0_0480783_lcssa798_i_fu_98(4),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(5),
      Q => p_0_0_0480783_lcssa798_i_fu_98(5),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(6),
      Q => p_0_0_0480783_lcssa798_i_fu_98(6),
      R => '0'
    );
\p_0_0_0480783_lcssa798_i_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0480782_i_out_o(7),
      Q => p_0_0_0480783_lcssa798_i_fu_98(7),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(0),
      Q => p_0_0_0786_lcssa804_i_fu_102(0),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(1),
      Q => p_0_0_0786_lcssa804_i_fu_102(1),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(2),
      Q => p_0_0_0786_lcssa804_i_fu_102(2),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(3),
      Q => p_0_0_0786_lcssa804_i_fu_102(3),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(4),
      Q => p_0_0_0786_lcssa804_i_fu_102(4),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(5),
      Q => p_0_0_0786_lcssa804_i_fu_102(5),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(6),
      Q => p_0_0_0786_lcssa804_i_fu_102(6),
      R => '0'
    );
\p_0_0_0786_lcssa804_i_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0785_i_out_o(7),
      Q => p_0_0_0786_lcssa804_i_fu_102(7),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(0),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(0),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(1),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(1),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(2),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(2),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(3),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(3),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(4),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(4),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(5),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(5),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(6),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(6),
      R => '0'
    );
\p_0_0_0_0_0536736_lcssa759_i_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_0_0_0_0536737_i_out_o(7),
      Q => p_0_0_0_0_0536736_lcssa759_i_fu_74(7),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => cmp36727_i_reg_426,
      O => p_0_0_0_0_0536742_lcssa768_i_fu_860
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(0),
      Q => pixbuf_y_fu_122(0),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(1),
      Q => pixbuf_y_fu_122(1),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(2),
      Q => pixbuf_y_fu_122(2),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(3),
      Q => pixbuf_y_fu_122(3),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(4),
      Q => pixbuf_y_fu_122(4),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(5),
      Q => pixbuf_y_fu_122(5),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(6),
      Q => pixbuf_y_fu_122(6),
      R => '0'
    );
\p_0_0_0_0_0536742_lcssa768_i_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_0536742_lcssa768_i_fu_860,
      D => pixbuf_y_5_fu_122(7),
      Q => pixbuf_y_fu_122(7),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(0),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(0),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(1),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(1),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(2),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(2),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(3),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(3),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(4),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(4),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(5),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(5),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(6),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(6),
      R => '0'
    );
\p_0_1_0_0_0738_lcssa762_i_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0739_i_out_o(7),
      Q => p_0_1_0_0_0738_lcssa762_i_fu_78(7),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(0),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(0),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(1),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(1),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(2),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(2),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(3),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(3),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(4),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(4),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(5),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(5),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(6),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(6),
      R => '0'
    );
\p_0_1_0_0_0744790_lcssa816_i_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0744792_i_out_o(7),
      Q => p_0_1_0_0_0744790_lcssa816_i_fu_114(7),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(0),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(0),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(1),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(1),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(2),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(2),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(3),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(3),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(4),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(4),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(5),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(5),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(6),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(6),
      R => '0'
    );
\p_0_1_0_0_0744_lcssa771_i_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0747_i_out_o(7),
      Q => p_0_1_0_0_0744_lcssa771_i_fu_90(7),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(0),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(0),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(1),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(1),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(2),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(2),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(3),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(3),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(4),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(4),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(5),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(5),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(6),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(6),
      R => '0'
    );
\p_0_1_0_0_0748793_lcssa819_i_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0748795_i_out_o(7),
      Q => p_0_1_0_0_0748793_lcssa819_i_fu_118(7),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(0),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(0),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(1),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(1),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(2),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(2),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(3),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(3),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(4),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(4),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(5),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(5),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(6),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(6),
      R => '0'
    );
\p_0_1_0_0_0748_lcssa774_i_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_1_0_0_0751_i_out_o(7),
      Q => p_0_1_0_0_0748_lcssa774_i_fu_94(7),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(0),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(0),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(1),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(1),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(2),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(2),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(3),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(3),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(4),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(4),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(5),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(5),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(6),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(6),
      R => '0'
    );
\p_0_2_0_0_0740_lcssa765_i_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_hcresampler_core_2_u0_stream_in_vresampled_read\,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_0_2_0_0_0741_i_out_o(7),
      Q => p_0_2_0_0_0740_lcssa765_i_fu_82(7),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(0),
      Q => p_lcssa788810_i_fu_106(0),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(1),
      Q => p_lcssa788810_i_fu_106(1),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(2),
      Q => p_lcssa788810_i_fu_106(2),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(3),
      Q => p_lcssa788810_i_fu_106(3),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(4),
      Q => p_lcssa788810_i_fu_106(4),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(5),
      Q => p_lcssa788810_i_fu_106(5),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(6),
      Q => p_lcssa788810_i_fu_106(6),
      R => '0'
    );
\p_lcssa788810_i_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out1_o(7),
      Q => p_lcssa788810_i_fu_106(7),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(0),
      Q => p_lcssa789813_i_fu_110(0),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(1),
      Q => p_lcssa789813_i_fu_110(1),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(2),
      Q => p_lcssa789813_i_fu_110(2),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(3),
      Q => p_lcssa789813_i_fu_110(3),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(4),
      Q => p_lcssa789813_i_fu_110(4),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(5),
      Q => p_lcssa789813_i_fu_110(5),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(6),
      Q => p_lcssa789813_i_fu_110(6),
      R => '0'
    );
\p_lcssa789813_i_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_p_out_o(7),
      Q => p_lcssa789813_i_fu_110(7),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(0),
      Q => pixbuf_y_1_fu_126(0),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(1),
      Q => pixbuf_y_1_fu_126(1),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(2),
      Q => pixbuf_y_1_fu_126(2),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(3),
      Q => pixbuf_y_1_fu_126(3),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(4),
      Q => pixbuf_y_1_fu_126(4),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(5),
      Q => pixbuf_y_1_fu_126(5),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(6),
      Q => pixbuf_y_1_fu_126(6),
      R => '0'
    );
\pixbuf_y_1_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0786_lcssa804_i_fu_1020,
      D => grp_v_hcresampler_core_2_Pipeline_VITIS_LOOP_724_2_fu_180_pixbuf_y_6_out_o(7),
      Q => pixbuf_y_1_fu_126(7),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(0),
      Q => pixbuf_y_2_fu_130(0),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(1),
      Q => pixbuf_y_2_fu_130(1),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(2),
      Q => pixbuf_y_2_fu_130(2),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(3),
      Q => pixbuf_y_2_fu_130(3),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(4),
      Q => pixbuf_y_2_fu_130(4),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(5),
      Q => pixbuf_y_2_fu_130(5),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(6),
      Q => pixbuf_y_2_fu_130(6),
      R => '0'
    );
\pixbuf_y_2_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_7_fu_130(7),
      Q => pixbuf_y_2_fu_130(7),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(0),
      Q => pixbuf_y_2_load_reg_438(0),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(1),
      Q => pixbuf_y_2_load_reg_438(1),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(2),
      Q => pixbuf_y_2_load_reg_438(2),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(3),
      Q => pixbuf_y_2_load_reg_438(3),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(4),
      Q => pixbuf_y_2_load_reg_438(4),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(5),
      Q => pixbuf_y_2_load_reg_438(5),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(6),
      Q => pixbuf_y_2_load_reg_438(6),
      R => '0'
    );
\pixbuf_y_2_load_reg_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_2_fu_130(7),
      Q => pixbuf_y_2_load_reg_438(7),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(0),
      Q => pixbuf_y_3_fu_134(0),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(1),
      Q => pixbuf_y_3_fu_134(1),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(2),
      Q => pixbuf_y_3_fu_134(2),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(3),
      Q => pixbuf_y_3_fu_134(3),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(4),
      Q => pixbuf_y_3_fu_134(4),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(5),
      Q => pixbuf_y_3_fu_134(5),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(6),
      Q => pixbuf_y_3_fu_134(6),
      R => '0'
    );
\pixbuf_y_3_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_8_fu_134(7),
      Q => pixbuf_y_3_fu_134(7),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(0),
      Q => pixbuf_y_3_load_reg_443(0),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(1),
      Q => pixbuf_y_3_load_reg_443(1),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(2),
      Q => pixbuf_y_3_load_reg_443(2),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(3),
      Q => pixbuf_y_3_load_reg_443(3),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(4),
      Q => pixbuf_y_3_load_reg_443(4),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(5),
      Q => pixbuf_y_3_load_reg_443(5),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(6),
      Q => pixbuf_y_3_load_reg_443(6),
      R => '0'
    );
\pixbuf_y_3_load_reg_443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_3_fu_134(7),
      Q => pixbuf_y_3_load_reg_443(7),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(0),
      Q => pixbuf_y_4_fu_138(0),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(1),
      Q => pixbuf_y_4_fu_138(1),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(2),
      Q => pixbuf_y_4_fu_138(2),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(3),
      Q => pixbuf_y_4_fu_138(3),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(4),
      Q => pixbuf_y_4_fu_138(4),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(5),
      Q => pixbuf_y_4_fu_138(5),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(6),
      Q => pixbuf_y_4_fu_138(6),
      R => '0'
    );
\pixbuf_y_4_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pixbuf_y_2_fu_1300,
      D => pixbuf_y_9_fu_138(7),
      Q => pixbuf_y_4_fu_138(7),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(0),
      Q => pixbuf_y_4_load_reg_448(0),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(1),
      Q => pixbuf_y_4_load_reg_448(1),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(2),
      Q => pixbuf_y_4_load_reg_448(2),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(3),
      Q => pixbuf_y_4_load_reg_448(3),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(4),
      Q => pixbuf_y_4_load_reg_448(4),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(5),
      Q => pixbuf_y_4_load_reg_448(5),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(6),
      Q => pixbuf_y_4_load_reg_448(6),
      R => '0'
    );
\pixbuf_y_4_load_reg_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => pixbuf_y_4_fu_138(7),
      Q => pixbuf_y_4_load_reg_448(7),
      R => '0'
    );
\select_ln685_reg_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_hcresampler_core_2_U0_HwReg_height_read,
      D => \select_ln685_reg_416_reg[2]_0\,
      Q => select_ln685_reg_416(2),
      R => '0'
    );
\y_2_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(0),
      Q => y_2_fu_70(0),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(10),
      Q => y_2_fu_70(10),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(11),
      Q => y_2_fu_70(11),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(1),
      Q => y_2_fu_70(1),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(2),
      Q => y_2_fu_70(2),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(3),
      Q => y_2_fu_70(3),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(4),
      Q => y_2_fu_70(4),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(5),
      Q => y_2_fu_70(5),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(6),
      Q => y_2_fu_70(6),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(7),
      Q => y_2_fu_70(7),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(8),
      Q => y_2_fu_70(8),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_2_fu_70_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => y_3_reg_433(9),
      Q => y_2_fu_70(9),
      R => v_hcresampler_core_2_U0_HwReg_height_read
    );
\y_3_reg_433[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_2_fu_70(0),
      O => y_3_fu_258_p2(0)
    );
\y_3_reg_433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(0),
      Q => y_3_reg_433(0),
      R => '0'
    );
\y_3_reg_433_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(10),
      Q => y_3_reg_433(10),
      R => '0'
    );
\y_3_reg_433_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(11),
      Q => y_3_reg_433(11),
      R => '0'
    );
\y_3_reg_433_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_3_reg_433_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_3_reg_433_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_3_reg_433_reg[11]_i_1_n_11\,
      CO(0) => \y_3_reg_433_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_3_reg_433_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_3_fu_258_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => y_2_fu_70(11 downto 9)
    );
\y_3_reg_433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(1),
      Q => y_3_reg_433(1),
      R => '0'
    );
\y_3_reg_433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(2),
      Q => y_3_reg_433(2),
      R => '0'
    );
\y_3_reg_433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(3),
      Q => y_3_reg_433(3),
      R => '0'
    );
\y_3_reg_433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(4),
      Q => y_3_reg_433(4),
      R => '0'
    );
\y_3_reg_433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(5),
      Q => y_3_reg_433(5),
      R => '0'
    );
\y_3_reg_433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(6),
      Q => y_3_reg_433(6),
      R => '0'
    );
\y_3_reg_433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(7),
      Q => y_3_reg_433(7),
      R => '0'
    );
\y_3_reg_433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(8),
      Q => y_3_reg_433(8),
      R => '0'
    );
\y_3_reg_433_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_70(0),
      CI_TOP => '0',
      CO(7) => \y_3_reg_433_reg[8]_i_1_n_5\,
      CO(6) => \y_3_reg_433_reg[8]_i_1_n_6\,
      CO(5) => \y_3_reg_433_reg[8]_i_1_n_7\,
      CO(4) => \y_3_reg_433_reg[8]_i_1_n_8\,
      CO(3) => \y_3_reg_433_reg[8]_i_1_n_9\,
      CO(2) => \y_3_reg_433_reg[8]_i_1_n_10\,
      CO(1) => \y_3_reg_433_reg[8]_i_1_n_11\,
      CO(0) => \y_3_reg_433_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_3_fu_258_p2(8 downto 1),
      S(7 downto 0) => y_2_fu_70(8 downto 1)
    );
\y_3_reg_433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_3_fu_258_p2(9),
      Q => y_3_reg_433(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core is
  port (
    v_vcresampler_core_U0_stream_out_hresampled_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln953_fu_188_p2 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    v_vcresampler_core_U0_HwReg_width_read : in STD_LOGIC;
    yOffset_fu_160_p2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    stream_out_hresampled_empty_n : in STD_LOGIC;
    stream_out_vresampled_full_n : in STD_LOGIC;
    if_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : in STD_LOGIC;
    bPassThru_420_Out_loc_channel_full_n : in STD_LOGIC;
    ap_sync_channel_write_bPassThru_420_Out_loc_channel0 : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \zext_ln951_reg_289_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln953_reg_294_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln953_2_fu_193_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln953_reg_294 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \ap_CS_fsm[0]_i_1__2_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal cmp105_i_fu_215_p2 : STD_LOGIC;
  signal cmp105_i_reg_312 : STD_LOGIC;
  signal \cmp105_i_reg_312[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp105_i_reg_312[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp33_i_fu_209_p2 : STD_LOGIC;
  signal cmp33_i_reg_307 : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_20_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_21_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_22_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp33_i_reg_307_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal empty_reg_302 : STD_LOGIC;
  signal \empty_reg_302[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_8_n_5\ : STD_LOGIC;
  signal \empty_reg_302[0]_i_9_n_5\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_reg_302_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11 : STD_LOGIC;
  signal grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29 : STD_LOGIC;
  signal \^icmp_ln953_fu_188_p2\ : STD_LOGIC;
  signal linebuf_c_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_U_n_10 : STD_LOGIC;
  signal linebuf_c_U_n_11 : STD_LOGIC;
  signal linebuf_c_U_n_12 : STD_LOGIC;
  signal linebuf_c_U_n_21 : STD_LOGIC;
  signal linebuf_c_U_n_22 : STD_LOGIC;
  signal linebuf_c_U_n_23 : STD_LOGIC;
  signal linebuf_c_U_n_24 : STD_LOGIC;
  signal linebuf_c_U_n_25 : STD_LOGIC;
  signal linebuf_c_U_n_26 : STD_LOGIC;
  signal linebuf_c_U_n_27 : STD_LOGIC;
  signal linebuf_c_U_n_28 : STD_LOGIC;
  signal linebuf_c_U_n_29 : STD_LOGIC;
  signal linebuf_c_U_n_6 : STD_LOGIC;
  signal linebuf_c_U_n_7 : STD_LOGIC;
  signal linebuf_c_U_n_8 : STD_LOGIC;
  signal linebuf_c_U_n_9 : STD_LOGIC;
  signal linebuf_c_q1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal loopWidth_reg_279 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^moutptr0\ : STD_LOGIC;
  signal \^moutptr17_out\ : STD_LOGIC;
  signal \mOutPtr[1]_i_3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_5\ : STD_LOGIC;
  signal p_0_0_0_0_0423600_lcssa623_i_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0602_lcssa626_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_0604_lcssa629_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rev_fu_230_p2 : STD_LOGIC;
  signal rev_reg_317 : STD_LOGIC;
  signal \rev_reg_317[0]_i_3_n_5\ : STD_LOGIC;
  signal \rev_reg_317[0]_i_4_n_5\ : STD_LOGIC;
  signal \rev_reg_317[0]_i_5_n_5\ : STD_LOGIC;
  signal \rev_reg_317[0]_i_6_n_5\ : STD_LOGIC;
  signal \rev_reg_317[0]_i_7_n_5\ : STD_LOGIC;
  signal \rev_reg_317_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \rev_reg_317_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \rev_reg_317_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \rev_reg_317_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \rev_reg_317_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_stream_out_hresampled_read\ : STD_LOGIC;
  signal \y_fu_88[0]_i_1_n_5\ : STD_LOGIC;
  signal y_fu_88_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_88_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_88_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_88_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_88_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln907_reg_284_reg : STD_LOGIC;
  signal zext_ln951_reg_289 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_cmp33_i_reg_307_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmp33_i_reg_307_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_reg_302_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_rev_reg_317_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_88_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_88_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp105_i_reg_312[0]_i_2\ : label is "soft_lutpair666";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp33_i_reg_307_reg[0]_i_2\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_reg_302_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rev_reg_317_reg[0]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \y_fu_88[0]_i_1\ : label is "soft_lutpair666";
  attribute ADDER_THRESHOLD of \y_fu_88_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_88_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  icmp_ln953_fu_188_p2 <= \^icmp_ln953_fu_188_p2\;
  mOutPtr0 <= \^moutptr0\;
  mOutPtr17_out <= \^moutptr17_out\;
  v_vcresampler_core_U0_stream_out_hresampled_read <= \^v_vcresampler_core_u0_stream_out_hresampled_read\;
\add_ln953_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(0),
      Q => add_ln953_reg_294(0),
      R => '0'
    );
\add_ln953_reg_294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(10),
      Q => add_ln953_reg_294(10),
      R => '0'
    );
\add_ln953_reg_294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(11),
      Q => add_ln953_reg_294(11),
      R => '0'
    );
\add_ln953_reg_294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(12),
      Q => add_ln953_reg_294(12),
      R => '0'
    );
\add_ln953_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(1),
      Q => add_ln953_reg_294(1),
      R => '0'
    );
\add_ln953_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(2),
      Q => add_ln953_reg_294(2),
      R => '0'
    );
\add_ln953_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(3),
      Q => add_ln953_reg_294(3),
      R => '0'
    );
\add_ln953_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(4),
      Q => add_ln953_reg_294(4),
      R => '0'
    );
\add_ln953_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(5),
      Q => add_ln953_reg_294(5),
      R => '0'
    );
\add_ln953_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(6),
      Q => add_ln953_reg_294(6),
      R => '0'
    );
\add_ln953_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(7),
      Q => add_ln953_reg_294(7),
      R => '0'
    );
\add_ln953_reg_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(8),
      Q => add_ln953_reg_294(8),
      R => '0'
    );
\add_ln953_reg_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \add_ln953_reg_294_reg[12]_0\(9),
      Q => add_ln953_reg_294(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2A2"
    )
        port map (
      I0 => \^q\(0),
      I1 => v_vcresampler_core_U0_HwReg_width_read,
      I2 => \^q\(1),
      I3 => \^icmp_ln953_fu_188_p2\,
      O => \ap_CS_fsm[0]_i_1__2_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__2_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\cmp105_i_reg_312[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp105_i_reg_312[0]_i_2_n_5\,
      I1 => y_fu_88_reg(10),
      I2 => y_fu_88_reg(11),
      I3 => y_fu_88_reg(2),
      I4 => y_fu_88_reg(12),
      I5 => \cmp105_i_reg_312[0]_i_3_n_5\,
      O => cmp105_i_fu_215_p2
    );
\cmp105_i_reg_312[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_88_reg(0),
      I1 => y_fu_88_reg(3),
      I2 => y_fu_88_reg(6),
      I3 => y_fu_88_reg(1),
      O => \cmp105_i_reg_312[0]_i_2_n_5\
    );
\cmp105_i_reg_312[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => y_fu_88_reg(9),
      I1 => y_fu_88_reg(4),
      I2 => y_fu_88_reg(5),
      I3 => y_fu_88_reg(8),
      I4 => y_fu_88_reg(7),
      O => \cmp105_i_reg_312[0]_i_3_n_5\
    );
\cmp105_i_reg_312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => cmp105_i_fu_215_p2,
      Q => cmp105_i_reg_312,
      R => '0'
    );
\cmp33_i_reg_307[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^icmp_ln953_fu_188_p2\,
      O => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0
    );
\cmp33_i_reg_307[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(12),
      O => \cmp33_i_reg_307[0]_i_10_n_5\
    );
\cmp33_i_reg_307[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(11),
      I1 => zext_ln951_reg_289(11),
      I2 => y_fu_88_reg(10),
      I3 => zext_ln951_reg_289(10),
      O => \cmp33_i_reg_307[0]_i_11_n_5\
    );
\cmp33_i_reg_307[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(9),
      I1 => zext_ln951_reg_289(9),
      I2 => y_fu_88_reg(8),
      I3 => zext_ln951_reg_289(8),
      O => \cmp33_i_reg_307[0]_i_12_n_5\
    );
\cmp33_i_reg_307[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(7),
      I1 => zext_ln951_reg_289(7),
      I2 => y_fu_88_reg(6),
      I3 => zext_ln951_reg_289(6),
      O => \cmp33_i_reg_307[0]_i_13_n_5\
    );
\cmp33_i_reg_307[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(5),
      I1 => zext_ln951_reg_289(5),
      I2 => y_fu_88_reg(4),
      I3 => zext_ln951_reg_289(4),
      O => \cmp33_i_reg_307[0]_i_14_n_5\
    );
\cmp33_i_reg_307[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(3),
      I1 => zext_ln951_reg_289(3),
      I2 => y_fu_88_reg(2),
      I3 => zext_ln951_reg_289(2),
      O => \cmp33_i_reg_307[0]_i_15_n_5\
    );
\cmp33_i_reg_307[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_88_reg(1),
      I1 => zext_ln951_reg_289(1),
      I2 => y_fu_88_reg(0),
      I3 => zext_ln951_reg_289(0),
      O => \cmp33_i_reg_307[0]_i_16_n_5\
    );
\cmp33_i_reg_307[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \cmp33_i_reg_307[0]_i_19_n_5\,
      I1 => y_fu_88_reg(7),
      I2 => add_ln953_reg_294(7),
      I3 => y_fu_88_reg(6),
      I4 => add_ln953_reg_294(6),
      I5 => \cmp33_i_reg_307[0]_i_20_n_5\,
      O => \cmp33_i_reg_307[0]_i_17_n_5\
    );
\cmp33_i_reg_307[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \cmp33_i_reg_307[0]_i_21_n_5\,
      I1 => y_fu_88_reg(1),
      I2 => add_ln953_reg_294(1),
      I3 => y_fu_88_reg(0),
      I4 => add_ln953_reg_294(0),
      I5 => \cmp33_i_reg_307[0]_i_22_n_5\,
      O => \cmp33_i_reg_307[0]_i_18_n_5\
    );
\cmp33_i_reg_307[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_88_reg(10),
      I1 => add_ln953_reg_294(10),
      I2 => y_fu_88_reg(9),
      I3 => add_ln953_reg_294(9),
      O => \cmp33_i_reg_307[0]_i_19_n_5\
    );
\cmp33_i_reg_307[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_88_reg(11),
      I1 => add_ln953_reg_294(11),
      I2 => y_fu_88_reg(8),
      I3 => add_ln953_reg_294(8),
      O => \cmp33_i_reg_307[0]_i_20_n_5\
    );
\cmp33_i_reg_307[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_88_reg(4),
      I1 => add_ln953_reg_294(4),
      I2 => y_fu_88_reg(3),
      I3 => add_ln953_reg_294(3),
      O => \cmp33_i_reg_307[0]_i_21_n_5\
    );
\cmp33_i_reg_307[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_88_reg(5),
      I1 => add_ln953_reg_294(5),
      I2 => y_fu_88_reg(2),
      I3 => add_ln953_reg_294(2),
      O => \cmp33_i_reg_307[0]_i_22_n_5\
    );
\cmp33_i_reg_307[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \cmp33_i_reg_307[0]_i_17_n_5\,
      I1 => add_ln953_reg_294(12),
      I2 => y_fu_88_reg(12),
      I3 => \cmp33_i_reg_307[0]_i_18_n_5\,
      O => \^icmp_ln953_fu_188_p2\
    );
\cmp33_i_reg_307[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(10),
      I1 => y_fu_88_reg(10),
      I2 => y_fu_88_reg(11),
      I3 => zext_ln951_reg_289(11),
      O => \cmp33_i_reg_307[0]_i_4_n_5\
    );
\cmp33_i_reg_307[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(8),
      I1 => y_fu_88_reg(8),
      I2 => y_fu_88_reg(9),
      I3 => zext_ln951_reg_289(9),
      O => \cmp33_i_reg_307[0]_i_5_n_5\
    );
\cmp33_i_reg_307[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(6),
      I1 => y_fu_88_reg(6),
      I2 => y_fu_88_reg(7),
      I3 => zext_ln951_reg_289(7),
      O => \cmp33_i_reg_307[0]_i_6_n_5\
    );
\cmp33_i_reg_307[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(4),
      I1 => y_fu_88_reg(4),
      I2 => y_fu_88_reg(5),
      I3 => zext_ln951_reg_289(5),
      O => \cmp33_i_reg_307[0]_i_7_n_5\
    );
\cmp33_i_reg_307[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(2),
      I1 => y_fu_88_reg(2),
      I2 => y_fu_88_reg(3),
      I3 => zext_ln951_reg_289(3),
      O => \cmp33_i_reg_307[0]_i_8_n_5\
    );
\cmp33_i_reg_307[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln951_reg_289(0),
      I1 => y_fu_88_reg(0),
      I2 => y_fu_88_reg(1),
      I3 => zext_ln951_reg_289(1),
      O => \cmp33_i_reg_307[0]_i_9_n_5\
    );
\cmp33_i_reg_307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => cmp33_i_fu_209_p2,
      Q => cmp33_i_reg_307,
      R => '0'
    );
\cmp33_i_reg_307_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cmp33_i_reg_307_reg[0]_i_2_CO_UNCONNECTED\(7),
      CO(6) => cmp33_i_fu_209_p2,
      CO(5) => \cmp33_i_reg_307_reg[0]_i_2_n_7\,
      CO(4) => \cmp33_i_reg_307_reg[0]_i_2_n_8\,
      CO(3) => \cmp33_i_reg_307_reg[0]_i_2_n_9\,
      CO(2) => \cmp33_i_reg_307_reg[0]_i_2_n_10\,
      CO(1) => \cmp33_i_reg_307_reg[0]_i_2_n_11\,
      CO(0) => \cmp33_i_reg_307_reg[0]_i_2_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp33_i_reg_307[0]_i_4_n_5\,
      DI(4) => \cmp33_i_reg_307[0]_i_5_n_5\,
      DI(3) => \cmp33_i_reg_307[0]_i_6_n_5\,
      DI(2) => \cmp33_i_reg_307[0]_i_7_n_5\,
      DI(1) => \cmp33_i_reg_307[0]_i_8_n_5\,
      DI(0) => \cmp33_i_reg_307[0]_i_9_n_5\,
      O(7 downto 0) => \NLW_cmp33_i_reg_307_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \cmp33_i_reg_307[0]_i_10_n_5\,
      S(5) => \cmp33_i_reg_307[0]_i_11_n_5\,
      S(4) => \cmp33_i_reg_307[0]_i_12_n_5\,
      S(3) => \cmp33_i_reg_307[0]_i_13_n_5\,
      S(2) => \cmp33_i_reg_307[0]_i_14_n_5\,
      S(1) => \cmp33_i_reg_307[0]_i_15_n_5\,
      S(0) => \cmp33_i_reg_307[0]_i_16_n_5\
    );
\empty_n_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^moutptr0\,
      I1 => empty_n_reg_0,
      I2 => \^moutptr17_out\,
      I3 => v_vcresampler_core_U0_ap_start,
      O => empty_n_reg
    );
\empty_n_i_2__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^icmp_ln953_fu_188_p2\,
      I1 => \^q\(1),
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      I5 => bPassThru_420_Out_loc_channel_full_n,
      O => \^moutptr0\
    );
\empty_reg_302[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(7),
      O => \empty_reg_302[0]_i_2_n_5\
    );
\empty_reg_302[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(6),
      O => \empty_reg_302[0]_i_3_n_5\
    );
\empty_reg_302[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(5),
      O => \empty_reg_302[0]_i_4_n_5\
    );
\empty_reg_302[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(4),
      O => \empty_reg_302[0]_i_5_n_5\
    );
\empty_reg_302[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(3),
      O => \empty_reg_302[0]_i_6_n_5\
    );
\empty_reg_302[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(2),
      O => \empty_reg_302[0]_i_7_n_5\
    );
\empty_reg_302[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(1),
      O => \empty_reg_302[0]_i_8_n_5\
    );
\empty_reg_302[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => y_fu_88_reg(0),
      I1 => zext_ln907_reg_284_reg,
      O => \empty_reg_302[0]_i_9_n_5\
    );
\empty_reg_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => \empty_reg_302_reg[0]_i_1_n_20\,
      Q => empty_reg_302,
      R => '0'
    );
\empty_reg_302_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_reg_302_reg[0]_i_1_n_5\,
      CO(6) => \empty_reg_302_reg[0]_i_1_n_6\,
      CO(5) => \empty_reg_302_reg[0]_i_1_n_7\,
      CO(4) => \empty_reg_302_reg[0]_i_1_n_8\,
      CO(3) => \empty_reg_302_reg[0]_i_1_n_9\,
      CO(2) => \empty_reg_302_reg[0]_i_1_n_10\,
      CO(1) => \empty_reg_302_reg[0]_i_1_n_11\,
      CO(0) => \empty_reg_302_reg[0]_i_1_n_12\,
      DI(7 downto 0) => y_fu_88_reg(7 downto 0),
      O(7 downto 1) => \NLW_empty_reg_302_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \empty_reg_302_reg[0]_i_1_n_20\,
      S(7) => \empty_reg_302[0]_i_2_n_5\,
      S(6) => \empty_reg_302[0]_i_3_n_5\,
      S(5) => \empty_reg_302[0]_i_4_n_5\,
      S(4) => \empty_reg_302[0]_i_5_n_5\,
      S(3) => \empty_reg_302[0]_i_6_n_5\,
      S(2) => \empty_reg_302[0]_i_7_n_5\,
      S(1) => \empty_reg_302[0]_i_8_n_5\,
      S(0) => \empty_reg_302[0]_i_9_n_5\
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138: entity work.bd_85a6_csc_0_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2
     port map (
      D(1) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_10,
      D(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_11,
      DI(7) => linebuf_c_U_n_6,
      DI(6) => linebuf_c_U_n_7,
      DI(5) => linebuf_c_U_n_8,
      DI(4) => linebuf_c_U_n_9,
      DI(3) => linebuf_c_U_n_10,
      DI(2) => linebuf_c_U_n_11,
      DI(1) => linebuf_c_U_n_12,
      DI(0) => linebuf_c_2_q1(0),
      DINADIN(7 downto 0) => p_0_1_0_0_0602_lcssa626_i_fu_72(7 downto 0),
      DOUTBDOUT(0) => linebuf_c_q1(7),
      E(0) => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      S(7) => linebuf_c_U_n_21,
      S(6) => linebuf_c_U_n_22,
      S(5) => linebuf_c_U_n_23,
      S(4) => linebuf_c_U_n_24,
      S(3) => linebuf_c_U_n_25,
      S(2) => linebuf_c_U_n_26,
      S(1) => linebuf_c_U_n_27,
      S(0) => linebuf_c_U_n_28,
      \SRL_SIG_reg[15][23]_srl16\(7 downto 0) => p_0_2_0_0_0604_lcssa629_i_fu_76(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0,
      \ap_CS_fsm_reg[1]\ => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29,
      \ap_CS_fsm_reg[2]\ => \^icmp_ln953_fu_188_p2\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp33_i_reg_307 => cmp33_i_reg_307,
      empty_reg_302 => empty_reg_302,
      \empty_reg_455_reg[7]_0\(0) => linebuf_c_U_n_29,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0,
      if_dout(0) => if_dout(0),
      \in\(15 downto 0) => \in\(23 downto 8),
      \linebuf_c_2_addr_reg_449_reg[11]_0\(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0(11 downto 0),
      \out_x_reg_429_reg[11]_0\(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1(11 downto 0),
      push => push,
      rev_reg_317 => rev_reg_317,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      \x_fu_96[11]_i_3\(11 downto 0) => loopWidth_reg_279(11 downto 0)
    );
grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_n_29,
      Q => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg,
      R => ap_rst_n_inv
    );
linebuf_c_2_U: entity work.bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W
     port map (
      DINADIN(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0(7 downto 0),
      DOUTBDOUT(7 downto 0) => linebuf_c_2_q1(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0,
      ap_clk => ap_clk,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
      ram_reg_bram_0_0(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0(11 downto 0),
      ram_reg_bram_0_1(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1(11 downto 0)
    );
linebuf_c_U: entity work.bd_85a6_csc_0_v_vcresampler_core_linebuf_c_RAM_AUTO_1R1W_47
     port map (
      DI(6) => linebuf_c_U_n_6,
      DI(5) => linebuf_c_U_n_7,
      DI(4) => linebuf_c_U_n_8,
      DI(3) => linebuf_c_U_n_9,
      DI(2) => linebuf_c_U_n_10,
      DI(1) => linebuf_c_U_n_11,
      DI(0) => linebuf_c_U_n_12,
      DINADIN(7 downto 0) => p_0_1_0_0_0602_lcssa626_i_fu_72(7 downto 0),
      DOUTBDOUT(0) => linebuf_c_q1(7),
      S(7) => linebuf_c_U_n_21,
      S(6) => linebuf_c_U_n_22,
      S(5) => linebuf_c_U_n_23,
      S(4) => linebuf_c_U_n_24,
      S(3) => linebuf_c_U_n_25,
      S(2) => linebuf_c_U_n_26,
      S(1) => linebuf_c_U_n_27,
      S(0) => linebuf_c_U_n_28,
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0,
      ap_clk => ap_clk,
      cmp105_i_reg_312 => cmp105_i_reg_312,
      \cmp105_i_reg_312_reg[0]\(7 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_d0(7 downto 0),
      cmp33_i_reg_307 => cmp33_i_reg_307,
      \empty_reg_455_reg[5]\(7 downto 0) => linebuf_c_2_q1(7 downto 0),
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_ce1,
      grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0 => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_we0,
      ram_reg_bram_0_0(0) => linebuf_c_U_n_29,
      ram_reg_bram_0_1(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0(11 downto 0),
      ram_reg_bram_0_2(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address1(11 downto 0)
    );
linebuf_y_U: entity work.bd_85a6_csc_0_v_vcresampler_core_linebuf_y_RAM_AUTO_1R1W
     port map (
      DINADIN(7 downto 0) => p_0_0_0_0_0423600_lcssa623_i_fu_68(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_we0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      if_dout(0) => if_dout(0),
      \in\(7 downto 0) => \in\(7 downto 0),
      ram_reg_bram_0_0(11 downto 0) => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_linebuf_c_2_address0(11 downto 0),
      rev_reg_317 => rev_reg_317
    );
\loopWidth_reg_279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(0),
      Q => loopWidth_reg_279(0),
      R => '0'
    );
\loopWidth_reg_279_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(10),
      Q => loopWidth_reg_279(10),
      R => '0'
    );
\loopWidth_reg_279_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(11),
      Q => loopWidth_reg_279(11),
      R => '0'
    );
\loopWidth_reg_279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(1),
      Q => loopWidth_reg_279(1),
      R => '0'
    );
\loopWidth_reg_279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(2),
      Q => loopWidth_reg_279(2),
      R => '0'
    );
\loopWidth_reg_279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(3),
      Q => loopWidth_reg_279(3),
      R => '0'
    );
\loopWidth_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(4),
      Q => loopWidth_reg_279(4),
      R => '0'
    );
\loopWidth_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(5),
      Q => loopWidth_reg_279(5),
      R => '0'
    );
\loopWidth_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(6),
      Q => loopWidth_reg_279(6),
      R => '0'
    );
\loopWidth_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(7),
      Q => loopWidth_reg_279(7),
      R => '0'
    );
\loopWidth_reg_279_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(8),
      Q => loopWidth_reg_279(8),
      R => '0'
    );
\loopWidth_reg_279_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => D(9),
      Q => loopWidth_reg_279(9),
      R => '0'
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      I1 => \cmp33_i_reg_307[0]_i_18_n_5\,
      I2 => \mOutPtr[1]_i_3_n_5\,
      I3 => \^q\(1),
      I4 => v_vcresampler_core_U0_ap_start,
      O => \^moutptr17_out\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000009"
    )
        port map (
      I0 => y_fu_88_reg(12),
      I1 => add_ln953_reg_294(12),
      I2 => \cmp33_i_reg_307[0]_i_20_n_5\,
      I3 => \mOutPtr[1]_i_4_n_5\,
      I4 => \cmp33_i_reg_307[0]_i_19_n_5\,
      O => \mOutPtr[1]_i_3_n_5\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_88_reg(7),
      I1 => add_ln953_reg_294(7),
      I2 => y_fu_88_reg(6),
      I3 => add_ln953_reg_294(6),
      O => \mOutPtr[1]_i_4_n_5\
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(0),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(0),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(1),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(1),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(2),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(2),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(3),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(3),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(4),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(4),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(5),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(5),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(6),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(6),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(7),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_68(7),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(8),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(0),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(9),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(1),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(10),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(2),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(11),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(3),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(12),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(4),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(13),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(5),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(14),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(6),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(15),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_72(7),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(16),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(0),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(17),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(1),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(18),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(2),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(19),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(3),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(20),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(4),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(21),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(5),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(22),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(6),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_u0_stream_out_hresampled_read\,
      D => \out\(23),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_76(7),
      R => '0'
    );
\rev_reg_317[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rev_reg_317_reg[0]_i_2_n_16\,
      O => rev_fu_230_p2
    );
\rev_reg_317[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(12),
      O => \rev_reg_317[0]_i_3_n_5\
    );
\rev_reg_317[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(11),
      O => \rev_reg_317[0]_i_4_n_5\
    );
\rev_reg_317[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(10),
      O => \rev_reg_317[0]_i_5_n_5\
    );
\rev_reg_317[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(9),
      O => \rev_reg_317[0]_i_6_n_5\
    );
\rev_reg_317[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(8),
      O => \rev_reg_317[0]_i_7_n_5\
    );
\rev_reg_317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => rev_fu_230_p2,
      Q => rev_reg_317,
      R => '0'
    );
\rev_reg_317_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_reg_302_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_rev_reg_317_reg[0]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \rev_reg_317_reg[0]_i_2_n_9\,
      CO(2) => \rev_reg_317_reg[0]_i_2_n_10\,
      CO(1) => \rev_reg_317_reg[0]_i_2_n_11\,
      CO(0) => \rev_reg_317_reg[0]_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => y_fu_88_reg(11 downto 8),
      O(7 downto 5) => \NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4) => \rev_reg_317_reg[0]_i_2_n_16\,
      O(3 downto 0) => \NLW_rev_reg_317_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \rev_reg_317[0]_i_3_n_5\,
      S(3) => \rev_reg_317[0]_i_4_n_5\,
      S(2) => \rev_reg_317[0]_i_5_n_5\,
      S(1) => \rev_reg_317[0]_i_6_n_5\,
      S(0) => \rev_reg_317[0]_i_7_n_5\
    );
\y_fu_88[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_88_reg(0),
      O => \y_fu_88[0]_i_1_n_5\
    );
\y_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => \y_fu_88[0]_i_1_n_5\,
      Q => y_fu_88_reg(0),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(10),
      Q => y_fu_88_reg(10),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(11),
      Q => y_fu_88_reg(11),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(12),
      Q => y_fu_88_reg(12),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_88_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_88_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_88_reg[12]_i_1_n_10\,
      CO(1) => \y_fu_88_reg[12]_i_1_n_11\,
      CO(0) => \y_fu_88_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_88_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln953_2_fu_193_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => y_fu_88_reg(12 downto 9)
    );
\y_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(1),
      Q => y_fu_88_reg(1),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(2),
      Q => y_fu_88_reg(2),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(3),
      Q => y_fu_88_reg(3),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(4),
      Q => y_fu_88_reg(4),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(5),
      Q => y_fu_88_reg(5),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(6),
      Q => y_fu_88_reg(6),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(7),
      Q => y_fu_88_reg(7),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(8),
      Q => y_fu_88_reg(8),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\y_fu_88_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_88_reg(0),
      CI_TOP => '0',
      CO(7) => \y_fu_88_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_88_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_88_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_88_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_88_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_88_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_88_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_88_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln953_2_fu_193_p2(8 downto 1),
      S(7 downto 0) => y_fu_88_reg(8 downto 1)
    );
\y_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_Pipeline_VITIS_LOOP_955_2_fu_138_ap_start_reg0,
      D => add_ln953_2_fu_193_p2(9),
      Q => y_fu_88_reg(9),
      R => v_vcresampler_core_U0_HwReg_width_read
    );
\zext_ln907_reg_284_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => yOffset_fu_160_p2,
      Q => zext_ln907_reg_284_reg,
      R => '0'
    );
\zext_ln951_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(0),
      Q => zext_ln951_reg_289(0),
      R => '0'
    );
\zext_ln951_reg_289_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(10),
      Q => zext_ln951_reg_289(10),
      R => '0'
    );
\zext_ln951_reg_289_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(11),
      Q => zext_ln951_reg_289(11),
      R => '0'
    );
\zext_ln951_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(1),
      Q => zext_ln951_reg_289(1),
      R => '0'
    );
\zext_ln951_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(2),
      Q => zext_ln951_reg_289(2),
      R => '0'
    );
\zext_ln951_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(3),
      Q => zext_ln951_reg_289(3),
      R => '0'
    );
\zext_ln951_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(4),
      Q => zext_ln951_reg_289(4),
      R => '0'
    );
\zext_ln951_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(5),
      Q => zext_ln951_reg_289(5),
      R => '0'
    );
\zext_ln951_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(6),
      Q => zext_ln951_reg_289(6),
      R => '0'
    );
\zext_ln951_reg_289_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(7),
      Q => zext_ln951_reg_289(7),
      R => '0'
    );
\zext_ln951_reg_289_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(8),
      Q => zext_ln951_reg_289(8),
      R => '0'
    );
\zext_ln951_reg_289_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => v_vcresampler_core_U0_HwReg_width_read,
      D => \zext_ln951_reg_289_reg[11]_0\(9),
      Q => zext_ln951_reg_289(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_vcresampler_core_1 is
  port (
    v_vcresampler_core_1_U0_HwReg_height_c28_write : out STD_LOGIC;
    v_vcresampler_core_1_U0_stream_in_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln953_fu_206_p2 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \mOutPtr0__0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    stream_in_empty_n : in STD_LOGIC;
    stream_in_vresampled_full_n : in STD_LOGIC;
    bPassThru_420_In_loc_channel_dout : in STD_LOGIC;
    HwReg_width_c22_full_n : in STD_LOGIC;
    HwReg_width_c23_empty_n : in STD_LOGIC;
    v_vcresampler_core_1_U0_ap_start : in STD_LOGIC;
    HwReg_height_c29_empty_n : in STD_LOGIC;
    HwReg_height_c28_full_n : in STD_LOGIC;
    stream_in_vresampled_empty_n : in STD_LOGIC;
    v_hcresampler_core_2_U0_stream_in_vresampled_read : in STD_LOGIC;
    Block_entry3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : in STD_LOGIC;
    bPassThru_420_In_loc_channel_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \zext_ln951_reg_316_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln953_reg_321_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end bd_85a6_csc_0_v_vcresampler_core_1;

architecture STRUCTURE of bd_85a6_csc_0_v_vcresampler_core_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln953_1_fu_211_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln953_reg_321 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal cmp105_i_fu_242_p2 : STD_LOGIC;
  signal cmp105_i_reg_344 : STD_LOGIC;
  signal \cmp105_i_reg_344[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp105_i_reg_344[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp33_i_fu_236_p2 : STD_LOGIC;
  signal cmp33_i_reg_339 : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp33_i_reg_339_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal empty_76_reg_334 : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_2_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_6_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_7_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_8_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334[0]_i_9_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_76_reg_334_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal empty_reg_329 : STD_LOGIC;
  signal \empty_reg_329[0]_i_3_n_5\ : STD_LOGIC;
  signal \empty_reg_329[0]_i_4_n_5\ : STD_LOGIC;
  signal \empty_reg_329[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_reg_329[0]_i_6_n_5\ : STD_LOGIC;
  signal \empty_reg_329[0]_i_7_n_5\ : STD_LOGIC;
  signal \empty_reg_329[0]_i_8_n_5\ : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34 : STD_LOGIC;
  signal grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6 : STD_LOGIC;
  signal \^icmp_ln953_fu_206_p2\ : STD_LOGIC;
  signal linebuf_c_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_c_U_n_21 : STD_LOGIC;
  signal linebuf_c_U_n_22 : STD_LOGIC;
  signal linebuf_c_U_n_23 : STD_LOGIC;
  signal linebuf_c_U_n_24 : STD_LOGIC;
  signal linebuf_c_U_n_25 : STD_LOGIC;
  signal linebuf_c_U_n_26 : STD_LOGIC;
  signal linebuf_c_U_n_27 : STD_LOGIC;
  signal linebuf_c_U_n_28 : STD_LOGIC;
  signal linebuf_c_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopWidth_reg_306 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_0_0_0423600_lcssa623_i_fu_74 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_0602_lcssa626_i_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_0604_lcssa629_i_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rev_fu_257_p2 : STD_LOGIC;
  signal rev_reg_349 : STD_LOGIC;
  signal \rev_reg_349[0]_i_2_n_5\ : STD_LOGIC;
  signal \rev_reg_349[0]_i_3_n_5\ : STD_LOGIC;
  signal \rev_reg_349[0]_i_4_n_5\ : STD_LOGIC;
  signal \rev_reg_349[0]_i_5_n_5\ : STD_LOGIC;
  signal \rev_reg_349[0]_i_6_n_5\ : STD_LOGIC;
  signal \rev_reg_349_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \rev_reg_349_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \rev_reg_349_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \rev_reg_349_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal select_ln1024_fu_320_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln951_reg_311_reg_n_5_[1]\ : STD_LOGIC;
  signal \^v_vcresampler_core_1_u0_hwreg_height_c28_write\ : STD_LOGIC;
  signal \^v_vcresampler_core_1_u0_stream_in_read\ : STD_LOGIC;
  signal \y_fu_94[0]_i_1_n_5\ : STD_LOGIC;
  signal y_fu_94_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_fu_94_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_94_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_94_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_94_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_94_reg__0\ : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal zext_ln951_reg_316 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_cmp33_i_reg_339_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmp33_i_reg_339_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_76_reg_334_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_rev_reg_349_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_rev_reg_349_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_94_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_94_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp105_i_reg_344[0]_i_2\ : label is "soft_lutpair643";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp33_i_reg_339_reg[0]_i_1\ : label is 14;
  attribute SOFT_HLUTNM of \y_fu_94[0]_i_1\ : label is "soft_lutpair643";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_94_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_94_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  icmp_ln953_fu_206_p2 <= \^icmp_ln953_fu_206_p2\;
  v_vcresampler_core_1_U0_HwReg_height_c28_write <= \^v_vcresampler_core_1_u0_hwreg_height_c28_write\;
  v_vcresampler_core_1_U0_stream_in_read <= \^v_vcresampler_core_1_u0_stream_in_read\;
\add_ln953_reg_321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(0),
      Q => add_ln953_reg_321(0),
      R => '0'
    );
\add_ln953_reg_321_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(10),
      Q => add_ln953_reg_321(10),
      R => '0'
    );
\add_ln953_reg_321_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(11),
      Q => add_ln953_reg_321(11),
      R => '0'
    );
\add_ln953_reg_321_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(12),
      Q => add_ln953_reg_321(12),
      R => '0'
    );
\add_ln953_reg_321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(1),
      Q => add_ln953_reg_321(1),
      R => '0'
    );
\add_ln953_reg_321_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(2),
      Q => add_ln953_reg_321(2),
      R => '0'
    );
\add_ln953_reg_321_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(3),
      Q => add_ln953_reg_321(3),
      R => '0'
    );
\add_ln953_reg_321_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(4),
      Q => add_ln953_reg_321(4),
      R => '0'
    );
\add_ln953_reg_321_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(5),
      Q => add_ln953_reg_321(5),
      R => '0'
    );
\add_ln953_reg_321_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(6),
      Q => add_ln953_reg_321(6),
      R => '0'
    );
\add_ln953_reg_321_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(7),
      Q => add_ln953_reg_321(7),
      R => '0'
    );
\add_ln953_reg_321_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(8),
      Q => add_ln953_reg_321(8),
      R => '0'
    );
\add_ln953_reg_321_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \add_ln953_reg_321_reg[12]_0\(9),
      Q => add_ln953_reg_321(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^icmp_ln953_fu_206_p2\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\cmp105_i_reg_344[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp105_i_reg_344[0]_i_2_n_5\,
      I1 => \y_fu_94_reg__0\(10),
      I2 => \y_fu_94_reg__0\(11),
      I3 => \y_fu_94_reg__0\(2),
      I4 => \y_fu_94_reg__0\(12),
      I5 => \cmp105_i_reg_344[0]_i_3_n_5\,
      O => cmp105_i_fu_242_p2
    );
\cmp105_i_reg_344[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => y_fu_94_reg(0),
      I1 => \y_fu_94_reg__0\(3),
      I2 => \y_fu_94_reg__0\(6),
      I3 => \y_fu_94_reg__0\(1),
      O => \cmp105_i_reg_344[0]_i_2_n_5\
    );
\cmp105_i_reg_344[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \y_fu_94_reg__0\(9),
      I1 => \y_fu_94_reg__0\(4),
      I2 => \y_fu_94_reg__0\(5),
      I3 => \y_fu_94_reg__0\(8),
      I4 => \y_fu_94_reg__0\(7),
      O => \cmp105_i_reg_344[0]_i_3_n_5\
    );
\cmp105_i_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => cmp105_i_fu_242_p2,
      Q => cmp105_i_reg_344,
      R => '0'
    );
\cmp33_i_reg_339[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(9),
      I1 => \y_fu_94_reg__0\(9),
      I2 => \y_fu_94_reg__0\(8),
      I3 => zext_ln951_reg_316(8),
      O => \cmp33_i_reg_339[0]_i_10_n_5\
    );
\cmp33_i_reg_339[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(6),
      I1 => \y_fu_94_reg__0\(6),
      I2 => \y_fu_94_reg__0\(7),
      I3 => zext_ln951_reg_316(7),
      O => \cmp33_i_reg_339[0]_i_11_n_5\
    );
\cmp33_i_reg_339[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(4),
      I1 => \y_fu_94_reg__0\(4),
      I2 => \y_fu_94_reg__0\(5),
      I3 => zext_ln951_reg_316(5),
      O => \cmp33_i_reg_339[0]_i_12_n_5\
    );
\cmp33_i_reg_339[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(3),
      I1 => \y_fu_94_reg__0\(3),
      I2 => \y_fu_94_reg__0\(2),
      I3 => zext_ln951_reg_316(2),
      O => \cmp33_i_reg_339[0]_i_13_n_5\
    );
\cmp33_i_reg_339[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(0),
      I1 => y_fu_94_reg(0),
      I2 => \y_fu_94_reg__0\(1),
      I3 => zext_ln951_reg_316(1),
      O => \cmp33_i_reg_339[0]_i_14_n_5\
    );
\cmp33_i_reg_339[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(11),
      I1 => \y_fu_94_reg__0\(11),
      I2 => zext_ln951_reg_316(10),
      I3 => \y_fu_94_reg__0\(10),
      O => \cmp33_i_reg_339[0]_i_2_n_5\
    );
\cmp33_i_reg_339[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(9),
      I1 => \y_fu_94_reg__0\(9),
      I2 => zext_ln951_reg_316(8),
      I3 => \y_fu_94_reg__0\(8),
      O => \cmp33_i_reg_339[0]_i_3_n_5\
    );
\cmp33_i_reg_339[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(7),
      I1 => \y_fu_94_reg__0\(7),
      I2 => zext_ln951_reg_316(6),
      I3 => \y_fu_94_reg__0\(6),
      O => \cmp33_i_reg_339[0]_i_4_n_5\
    );
\cmp33_i_reg_339[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(5),
      I1 => \y_fu_94_reg__0\(5),
      I2 => zext_ln951_reg_316(4),
      I3 => \y_fu_94_reg__0\(4),
      O => \cmp33_i_reg_339[0]_i_5_n_5\
    );
\cmp33_i_reg_339[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(3),
      I1 => \y_fu_94_reg__0\(3),
      I2 => zext_ln951_reg_316(2),
      I3 => \y_fu_94_reg__0\(2),
      O => \cmp33_i_reg_339[0]_i_6_n_5\
    );
\cmp33_i_reg_339[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln951_reg_316(1),
      I1 => \y_fu_94_reg__0\(1),
      I2 => zext_ln951_reg_316(0),
      I3 => y_fu_94_reg(0),
      O => \cmp33_i_reg_339[0]_i_7_n_5\
    );
\cmp33_i_reg_339[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(12),
      O => \cmp33_i_reg_339[0]_i_8_n_5\
    );
\cmp33_i_reg_339[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln951_reg_316(10),
      I1 => \y_fu_94_reg__0\(10),
      I2 => \y_fu_94_reg__0\(11),
      I3 => zext_ln951_reg_316(11),
      O => \cmp33_i_reg_339[0]_i_9_n_5\
    );
\cmp33_i_reg_339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => cmp33_i_fu_236_p2,
      Q => cmp33_i_reg_339,
      R => '0'
    );
\cmp33_i_reg_339_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cmp33_i_reg_339_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => cmp33_i_fu_236_p2,
      CO(5) => \cmp33_i_reg_339_reg[0]_i_1_n_7\,
      CO(4) => \cmp33_i_reg_339_reg[0]_i_1_n_8\,
      CO(3) => \cmp33_i_reg_339_reg[0]_i_1_n_9\,
      CO(2) => \cmp33_i_reg_339_reg[0]_i_1_n_10\,
      CO(1) => \cmp33_i_reg_339_reg[0]_i_1_n_11\,
      CO(0) => \cmp33_i_reg_339_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp33_i_reg_339[0]_i_2_n_5\,
      DI(4) => \cmp33_i_reg_339[0]_i_3_n_5\,
      DI(3) => \cmp33_i_reg_339[0]_i_4_n_5\,
      DI(2) => \cmp33_i_reg_339[0]_i_5_n_5\,
      DI(1) => \cmp33_i_reg_339[0]_i_6_n_5\,
      DI(0) => \cmp33_i_reg_339[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp33_i_reg_339_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \cmp33_i_reg_339[0]_i_8_n_5\,
      S(5) => \cmp33_i_reg_339[0]_i_9_n_5\,
      S(4) => \cmp33_i_reg_339[0]_i_10_n_5\,
      S(3) => \cmp33_i_reg_339[0]_i_11_n_5\,
      S(2) => \cmp33_i_reg_339[0]_i_12_n_5\,
      S(1) => \cmp33_i_reg_339[0]_i_13_n_5\,
      S(0) => \cmp33_i_reg_339[0]_i_14_n_5\
    );
\empty_76_reg_334[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(7),
      O => \empty_76_reg_334[0]_i_2_n_5\
    );
\empty_76_reg_334[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(6),
      O => \empty_76_reg_334[0]_i_3_n_5\
    );
\empty_76_reg_334[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(5),
      O => \empty_76_reg_334[0]_i_4_n_5\
    );
\empty_76_reg_334[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(4),
      O => \empty_76_reg_334[0]_i_5_n_5\
    );
\empty_76_reg_334[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(3),
      O => \empty_76_reg_334[0]_i_6_n_5\
    );
\empty_76_reg_334[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(2),
      O => \empty_76_reg_334[0]_i_7_n_5\
    );
\empty_76_reg_334[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_fu_94_reg__0\(1),
      I1 => \select_ln951_reg_311_reg_n_5_[1]\,
      O => \empty_76_reg_334[0]_i_8_n_5\
    );
\empty_76_reg_334[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_94_reg(0),
      O => \empty_76_reg_334[0]_i_9_n_5\
    );
\empty_76_reg_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => \empty_76_reg_334_reg[0]_i_1_n_20\,
      Q => empty_76_reg_334,
      R => '0'
    );
\empty_76_reg_334_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_76_reg_334_reg[0]_i_1_n_5\,
      CO(6) => \empty_76_reg_334_reg[0]_i_1_n_6\,
      CO(5) => \empty_76_reg_334_reg[0]_i_1_n_7\,
      CO(4) => \empty_76_reg_334_reg[0]_i_1_n_8\,
      CO(3) => \empty_76_reg_334_reg[0]_i_1_n_9\,
      CO(2) => \empty_76_reg_334_reg[0]_i_1_n_10\,
      CO(1) => \empty_76_reg_334_reg[0]_i_1_n_11\,
      CO(0) => \empty_76_reg_334_reg[0]_i_1_n_12\,
      DI(7 downto 1) => \y_fu_94_reg__0\(7 downto 1),
      DI(0) => y_fu_94_reg(0),
      O(7 downto 1) => \NLW_empty_76_reg_334_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \empty_76_reg_334_reg[0]_i_1_n_20\,
      S(7) => \empty_76_reg_334[0]_i_2_n_5\,
      S(6) => \empty_76_reg_334[0]_i_3_n_5\,
      S(5) => \empty_76_reg_334[0]_i_4_n_5\,
      S(4) => \empty_76_reg_334[0]_i_5_n_5\,
      S(3) => \empty_76_reg_334[0]_i_6_n_5\,
      S(2) => \empty_76_reg_334[0]_i_7_n_5\,
      S(1) => \empty_76_reg_334[0]_i_8_n_5\,
      S(0) => \empty_76_reg_334[0]_i_9_n_5\
    );
\empty_reg_329[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^icmp_ln953_fu_206_p2\,
      O => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0
    );
\empty_reg_329[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \empty_reg_329[0]_i_3_n_5\,
      I1 => add_ln953_reg_321(12),
      I2 => \y_fu_94_reg__0\(12),
      I3 => \empty_reg_329[0]_i_4_n_5\,
      O => \^icmp_ln953_fu_206_p2\
    );
\empty_reg_329[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \empty_reg_329[0]_i_5_n_5\,
      I1 => \y_fu_94_reg__0\(7),
      I2 => add_ln953_reg_321(7),
      I3 => \y_fu_94_reg__0\(6),
      I4 => add_ln953_reg_321(6),
      I5 => \empty_reg_329[0]_i_6_n_5\,
      O => \empty_reg_329[0]_i_3_n_5\
    );
\empty_reg_329[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \empty_reg_329[0]_i_7_n_5\,
      I1 => \y_fu_94_reg__0\(1),
      I2 => add_ln953_reg_321(1),
      I3 => y_fu_94_reg(0),
      I4 => add_ln953_reg_321(0),
      I5 => \empty_reg_329[0]_i_8_n_5\,
      O => \empty_reg_329[0]_i_4_n_5\
    );
\empty_reg_329[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_94_reg__0\(10),
      I1 => add_ln953_reg_321(10),
      I2 => \y_fu_94_reg__0\(9),
      I3 => add_ln953_reg_321(9),
      O => \empty_reg_329[0]_i_5_n_5\
    );
\empty_reg_329[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_94_reg__0\(11),
      I1 => add_ln953_reg_321(11),
      I2 => \y_fu_94_reg__0\(8),
      I3 => add_ln953_reg_321(8),
      O => \empty_reg_329[0]_i_6_n_5\
    );
\empty_reg_329[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_94_reg__0\(4),
      I1 => add_ln953_reg_321(4),
      I2 => \y_fu_94_reg__0\(3),
      I3 => add_ln953_reg_321(3),
      O => \empty_reg_329[0]_i_7_n_5\
    );
\empty_reg_329[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \y_fu_94_reg__0\(5),
      I1 => add_ln953_reg_321(5),
      I2 => \y_fu_94_reg__0\(2),
      I3 => add_ln953_reg_321(2),
      O => \empty_reg_329[0]_i_8_n_5\
    );
\empty_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => y_fu_94_reg(0),
      Q => empty_reg_329,
      R => '0'
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148: entity work.bd_85a6_csc_0_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      DINADIN(7 downto 0) => p_0_1_0_0_0602_lcssa626_i_fu_78(7 downto 0),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[15][23]_srl16\(7 downto 0) => p_0_2_0_0_0604_lcssa629_i_fu_82(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
      \ap_CS_fsm_reg[1]\ => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\ => \^v_vcresampler_core_1_u0_stream_in_read\,
      \ap_CS_fsm_reg[2]_0\ => \^icmp_ln953_fu_206_p2\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(7) => linebuf_c_U_n_21,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(6) => linebuf_c_U_n_22,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(5) => linebuf_c_U_n_23,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(4) => linebuf_c_U_n_24,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(3) => linebuf_c_U_n_25,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(2) => linebuf_c_U_n_26,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(1) => linebuf_c_U_n_27,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]_0\(0) => linebuf_c_U_n_28,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      cmp33_i_reg_339 => cmp33_i_reg_339,
      empty_76_reg_334 => empty_76_reg_334,
      empty_reg_329 => empty_reg_329,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
      \icmp_ln955_reg_459_pp0_iter1_reg_reg[0]_0\ => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6,
      \in\(15 downto 0) => \in\(23 downto 8),
      \linebuf_c_1_addr_reg_480_reg[11]_0\(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0(11 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      \out_x_1_reg_454_reg[11]_0\(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1(11 downto 0),
      \out_x_fu_90[11]_i_3\(11 downto 0) => loopWidth_reg_306(11 downto 0),
      push => push,
      rev_reg_349 => rev_reg_349,
      \select_ln1024_reg_491_reg[7]_0\(7 downto 0) => select_ln1024_fu_320_p3(7 downto 0),
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_34,
      Q => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg,
      R => ap_rst_n_inv
    );
linebuf_c_1_U: entity work.bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W
     port map (
      DINADIN(7 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0(7 downto 0),
      DOUTBDOUT(7 downto 0) => linebuf_c_1_q1(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
      ap_clk => ap_clk,
      empty_reg_329 => empty_reg_329,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_we0,
      ram_reg_bram_0_0(7 downto 0) => select_ln1024_fu_320_p3(7 downto 0),
      ram_reg_bram_0_1(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0(11 downto 0),
      ram_reg_bram_0_2(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1(11 downto 0),
      \select_ln1024_reg_491_reg[7]\(7 downto 0) => linebuf_c_q1(7 downto 0)
    );
linebuf_c_U: entity work.bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_48
     port map (
      DINADIN(7 downto 0) => p_0_1_0_0_0602_lcssa626_i_fu_78(7 downto 0),
      DOUTBDOUT(7 downto 0) => linebuf_c_1_q1(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_empty_reg_212_reg[7]\ => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_n_6,
      cmp105_i_reg_344 => cmp105_i_reg_344,
      cmp33_i_reg_339 => cmp33_i_reg_339,
      empty_reg_329 => empty_reg_329,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_we0,
      ram_reg_bram_0_0(7 downto 0) => linebuf_c_q1(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_d0(7 downto 0),
      ram_reg_bram_0_2(7) => linebuf_c_U_n_21,
      ram_reg_bram_0_2(6) => linebuf_c_U_n_22,
      ram_reg_bram_0_2(5) => linebuf_c_U_n_23,
      ram_reg_bram_0_2(4) => linebuf_c_U_n_24,
      ram_reg_bram_0_2(3) => linebuf_c_U_n_25,
      ram_reg_bram_0_2(2) => linebuf_c_U_n_26,
      ram_reg_bram_0_2(1) => linebuf_c_U_n_27,
      ram_reg_bram_0_2(0) => linebuf_c_U_n_28,
      ram_reg_bram_0_3(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0(11 downto 0),
      ram_reg_bram_0_4(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1(11 downto 0)
    );
linebuf_y_1_U: entity work.bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_1_RAM_AUTO_1R1W
     port map (
      DINADIN(7 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0(7 downto 0),
      \SRL_SIG_reg[15][7]_srl16\(7 downto 0) => p_0_0_0_0_0423600_lcssa623_i_fu_74(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
      \in\(7 downto 0) => \in\(7 downto 0),
      ram_reg_bram_0_0(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0(11 downto 0),
      rev_reg_349 => rev_reg_349
    );
linebuf_y_U: entity work.bd_85a6_csc_0_v_vcresampler_core_1_linebuf_y_RAM_AUTO_1R1W_49
     port map (
      DINADIN(7 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_d0(7 downto 0),
      WEA(0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce0,
      ap_clk => ap_clk,
      cmp105_i_reg_344 => cmp105_i_reg_344,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_ce1,
      grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0 => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_y_1_we0,
      ram_reg_bram_0_0(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address0(11 downto 0),
      ram_reg_bram_0_1(11 downto 0) => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_linebuf_c_1_address1(11 downto 0),
      ram_reg_bram_0_2(7 downto 0) => p_0_0_0_0_0423600_lcssa623_i_fu_74(7 downto 0)
    );
\loopWidth_reg_306[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c22_full_n,
      I2 => HwReg_width_c23_empty_n,
      I3 => v_vcresampler_core_1_U0_ap_start,
      I4 => HwReg_height_c29_empty_n,
      I5 => HwReg_height_c28_full_n,
      O => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\loopWidth_reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(0),
      Q => loopWidth_reg_306(0),
      R => '0'
    );
\loopWidth_reg_306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(10),
      Q => loopWidth_reg_306(10),
      R => '0'
    );
\loopWidth_reg_306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(11),
      Q => loopWidth_reg_306(11),
      R => '0'
    );
\loopWidth_reg_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(1),
      Q => loopWidth_reg_306(1),
      R => '0'
    );
\loopWidth_reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(2),
      Q => loopWidth_reg_306(2),
      R => '0'
    );
\loopWidth_reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(3),
      Q => loopWidth_reg_306(3),
      R => '0'
    );
\loopWidth_reg_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(4),
      Q => loopWidth_reg_306(4),
      R => '0'
    );
\loopWidth_reg_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(5),
      Q => loopWidth_reg_306(5),
      R => '0'
    );
\loopWidth_reg_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(6),
      Q => loopWidth_reg_306(6),
      R => '0'
    );
\loopWidth_reg_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(7),
      Q => loopWidth_reg_306(7),
      R => '0'
    );
\loopWidth_reg_306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(8),
      Q => loopWidth_reg_306(8),
      R => '0'
    );
\loopWidth_reg_306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => D(9),
      Q => loopWidth_reg_306(9),
      R => '0'
    );
\mOutPtr[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008080808080"
    )
        port map (
      I0 => \^icmp_ln953_fu_206_p2\,
      I1 => \^q\(1),
      I2 => v_vcresampler_core_1_U0_ap_start,
      I3 => Block_entry3_proc_U0_ap_done,
      I4 => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      I5 => bPassThru_420_In_loc_channel_full_n,
      O => \mOutPtr0__0\
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(0),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(0),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(1),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(1),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(2),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(2),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(3),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(3),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(4),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(4),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(5),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(5),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(6),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(6),
      R => '0'
    );
\p_0_0_0_0_0423600_lcssa623_i_fu_74_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(7),
      Q => p_0_0_0_0_0423600_lcssa623_i_fu_74(7),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(8),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(0),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(9),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(1),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(10),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(2),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(11),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(3),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(12),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(4),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(13),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(5),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(14),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(6),
      R => '0'
    );
\p_0_1_0_0_0602_lcssa626_i_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(15),
      Q => p_0_1_0_0_0602_lcssa626_i_fu_78(7),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(16),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(0),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(17),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(1),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(18),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(2),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(19),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(3),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(20),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(4),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(21),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(5),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(22),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(6),
      R => '0'
    );
\p_0_2_0_0_0604_lcssa629_i_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_stream_in_read\,
      D => \out\(23),
      Q => p_0_2_0_0_0604_lcssa629_i_fu_82(7),
      R => '0'
    );
\rev_reg_349[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(12),
      O => \rev_reg_349[0]_i_2_n_5\
    );
\rev_reg_349[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(11),
      O => \rev_reg_349[0]_i_3_n_5\
    );
\rev_reg_349[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(10),
      O => \rev_reg_349[0]_i_4_n_5\
    );
\rev_reg_349[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(9),
      O => \rev_reg_349[0]_i_5_n_5\
    );
\rev_reg_349[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_94_reg__0\(8),
      O => \rev_reg_349[0]_i_6_n_5\
    );
\rev_reg_349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => rev_fu_257_p2,
      Q => rev_reg_349,
      R => '0'
    );
\rev_reg_349_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_76_reg_334_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_rev_reg_349_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => rev_fu_257_p2,
      CO(3) => \rev_reg_349_reg[0]_i_1_n_9\,
      CO(2) => \rev_reg_349_reg[0]_i_1_n_10\,
      CO(1) => \rev_reg_349_reg[0]_i_1_n_11\,
      CO(0) => \rev_reg_349_reg[0]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \y_fu_94_reg__0\(12 downto 8),
      O(7 downto 0) => \NLW_rev_reg_349_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => \rev_reg_349[0]_i_2_n_5\,
      S(3) => \rev_reg_349[0]_i_3_n_5\,
      S(2) => \rev_reg_349[0]_i_4_n_5\,
      S(1) => \rev_reg_349[0]_i_5_n_5\,
      S(0) => \rev_reg_349[0]_i_6_n_5\
    );
\select_ln951_reg_311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => p_0_in,
      Q => \select_ln951_reg_311_reg_n_5_[1]\,
      R => '0'
    );
\y_fu_94[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_94_reg(0),
      O => \y_fu_94[0]_i_1_n_5\
    );
\y_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => \y_fu_94[0]_i_1_n_5\,
      Q => y_fu_94_reg(0),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(10),
      Q => \y_fu_94_reg__0\(10),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(11),
      Q => \y_fu_94_reg__0\(11),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(12),
      Q => \y_fu_94_reg__0\(12),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_94_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_94_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_94_reg[12]_i_1_n_10\,
      CO(1) => \y_fu_94_reg[12]_i_1_n_11\,
      CO(0) => \y_fu_94_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_94_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln953_1_fu_211_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \y_fu_94_reg__0\(12 downto 9)
    );
\y_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(1),
      Q => \y_fu_94_reg__0\(1),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(2),
      Q => \y_fu_94_reg__0\(2),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(3),
      Q => \y_fu_94_reg__0\(3),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(4),
      Q => \y_fu_94_reg__0\(4),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(5),
      Q => \y_fu_94_reg__0\(5),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(6),
      Q => \y_fu_94_reg__0\(6),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(7),
      Q => \y_fu_94_reg__0\(7),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(8),
      Q => \y_fu_94_reg__0\(8),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\y_fu_94_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_94_reg(0),
      CI_TOP => '0',
      CO(7) => \y_fu_94_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_94_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_94_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_94_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_94_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_94_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_94_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_94_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln953_1_fu_211_p2(8 downto 1),
      S(7 downto 0) => \y_fu_94_reg__0\(8 downto 1)
    );
\y_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_vcresampler_core_1_Pipeline_VITIS_LOOP_955_2_fu_148_ap_start_reg0,
      D => add_ln953_1_fu_211_p2(9),
      Q => \y_fu_94_reg__0\(9),
      R => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\
    );
\zext_ln951_reg_316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(0),
      Q => zext_ln951_reg_316(0),
      R => '0'
    );
\zext_ln951_reg_316_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(10),
      Q => zext_ln951_reg_316(10),
      R => '0'
    );
\zext_ln951_reg_316_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(11),
      Q => zext_ln951_reg_316(11),
      R => '0'
    );
\zext_ln951_reg_316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(1),
      Q => zext_ln951_reg_316(1),
      R => '0'
    );
\zext_ln951_reg_316_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(2),
      Q => zext_ln951_reg_316(2),
      R => '0'
    );
\zext_ln951_reg_316_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(3),
      Q => zext_ln951_reg_316(3),
      R => '0'
    );
\zext_ln951_reg_316_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(4),
      Q => zext_ln951_reg_316(4),
      R => '0'
    );
\zext_ln951_reg_316_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(5),
      Q => zext_ln951_reg_316(5),
      R => '0'
    );
\zext_ln951_reg_316_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(6),
      Q => zext_ln951_reg_316(6),
      R => '0'
    );
\zext_ln951_reg_316_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(7),
      Q => zext_ln951_reg_316(7),
      R => '0'
    );
\zext_ln951_reg_316_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(8),
      Q => zext_ln951_reg_316(8),
      R => '0'
    );
\zext_ln951_reg_316_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_vcresampler_core_1_u0_hwreg_height_c28_write\,
      D => \zext_ln951_reg_316_reg[11]_0\(9),
      Q => zext_ln951_reg_316(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_csc_core is
  port (
    or_ln105_2_reg_1153 : out STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter2_reg : out STD_LOGIC;
    or_ln105_2_reg_1153_pp0_iter3_reg : out STD_LOGIC;
    \x_fu_140_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_fu_124_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \y_fu_124_reg[11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \y_fu_124_reg[11]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v_csc_core_U0_HwReg_width_c20_write : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr17_out : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    mOutPtr17_out_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    C : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_5 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp17_not_reg_629_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_2_reg_1153[0]_i_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \or_ln105_2_reg_1153[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    stream_csc_full_n : in STD_LOGIC;
    stream_in_hresampled_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : in STD_LOGIC;
    \or_ln105_2_reg_1153_reg[0]\ : in STD_LOGIC;
    \or_ln105_2_reg_1153_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp20_not_reg_634_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp17_not_reg_629_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_width_c20_full_n : in STD_LOGIC;
    HwReg_height_c27_empty_n : in STD_LOGIC;
    HwReg_height_c26_full_n : in STD_LOGIC;
    HwReg_width_c21_empty_n : in STD_LOGIC;
    v_csc_core_U0_ap_start : in STD_LOGIC;
    icmp_ln153_1_fu_856_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln153_1_fu_856_p2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln153_fu_850_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln153_fu_850_p2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push_1 : in STD_LOGIC;
    empty_n : in STD_LOGIC;
    stream_csc_empty_n : in STD_LOGIC;
    v_hcresampler_core_U0_stream_csc_read : in STD_LOGIC;
    width_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln89_reg_616_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln89_reg_616_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln89_reg_616_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    height_dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln89_1_reg_621_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln89_1_reg_621_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln89_1_reg_621_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end bd_85a6_csc_0_v_csc_core;

architecture STRUCTURE of bd_85a6_csc_0_v_csc_core is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln89_1_fu_403_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln89_1_reg_621 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln89_1_reg_621_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln89_1_reg_621_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal add_ln89_fu_393_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln89_reg_616 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln89_reg_616_reg[12]_i_2_n_11\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln89_reg_616_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal cmp17_not_reg_629 : STD_LOGIC;
  signal cmp20_not_reg_634 : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_20_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_21_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_22_n_5\ : STD_LOGIC;
  signal \cmp20_not_reg_634[0]_i_3_n_5\ : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8 : STD_LOGIC;
  signal grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9 : STD_LOGIC;
  signal \^v_csc_core_u0_hwreg_width_c20_write\ : STD_LOGIC;
  signal y_7_fu_438_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^y_fu_124_reg[12]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \y_fu_124_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[12]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[12]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_124_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln89_1_reg_621_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln89_reg_616_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3\ : label is "soft_lutpair508";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_124_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  v_csc_core_U0_HwReg_width_c20_write <= \^v_csc_core_u0_hwreg_width_c20_write\;
  \y_fu_124_reg[12]_0\(12 downto 0) <= \^y_fu_124_reg[12]_0\(12 downto 0);
\add_ln89_1_reg_621[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \add_ln89_1_reg_621_reg[0]_0\(1),
      I1 => \add_ln89_1_reg_621_reg[0]_0\(0),
      I2 => \add_ln89_1_reg_621_reg[0]_1\(0),
      I3 => \add_ln89_1_reg_621_reg[0]_2\(0),
      O => add_ln89_1_fu_403_p2(0)
    );
\add_ln89_1_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(0),
      Q => add_ln89_1_reg_621(0),
      R => '0'
    );
\add_ln89_1_reg_621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(10),
      Q => add_ln89_1_reg_621(10),
      R => '0'
    );
\add_ln89_1_reg_621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(11),
      Q => add_ln89_1_reg_621(11),
      R => '0'
    );
\add_ln89_1_reg_621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(12),
      Q => add_ln89_1_reg_621(12),
      R => '0'
    );
\add_ln89_1_reg_621_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln89_1_reg_621_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln89_1_fu_403_p2(12),
      CO(2) => \NLW_add_ln89_1_reg_621_reg[12]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \add_ln89_1_reg_621_reg[12]_i_1_n_11\,
      CO(0) => \add_ln89_1_reg_621_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln89_1_reg_621_reg[12]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln89_1_fu_403_p2(11 downto 9),
      S(7 downto 3) => B"00001",
      S(2 downto 0) => height_dout(11 downto 9)
    );
\add_ln89_1_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(1),
      Q => add_ln89_1_reg_621(1),
      R => '0'
    );
\add_ln89_1_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(2),
      Q => add_ln89_1_reg_621(2),
      R => '0'
    );
\add_ln89_1_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(3),
      Q => add_ln89_1_reg_621(3),
      R => '0'
    );
\add_ln89_1_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(4),
      Q => add_ln89_1_reg_621(4),
      R => '0'
    );
\add_ln89_1_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(5),
      Q => add_ln89_1_reg_621(5),
      R => '0'
    );
\add_ln89_1_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(6),
      Q => add_ln89_1_reg_621(6),
      R => '0'
    );
\add_ln89_1_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(7),
      Q => add_ln89_1_reg_621(7),
      R => '0'
    );
\add_ln89_1_reg_621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(8),
      Q => add_ln89_1_reg_621(8),
      R => '0'
    );
\add_ln89_1_reg_621_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => height_dout(0),
      CI_TOP => '0',
      CO(7) => \add_ln89_1_reg_621_reg[8]_i_1_n_5\,
      CO(6) => \add_ln89_1_reg_621_reg[8]_i_1_n_6\,
      CO(5) => \add_ln89_1_reg_621_reg[8]_i_1_n_7\,
      CO(4) => \add_ln89_1_reg_621_reg[8]_i_1_n_8\,
      CO(3) => \add_ln89_1_reg_621_reg[8]_i_1_n_9\,
      CO(2) => \add_ln89_1_reg_621_reg[8]_i_1_n_10\,
      CO(1) => \add_ln89_1_reg_621_reg[8]_i_1_n_11\,
      CO(0) => \add_ln89_1_reg_621_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln89_1_fu_403_p2(8 downto 1),
      S(7 downto 0) => height_dout(8 downto 1)
    );
\add_ln89_1_reg_621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_1_fu_403_p2(9),
      Q => add_ln89_1_reg_621(9),
      R => '0'
    );
\add_ln89_reg_616[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B4F"
    )
        port map (
      I0 => \add_ln89_reg_616_reg[0]_0\(1),
      I1 => \add_ln89_reg_616_reg[0]_0\(0),
      I2 => \add_ln89_reg_616_reg[0]_1\(0),
      I3 => \add_ln89_reg_616_reg[0]_2\(0),
      O => add_ln89_fu_393_p2(0)
    );
\add_ln89_reg_616[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => HwReg_width_c20_full_n,
      I2 => HwReg_height_c27_empty_n,
      I3 => HwReg_height_c26_full_n,
      I4 => HwReg_width_c21_empty_n,
      I5 => v_csc_core_U0_ap_start,
      O => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\add_ln89_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(0),
      Q => add_ln89_reg_616(0),
      R => '0'
    );
\add_ln89_reg_616_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(10),
      Q => add_ln89_reg_616(10),
      R => '0'
    );
\add_ln89_reg_616_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(11),
      Q => add_ln89_reg_616(11),
      R => '0'
    );
\add_ln89_reg_616_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(12),
      Q => add_ln89_reg_616(12),
      R => '0'
    );
\add_ln89_reg_616_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln89_reg_616_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln89_fu_393_p2(12),
      CO(2) => \NLW_add_ln89_reg_616_reg[12]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \add_ln89_reg_616_reg[12]_i_2_n_11\,
      CO(0) => \add_ln89_reg_616_reg[12]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln89_reg_616_reg[12]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln89_fu_393_p2(11 downto 9),
      S(7 downto 3) => B"00001",
      S(2 downto 0) => width_dout(11 downto 9)
    );
\add_ln89_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(1),
      Q => add_ln89_reg_616(1),
      R => '0'
    );
\add_ln89_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(2),
      Q => add_ln89_reg_616(2),
      R => '0'
    );
\add_ln89_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(3),
      Q => add_ln89_reg_616(3),
      R => '0'
    );
\add_ln89_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(4),
      Q => add_ln89_reg_616(4),
      R => '0'
    );
\add_ln89_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(5),
      Q => add_ln89_reg_616(5),
      R => '0'
    );
\add_ln89_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(6),
      Q => add_ln89_reg_616(6),
      R => '0'
    );
\add_ln89_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(7),
      Q => add_ln89_reg_616(7),
      R => '0'
    );
\add_ln89_reg_616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(8),
      Q => add_ln89_reg_616(8),
      R => '0'
    );
\add_ln89_reg_616_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => width_dout(0),
      CI_TOP => '0',
      CO(7) => \add_ln89_reg_616_reg[8]_i_1_n_5\,
      CO(6) => \add_ln89_reg_616_reg[8]_i_1_n_6\,
      CO(5) => \add_ln89_reg_616_reg[8]_i_1_n_7\,
      CO(4) => \add_ln89_reg_616_reg[8]_i_1_n_8\,
      CO(3) => \add_ln89_reg_616_reg[8]_i_1_n_9\,
      CO(2) => \add_ln89_reg_616_reg[8]_i_1_n_10\,
      CO(1) => \add_ln89_reg_616_reg[8]_i_1_n_11\,
      CO(0) => \add_ln89_reg_616_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln89_fu_393_p2(8 downto 1),
      S(7 downto 0) => width_dout(8 downto 1)
    );
\add_ln89_reg_616_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^v_csc_core_u0_hwreg_width_c20_write\,
      D => add_ln89_fu_393_p2(9),
      Q => add_ln89_reg_616(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE0C"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[1]_2\,
      I3 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[0]_i_1__0_n_5\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cmp20_not_reg_634[0]_i_3_n_5\,
      I1 => ap_CS_fsm_state2,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_5\,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\cmp17_not_reg_629[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(11),
      I1 => \cmp17_not_reg_629_reg[0]_1\(11),
      I2 => \cmp17_not_reg_629_reg[0]_1\(10),
      I3 => \^y_fu_124_reg[12]_0\(10),
      O => \y_fu_124_reg[11]_1\(5)
    );
\cmp17_not_reg_629[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(9),
      I1 => \cmp17_not_reg_629_reg[0]_1\(9),
      I2 => \cmp17_not_reg_629_reg[0]_1\(8),
      I3 => \^y_fu_124_reg[12]_0\(8),
      O => \y_fu_124_reg[11]_1\(4)
    );
\cmp17_not_reg_629[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(7),
      I1 => \cmp17_not_reg_629_reg[0]_1\(7),
      I2 => \cmp17_not_reg_629_reg[0]_1\(6),
      I3 => \^y_fu_124_reg[12]_0\(6),
      O => \y_fu_124_reg[11]_1\(3)
    );
\cmp17_not_reg_629[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(5),
      I1 => \cmp17_not_reg_629_reg[0]_1\(5),
      I2 => \cmp17_not_reg_629_reg[0]_1\(4),
      I3 => \^y_fu_124_reg[12]_0\(4),
      O => \y_fu_124_reg[11]_1\(2)
    );
\cmp17_not_reg_629[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(3),
      I1 => \cmp17_not_reg_629_reg[0]_1\(3),
      I2 => \cmp17_not_reg_629_reg[0]_1\(2),
      I3 => \^y_fu_124_reg[12]_0\(2),
      O => \y_fu_124_reg[11]_1\(1)
    );
\cmp17_not_reg_629[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(1),
      I1 => \cmp17_not_reg_629_reg[0]_1\(1),
      I2 => \cmp17_not_reg_629_reg[0]_1\(0),
      I3 => \^y_fu_124_reg[12]_0\(0),
      O => \y_fu_124_reg[11]_1\(0)
    );
\cmp17_not_reg_629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => \cmp17_not_reg_629_reg[0]_0\(0),
      Q => cmp17_not_reg_629,
      R => '0'
    );
\cmp20_not_reg_634[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \cmp20_not_reg_634[0]_i_3_n_5\,
      O => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0
    );
\cmp20_not_reg_634[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(1),
      I1 => \cmp20_not_reg_634_reg[0]_0\(1),
      I2 => \^y_fu_124_reg[12]_0\(0),
      I3 => \cmp20_not_reg_634_reg[0]_0\(0),
      O => \y_fu_124_reg[11]_0\(0)
    );
\cmp20_not_reg_634[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln89_1_reg_621(3),
      I1 => \^y_fu_124_reg[12]_0\(3),
      I2 => \^y_fu_124_reg[12]_0\(5),
      I3 => add_ln89_1_reg_621(5),
      I4 => \^y_fu_124_reg[12]_0\(4),
      I5 => add_ln89_1_reg_621(4),
      O => \cmp20_not_reg_634[0]_i_19_n_5\
    );
\cmp20_not_reg_634[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln89_1_reg_621(0),
      I1 => \^y_fu_124_reg[12]_0\(0),
      I2 => \^y_fu_124_reg[12]_0\(1),
      I3 => add_ln89_1_reg_621(1),
      I4 => \^y_fu_124_reg[12]_0\(2),
      I5 => add_ln89_1_reg_621(2),
      O => \cmp20_not_reg_634[0]_i_20_n_5\
    );
\cmp20_not_reg_634[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln89_1_reg_621(9),
      I1 => \^y_fu_124_reg[12]_0\(9),
      I2 => \^y_fu_124_reg[12]_0\(10),
      I3 => add_ln89_1_reg_621(10),
      I4 => \^y_fu_124_reg[12]_0\(11),
      I5 => add_ln89_1_reg_621(11),
      O => \cmp20_not_reg_634[0]_i_21_n_5\
    );
\cmp20_not_reg_634[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => add_ln89_1_reg_621(6),
      I1 => \^y_fu_124_reg[12]_0\(6),
      I2 => \^y_fu_124_reg[12]_0\(7),
      I3 => add_ln89_1_reg_621(7),
      I4 => \^y_fu_124_reg[12]_0\(8),
      I5 => add_ln89_1_reg_621(8),
      O => \cmp20_not_reg_634[0]_i_22_n_5\
    );
\cmp20_not_reg_634[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \cmp20_not_reg_634[0]_i_19_n_5\,
      I1 => \cmp20_not_reg_634[0]_i_20_n_5\,
      I2 => \cmp20_not_reg_634[0]_i_21_n_5\,
      I3 => \cmp20_not_reg_634[0]_i_22_n_5\,
      I4 => add_ln89_1_reg_621(12),
      I5 => \^y_fu_124_reg[12]_0\(12),
      O => \cmp20_not_reg_634[0]_i_3_n_5\
    );
\cmp20_not_reg_634[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(11),
      I1 => \cmp20_not_reg_634_reg[0]_0\(11),
      I2 => \^y_fu_124_reg[12]_0\(10),
      I3 => \cmp20_not_reg_634_reg[0]_0\(10),
      O => \y_fu_124_reg[11]_0\(5)
    );
\cmp20_not_reg_634[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(9),
      I1 => \cmp20_not_reg_634_reg[0]_0\(9),
      I2 => \^y_fu_124_reg[12]_0\(8),
      I3 => \cmp20_not_reg_634_reg[0]_0\(8),
      O => \y_fu_124_reg[11]_0\(4)
    );
\cmp20_not_reg_634[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(7),
      I1 => \cmp20_not_reg_634_reg[0]_0\(7),
      I2 => \^y_fu_124_reg[12]_0\(6),
      I3 => \cmp20_not_reg_634_reg[0]_0\(6),
      O => \y_fu_124_reg[11]_0\(3)
    );
\cmp20_not_reg_634[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(5),
      I1 => \cmp20_not_reg_634_reg[0]_0\(5),
      I2 => \^y_fu_124_reg[12]_0\(4),
      I3 => \cmp20_not_reg_634_reg[0]_0\(4),
      O => \y_fu_124_reg[11]_0\(2)
    );
\cmp20_not_reg_634[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(3),
      I1 => \cmp20_not_reg_634_reg[0]_0\(3),
      I2 => \^y_fu_124_reg[12]_0\(2),
      I3 => \cmp20_not_reg_634_reg[0]_0\(2),
      O => \y_fu_124_reg[11]_0\(1)
    );
\cmp20_not_reg_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => CO(0),
      Q => cmp20_not_reg_634,
      R => '0'
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348: entity work.bd_85a6_csc_0_v_csc_core_Pipeline_VITIS_LOOP_91_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => B(15 downto 0),
      C(9 downto 0) => C(9 downto 0),
      D(1) => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_8,
      D(0) => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_9,
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(15 downto 0) => DSP_ALU_INST_0(15 downto 0),
      DSP_ALU_INST_1(9 downto 0) => DSP_ALU_INST_1(9 downto 0),
      DSP_ALU_INST_2(15 downto 0) => DSP_ALU_INST_2(15 downto 0),
      DSP_ALU_INST_3(15 downto 0) => DSP_ALU_INST_3(15 downto 0),
      DSP_ALU_INST_4(15 downto 0) => DSP_ALU_INST_4(15 downto 0),
      DSP_ALU_INST_5(9 downto 0) => DSP_ALU_INST_5(9 downto 0),
      DSP_ALU_INST_6(15 downto 0) => DSP_ALU_INST_6(15 downto 0),
      DSP_ALU_INST_7(15 downto 0) => DSP_ALU_INST_7(15 downto 0),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      S(0) => S(0),
      \ap_CS_fsm_reg[1]\ => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_2\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_0\ => \^ap_cs_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1(12 downto 0) => add_ln89_reg_616(12 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp17_not_reg_629 => cmp17_not_reg_629,
      cmp20_not_reg_634 => cmp20_not_reg_634,
      empty_n => empty_n,
      empty_n_reg(0) => empty_n_reg(0),
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg => \cmp20_not_reg_634[0]_i_3_n_5\,
      icmp_ln153_1_fu_856_p2_carry_0(3 downto 0) => icmp_ln153_1_fu_856_p2_carry(3 downto 0),
      icmp_ln153_1_fu_856_p2_carry_1(3 downto 0) => icmp_ln153_1_fu_856_p2_carry_0(3 downto 0),
      icmp_ln153_fu_850_p2_carry_0(3 downto 0) => icmp_ln153_fu_850_p2_carry(3 downto 0),
      icmp_ln153_fu_850_p2_carry_1(3 downto 0) => icmp_ln153_fu_850_p2_carry_0(3 downto 0),
      \in\(23 downto 0) => \in\(23 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out,
      mOutPtr17_out_0 => mOutPtr17_out_0,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \or_ln105_2_reg_1153[0]_i_2\(14 downto 0) => \or_ln105_2_reg_1153[0]_i_2\(14 downto 0),
      \or_ln105_2_reg_1153[0]_i_2_0\(0) => \or_ln105_2_reg_1153[0]_i_2_0\(0),
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \or_ln105_2_reg_1153_pp0_iter3_reg_reg[0]_0\ => or_ln105_2_reg_1153_pp0_iter3_reg,
      \or_ln105_2_reg_1153_reg[0]_0\ => \or_ln105_2_reg_1153_reg[0]\,
      \or_ln105_2_reg_1153_reg[0]_1\(15 downto 0) => \or_ln105_2_reg_1153_reg[0]_0\(15 downto 0),
      \out\(23 downto 0) => \out\(23 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      push => push,
      push_1 => push_1,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read,
      \x_fu_140_reg[9]_0\(1 downto 0) => \x_fu_140_reg[9]\(1 downto 0)
    );
grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_n_19,
      Q => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg,
      R => ap_rst_n_inv
    );
\mOutPtr[1]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cmp20_not_reg_634[0]_i_3_n_5\,
      I1 => ap_CS_fsm_state2,
      O => \ap_CS_fsm_reg[1]_1\
    );
\y_fu_124[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_124_reg[12]_0\(0),
      O => y_7_fu_438_p2(0)
    );
\y_fu_124_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(0),
      Q => \^y_fu_124_reg[12]_0\(0),
      S => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(10),
      Q => \^y_fu_124_reg[12]_0\(10),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(11),
      Q => \^y_fu_124_reg[12]_0\(11),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(12),
      Q => \^y_fu_124_reg[12]_0\(12),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_124_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_y_fu_124_reg[12]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \y_fu_124_reg[12]_i_1_n_10\,
      CO(1) => \y_fu_124_reg[12]_i_1_n_11\,
      CO(0) => \y_fu_124_reg[12]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_y_fu_124_reg[12]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => y_7_fu_438_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \^y_fu_124_reg[12]_0\(12 downto 9)
    );
\y_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(1),
      Q => \^y_fu_124_reg[12]_0\(1),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(2),
      Q => \^y_fu_124_reg[12]_0\(2),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(3),
      Q => \^y_fu_124_reg[12]_0\(3),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(4),
      Q => \^y_fu_124_reg[12]_0\(4),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(5),
      Q => \^y_fu_124_reg[12]_0\(5),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(6),
      Q => \^y_fu_124_reg[12]_0\(6),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(7),
      Q => \^y_fu_124_reg[12]_0\(7),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(8),
      Q => \^y_fu_124_reg[12]_0\(8),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
\y_fu_124_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^y_fu_124_reg[12]_0\(0),
      CI_TOP => '0',
      CO(7) => \y_fu_124_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_124_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_124_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_124_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_124_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_124_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_124_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_124_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_7_fu_438_p2(8 downto 1),
      S(7 downto 0) => \^y_fu_124_reg[12]_0\(8 downto 1)
    );
\y_fu_124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg0,
      D => y_7_fu_438_p2(9),
      Q => \^y_fu_124_reg[12]_0\(9),
      R => \^v_csc_core_u0_hwreg_width_c20_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0_v_csc is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_85a6_csc_0_v_csc : entity is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_85a6_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_85a6_csc_0_v_csc : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_85a6_csc_0_v_csc : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_85a6_csc_0_v_csc : entity is 4;
  attribute hls_module : string;
  attribute hls_module of bd_85a6_csc_0_v_csc : entity is "yes";
end bd_85a6_csc_0_v_csc;

architecture STRUCTURE of bd_85a6_csc_0_v_csc is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXIvideo2MultiPixStream_U0_HwReg_width_c23_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_33 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_8 : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_stream_in_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Block_entry3_proc_U0_ap_continue : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_done : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_10 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_14 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_15 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_16 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_17 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_20 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_24 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_25 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_26 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_27 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_28 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_29 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_30 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_31 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Block_entry3_proc_U0_ap_return_32 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_33 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Block_entry3_proc_U0_ap_return_34 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_35 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_36 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_37 : STD_LOGIC;
  signal Block_entry3_proc_U0_ap_return_38 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_39 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal Block_entry3_proc_U0_ap_return_4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_8 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_return_9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Block_entry3_proc_U0_ap_start : STD_LOGIC;
  signal C : STD_LOGIC_VECTOR ( 21 downto 12 );
  signal CTRL_s_axi_U_n_124 : STD_LOGIC;
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_163 : STD_LOGIC;
  signal CTRL_s_axi_U_n_212 : STD_LOGIC;
  signal CTRL_s_axi_U_n_245 : STD_LOGIC;
  signal CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal ColEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ColStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal GOffset : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal HwReg_BOffset_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_BOffset_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_BOffset_2_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_BOffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_10 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_11 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_12 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_13 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_14 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_15 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_16 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_17 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_18 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_5 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_BOffset_channel_U_n_9 : STD_LOGIC;
  signal HwReg_BOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClampMin_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_2_channel_full_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_U_n_19 : STD_LOGIC;
  signal HwReg_ClampMin_channel_dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal HwReg_ClampMin_channel_empty_n : STD_LOGIC;
  signal HwReg_ClampMin_channel_full_n : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_U_n_9 : STD_LOGIC;
  signal HwReg_ClipMax_2_channel_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ClipMax_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ClipMax_channel_U_n_17 : STD_LOGIC;
  signal HwReg_ClipMax_channel_dout : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal HwReg_ClipMax_channel_empty_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_22 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_25 : STD_LOGIC;
  signal HwReg_ColEnd_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ColEnd_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_ColEnd_channel_empty_n : STD_LOGIC;
  signal HwReg_ColEnd_channel_full_n : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_21 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_22 : STD_LOGIC;
  signal HwReg_ColStart_channel_U_n_5 : STD_LOGIC;
  signal HwReg_ColStart_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_ColStart_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_2_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_GOffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_GOffset_2_channel_full_n : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_11 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_12 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_13 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_14 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_15 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_16 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_17 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_18 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_19 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_20 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_5 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_GOffset_channel_U_n_9 : STD_LOGIC;
  signal HwReg_GOffset_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_10 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_U_n_8 : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_empty_n : STD_LOGIC;
  signal HwReg_InVideoFormat_channel_full_n : STD_LOGIC;
  signal HwReg_K11_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K11_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K11_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K11_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K11_channel_empty_n : STD_LOGIC;
  signal HwReg_K11_channel_full_n : STD_LOGIC;
  signal HwReg_K12_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K12_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K12_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K12_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_empty_n : STD_LOGIC;
  signal HwReg_K12_channel_full_n : STD_LOGIC;
  signal HwReg_K13_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K13_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K13_2_channel_full_n : STD_LOGIC;
  signal HwReg_K13_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K13_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K21_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K21_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K21_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K21_channel_empty_n : STD_LOGIC;
  signal HwReg_K21_channel_full_n : STD_LOGIC;
  signal HwReg_K22_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K22_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K22_2_channel_full_n : STD_LOGIC;
  signal HwReg_K22_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K22_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K22_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K23_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K23_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K23_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_channel_empty_n : STD_LOGIC;
  signal HwReg_K23_channel_full_n : STD_LOGIC;
  signal HwReg_K31_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K31_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K31_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K31_2_channel_full_n : STD_LOGIC;
  signal HwReg_K31_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_8 : STD_LOGIC;
  signal HwReg_K31_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K31_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_2_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K32_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K32_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_U_n_10 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_11 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_12 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_13 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_14 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_15 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_16 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_17 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_18 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_19 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_20 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_21 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_22 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_23 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_24 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_7 : STD_LOGIC;
  signal HwReg_K32_channel_U_n_9 : STD_LOGIC;
  signal HwReg_K32_channel_empty_n : STD_LOGIC;
  signal HwReg_K32_channel_full_n : STD_LOGIC;
  signal HwReg_K33_2_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HwReg_K33_2_channel_empty_n : STD_LOGIC;
  signal HwReg_K33_2_channel_full_n : STD_LOGIC;
  signal HwReg_K33_channel_U_n_5 : STD_LOGIC;
  signal HwReg_K33_channel_empty_n : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_7 : STD_LOGIC;
  signal HwReg_OutVideoFormat_channel_U_n_9 : STD_LOGIC;
  signal HwReg_ROffset_2_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ROffset_2_channel_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal HwReg_ROffset_2_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_2_channel_full_n : STD_LOGIC;
  signal HwReg_ROffset_channel_U_n_7 : STD_LOGIC;
  signal HwReg_ROffset_channel_empty_n : STD_LOGIC;
  signal HwReg_ROffset_channel_full_n : STD_LOGIC;
  signal HwReg_RowEnd_channel_U_n_18 : STD_LOGIC;
  signal HwReg_RowEnd_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_RowEnd_channel_empty_n : STD_LOGIC;
  signal HwReg_RowStart_channel_U_n_18 : STD_LOGIC;
  signal HwReg_RowStart_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_RowStart_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c25_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c25_empty_n : STD_LOGIC;
  signal HwReg_height_c25_full_n : STD_LOGIC;
  signal HwReg_height_c26_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c26_empty_n : STD_LOGIC;
  signal HwReg_height_c26_full_n : STD_LOGIC;
  signal HwReg_height_c27_U_n_11 : STD_LOGIC;
  signal HwReg_height_c27_U_n_12 : STD_LOGIC;
  signal HwReg_height_c27_U_n_13 : STD_LOGIC;
  signal HwReg_height_c27_U_n_14 : STD_LOGIC;
  signal HwReg_height_c27_U_n_15 : STD_LOGIC;
  signal HwReg_height_c27_U_n_16 : STD_LOGIC;
  signal HwReg_height_c27_U_n_17 : STD_LOGIC;
  signal HwReg_height_c27_U_n_18 : STD_LOGIC;
  signal HwReg_height_c27_U_n_19 : STD_LOGIC;
  signal HwReg_height_c27_U_n_20 : STD_LOGIC;
  signal HwReg_height_c27_U_n_21 : STD_LOGIC;
  signal HwReg_height_c27_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c27_empty_n : STD_LOGIC;
  signal HwReg_height_c27_full_n : STD_LOGIC;
  signal HwReg_height_c28_U_n_5 : STD_LOGIC;
  signal HwReg_height_c28_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c28_empty_n : STD_LOGIC;
  signal HwReg_height_c28_full_n : STD_LOGIC;
  signal HwReg_height_c29_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c29_empty_n : STD_LOGIC;
  signal HwReg_height_c29_full_n : STD_LOGIC;
  signal HwReg_height_c30_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c30_channel_empty_n : STD_LOGIC;
  signal HwReg_height_c30_channel_full_n : STD_LOGIC;
  signal HwReg_height_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_height_c_empty_n : STD_LOGIC;
  signal HwReg_height_c_full_n : STD_LOGIC;
  signal HwReg_width_c19_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c19_empty_n : STD_LOGIC;
  signal HwReg_width_c19_full_n : STD_LOGIC;
  signal HwReg_width_c20_U_n_29 : STD_LOGIC;
  signal HwReg_width_c20_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c20_empty_n : STD_LOGIC;
  signal HwReg_width_c20_full_n : STD_LOGIC;
  signal HwReg_width_c21_U_n_10 : STD_LOGIC;
  signal HwReg_width_c21_U_n_11 : STD_LOGIC;
  signal HwReg_width_c21_U_n_12 : STD_LOGIC;
  signal HwReg_width_c21_U_n_13 : STD_LOGIC;
  signal HwReg_width_c21_U_n_14 : STD_LOGIC;
  signal HwReg_width_c21_U_n_15 : STD_LOGIC;
  signal HwReg_width_c21_U_n_16 : STD_LOGIC;
  signal HwReg_width_c21_U_n_17 : STD_LOGIC;
  signal HwReg_width_c21_U_n_18 : STD_LOGIC;
  signal HwReg_width_c21_U_n_19 : STD_LOGIC;
  signal HwReg_width_c21_U_n_9 : STD_LOGIC;
  signal HwReg_width_c21_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c21_empty_n : STD_LOGIC;
  signal HwReg_width_c21_full_n : STD_LOGIC;
  signal HwReg_width_c22_U_n_18 : STD_LOGIC;
  signal HwReg_width_c22_U_n_30 : STD_LOGIC;
  signal HwReg_width_c22_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c22_empty_n : STD_LOGIC;
  signal HwReg_width_c22_full_n : STD_LOGIC;
  signal HwReg_width_c23_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c23_empty_n : STD_LOGIC;
  signal HwReg_width_c23_full_n : STD_LOGIC;
  signal HwReg_width_c24_channel_U_n_5 : STD_LOGIC;
  signal HwReg_width_c24_channel_U_n_7 : STD_LOGIC;
  signal HwReg_width_c24_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c24_channel_empty_n : STD_LOGIC;
  signal HwReg_width_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_width_c_empty_n : STD_LOGIC;
  signal HwReg_width_c_full_n : STD_LOGIC;
  signal InVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal K11 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K12 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K13 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K21 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K22 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K23 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K32 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal K33 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MultiPixStream2AXIvideo_U0_Height_read : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_15 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal OutVideoFormat : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ROffset : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal RowEnd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal RowStart : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln953_fu_174_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln953_fu_192_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_25 : STD_LOGIC;
  signal ap_CS_fsm_state2_29 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_16_preg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_return_17_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_18_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_19_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_20_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_21_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_22_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_23_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_24_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_25_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_26_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_27_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_28_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_return_29_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_30_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_31_preg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_return_32_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_33_preg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_return_34_preg : STD_LOGIC;
  signal ap_return_35_preg : STD_LOGIC;
  signal ap_return_36_preg : STD_LOGIC;
  signal ap_return_37_preg : STD_LOGIC;
  signal ap_return_38_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_39_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_2_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_height_c30_channel : STD_LOGIC;
  signal ap_sync_channel_write_HwReg_width_c24_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_420_Out_loc_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_BOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClampMin_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ClipMax_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ColStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_GOffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_InVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K11_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K12_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K13_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K21_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K22_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K23_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K31_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K32_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_K33_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_2_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_ROffset_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowEnd_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_RowStart_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_height_c30_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_HwReg_width_c24_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5 : STD_LOGIC;
  signal bPassThru_420_In_loc_channel_dout : STD_LOGIC;
  signal bPassThru_420_In_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_U_n_10 : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_dout : STD_LOGIC;
  signal bPassThru_420_Out_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_U_n_9 : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_In_loc_channel_full_n : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_U_n_9 : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_dout : STD_LOGIC;
  signal bPassThru_422_or_420_Out_loc_channel_full_n : STD_LOGIC;
  signal cmp17_not_fu_426_p2 : STD_LOGIC;
  signal cmp20_not_fu_432_p2 : STD_LOGIC;
  signal cmp36727_i_fu_239_p2 : STD_LOGIC;
  signal cmp36727_i_fu_253_p2 : STD_LOGIC;
  signal coef13_fu_478_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef23_fu_483_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal coef33_fu_488_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal empty_n : STD_LOGIC;
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6\ : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal icmp_ln953_fu_188_p2 : STD_LOGIC;
  signal icmp_ln953_fu_206_p2 : STD_LOGIC;
  signal loopWidth_fu_233_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal loopWidth_fu_241_p2 : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_17 : STD_LOGIC;
  signal mOutPtr0_22 : STD_LOGIC;
  signal mOutPtr0_28 : STD_LOGIC;
  signal \mOutPtr0__0\ : STD_LOGIC;
  signal mOutPtr17_out : STD_LOGIC;
  signal mOutPtr17_out_0 : STD_LOGIC;
  signal mOutPtr17_out_11 : STD_LOGIC;
  signal mOutPtr17_out_12 : STD_LOGIC;
  signal mOutPtr17_out_14 : STD_LOGIC;
  signal mOutPtr17_out_16 : STD_LOGIC;
  signal mOutPtr17_out_20 : STD_LOGIC;
  signal mOutPtr17_out_23 : STD_LOGIC;
  signal mOutPtr17_out_27 : STD_LOGIC;
  signal mOutPtr_9 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln105_2_reg_1153 : STD_LOGIC;
  signal or_ln105_2_reg_1153_pp0_iter2_reg : STD_LOGIC;
  signal or_ln105_2_reg_1153_pp0_iter3_reg : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_18 : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal pop : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_13 : STD_LOGIC;
  signal push_15 : STD_LOGIC;
  signal push_19 : STD_LOGIC;
  signal push_2 : STD_LOGIC;
  signal push_21 : STD_LOGIC;
  signal push_24 : STD_LOGIC;
  signal push_26 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln720_fu_229_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal stream_csc_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_csc_empty_n : STD_LOGIC;
  signal stream_csc_full_n : STD_LOGIC;
  signal stream_in_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_empty_n : STD_LOGIC;
  signal stream_in_full_n : STD_LOGIC;
  signal stream_in_hresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_hresampled_empty_n : STD_LOGIC;
  signal stream_in_hresampled_full_n : STD_LOGIC;
  signal stream_in_vresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_in_vresampled_empty_n : STD_LOGIC;
  signal stream_in_vresampled_full_n : STD_LOGIC;
  signal stream_out_hresampled_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal stream_out_hresampled_empty_n : STD_LOGIC;
  signal stream_out_hresampled_full_n : STD_LOGIC;
  signal stream_out_vresampled_empty_n : STD_LOGIC;
  signal stream_out_vresampled_full_n : STD_LOGIC;
  signal v_csc_core_U0_HwReg_width_c20_write : STD_LOGIC;
  signal v_csc_core_U0_ap_start : STD_LOGIC;
  signal v_csc_core_U0_n_10 : STD_LOGIC;
  signal v_csc_core_U0_n_11 : STD_LOGIC;
  signal v_csc_core_U0_n_25 : STD_LOGIC;
  signal v_csc_core_U0_n_26 : STD_LOGIC;
  signal v_csc_core_U0_n_27 : STD_LOGIC;
  signal v_csc_core_U0_n_28 : STD_LOGIC;
  signal v_csc_core_U0_n_29 : STD_LOGIC;
  signal v_csc_core_U0_n_30 : STD_LOGIC;
  signal v_csc_core_U0_n_31 : STD_LOGIC;
  signal v_csc_core_U0_n_32 : STD_LOGIC;
  signal v_csc_core_U0_n_33 : STD_LOGIC;
  signal v_csc_core_U0_n_34 : STD_LOGIC;
  signal v_csc_core_U0_n_35 : STD_LOGIC;
  signal v_csc_core_U0_n_36 : STD_LOGIC;
  signal v_csc_core_U0_n_38 : STD_LOGIC;
  signal v_csc_core_U0_n_41 : STD_LOGIC;
  signal v_csc_core_U0_n_42 : STD_LOGIC;
  signal v_csc_core_U0_n_45 : STD_LOGIC;
  signal v_csc_core_U0_stream_csc_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_2_U0_HwReg_height_read : STD_LOGIC;
  signal v_hcresampler_core_2_U0_ap_idle : STD_LOGIC;
  signal v_hcresampler_core_2_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_2_U0_n_7 : STD_LOGIC;
  signal v_hcresampler_core_2_U0_n_8 : STD_LOGIC;
  signal v_hcresampler_core_2_U0_stream_in_hresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_hcresampler_core_2_U0_stream_in_vresampled_read : STD_LOGIC;
  signal v_hcresampler_core_U0_HwReg_width_c19_write : STD_LOGIC;
  signal v_hcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_hcresampler_core_U0_n_31 : STD_LOGIC;
  signal v_hcresampler_core_U0_n_34 : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_csc_read : STD_LOGIC;
  signal v_hcresampler_core_U0_stream_out_hresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_vcresampler_core_1_U0_HwReg_height_c28_write : STD_LOGIC;
  signal v_vcresampler_core_1_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_1_U0_n_34 : STD_LOGIC;
  signal v_vcresampler_core_1_U0_n_8 : STD_LOGIC;
  signal v_vcresampler_core_1_U0_stream_in_read : STD_LOGIC;
  signal v_vcresampler_core_1_U0_stream_in_vresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal v_vcresampler_core_U0_HwReg_width_read : STD_LOGIC;
  signal v_vcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_U0_n_35 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_7 : STD_LOGIC;
  signal v_vcresampler_core_U0_stream_out_hresampled_read : STD_LOGIC;
  signal v_vcresampler_core_U0_stream_out_vresampled_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal yOffset_fu_160_p2 : STD_LOGIC;
  signal y_fu_124_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.bd_85a6_csc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c23_write => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      D(11 downto 0) => HwReg_width_c24_channel_dout(11 downto 0),
      E(0) => ap_NS_fsm(1),
      Q(0) => AXIvideo2MultiPixStream_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cond_reg_343_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_6,
      \cond_reg_343_reg[0]_1\ => HwReg_InVideoFormat_channel_U_n_7,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      empty_n_reg(0) => AXIvideo2MultiPixStream_U0_n_33,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      push => push,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
Block_entry3_proc_U0: entity work.bd_85a6_csc_0_Block_entry3_proc
     port map (
      Block_entry3_proc_U0_ap_continue => Block_entry3_proc_U0_ap_continue,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_return_34 => Block_entry3_proc_U0_ap_return_34,
      Block_entry3_proc_U0_ap_return_36 => Block_entry3_proc_U0_ap_return_36,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      Q(7 downto 0) => InVideoFormat(7 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      ap_done_reg_reg_1(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      ap_done_reg_reg_10(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      ap_done_reg_reg_11(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      ap_done_reg_reg_12(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      ap_done_reg_reg_13(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      ap_done_reg_reg_14(9 downto 0) => Block_entry3_proc_U0_ap_return_15(9 downto 0),
      ap_done_reg_reg_15(5 downto 0) => Block_entry3_proc_U0_ap_return_16(9 downto 4),
      ap_done_reg_reg_2(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      ap_done_reg_reg_3(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      ap_done_reg_reg_4(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      ap_done_reg_reg_5(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      ap_done_reg_reg_6(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      ap_done_reg_reg_7(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      ap_done_reg_reg_8(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      ap_done_reg_reg_9(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \ap_return_10_preg_reg[0]_0\ => CTRL_s_axi_U_n_245,
      \ap_return_10_preg_reg[15]_0\(15 downto 0) => K22(15 downto 0),
      \ap_return_11_preg_reg[15]_0\(15 downto 0) => K23(15 downto 0),
      \ap_return_12_preg_reg[15]_0\(15 downto 0) => K31(15 downto 0),
      \ap_return_13_preg_reg[0]_0\ => CTRL_s_axi_U_n_212,
      \ap_return_13_preg_reg[15]_0\(15 downto 0) => K32(15 downto 0),
      \ap_return_14_preg_reg[15]_0\(15 downto 0) => K33(15 downto 0),
      \ap_return_15_preg_reg[9]_0\(9 downto 0) => ROffset(9 downto 0),
      \ap_return_16_preg_reg[3]_0\(3 downto 0) => ap_return_16_preg(3 downto 0),
      \ap_return_16_preg_reg[3]_1\(3 downto 0) => Block_entry3_proc_U0_ap_return_16(3 downto 0),
      \ap_return_16_preg_reg[9]_0\(5 downto 0) => GOffset(9 downto 4),
      \ap_return_17_preg_reg[9]_0\(9 downto 0) => ap_return_17_preg(9 downto 0),
      \ap_return_17_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_17(9 downto 0),
      \ap_return_18_preg_reg[7]_0\(7 downto 0) => ap_return_18_preg(7 downto 0),
      \ap_return_18_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_18(7 downto 0),
      \ap_return_19_preg_reg[7]_0\(7 downto 0) => ap_return_19_preg(7 downto 0),
      \ap_return_19_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_19(7 downto 0),
      \ap_return_1_preg_reg[7]_0\(7 downto 0) => OutVideoFormat(7 downto 0),
      \ap_return_20_preg_reg[15]_0\(15 downto 0) => ap_return_20_preg(15 downto 0),
      \ap_return_20_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \ap_return_21_preg_reg[15]_0\(15 downto 0) => ap_return_21_preg(15 downto 0),
      \ap_return_21_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \ap_return_22_preg_reg[15]_0\(15 downto 0) => ap_return_22_preg(15 downto 0),
      \ap_return_22_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \ap_return_23_preg_reg[15]_0\(15 downto 0) => ap_return_23_preg(15 downto 0),
      \ap_return_23_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      \ap_return_24_preg_reg[15]_0\(15 downto 0) => ap_return_24_preg(15 downto 0),
      \ap_return_24_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \ap_return_25_preg_reg[15]_0\(15 downto 0) => ap_return_25_preg(15 downto 0),
      \ap_return_25_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \ap_return_26_preg_reg[15]_0\(15 downto 0) => ap_return_26_preg(15 downto 0),
      \ap_return_26_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      \ap_return_27_preg_reg[15]_0\(15 downto 0) => ap_return_27_preg(15 downto 0),
      \ap_return_27_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \ap_return_28_preg_reg[15]_0\(15 downto 0) => ap_return_28_preg(15 downto 0),
      \ap_return_28_preg_reg[15]_1\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \ap_return_29_preg_reg[9]_0\(9 downto 0) => ap_return_29_preg(9 downto 0),
      \ap_return_29_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_29(9 downto 0),
      \ap_return_2_preg_reg[15]_0\(15 downto 0) => ColStart(15 downto 0),
      \ap_return_2_preg_reg[2]_0\ => CTRL_s_axi_U_n_124,
      \ap_return_30_preg_reg[9]_0\(9 downto 0) => ap_return_30_preg(9 downto 0),
      \ap_return_30_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_30(9 downto 0),
      \ap_return_31_preg_reg[9]_0\(9 downto 0) => ap_return_31_preg(9 downto 0),
      \ap_return_31_preg_reg[9]_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_31(9 downto 0),
      \ap_return_32_preg_reg[7]_0\(7 downto 0) => ap_return_32_preg(7 downto 0),
      \ap_return_32_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_32(7 downto 0),
      \ap_return_33_preg_reg[7]_0\(7 downto 0) => ap_return_33_preg(7 downto 0),
      \ap_return_33_preg_reg[7]_1\(7 downto 0) => Block_entry3_proc_U0_ap_return_33(7 downto 0),
      ap_return_34_preg => ap_return_34_preg,
      ap_return_35_preg => ap_return_35_preg,
      ap_return_36_preg => ap_return_36_preg,
      ap_return_37_preg => ap_return_37_preg,
      \ap_return_37_preg_reg[0]_0\(0) => Block_entry3_proc_U0_ap_return_37,
      \ap_return_38_preg_reg[11]_0\(11 downto 0) => ap_return_38_preg(11 downto 0),
      \ap_return_38_preg_reg[11]_1\(11 downto 0) => Block_entry3_proc_U0_ap_return_38(11 downto 0),
      \ap_return_39_preg_reg[11]_0\(11 downto 0) => ap_return_39_preg(11 downto 0),
      \ap_return_39_preg_reg[11]_1\(11 downto 0) => Block_entry3_proc_U0_ap_return_39(11 downto 0),
      \ap_return_3_preg_reg[15]_0\(15 downto 0) => ColEnd(15 downto 0),
      \ap_return_4_preg_reg[0]_0\ => CTRL_s_axi_U_n_14,
      \ap_return_4_preg_reg[15]_0\(15 downto 0) => RowStart(15 downto 0),
      \ap_return_5_preg_reg[15]_0\(15 downto 0) => RowEnd(15 downto 0),
      \ap_return_5_preg_reg[1]_0\ => CTRL_s_axi_U_n_163,
      \ap_return_6_preg_reg[15]_0\(15 downto 0) => K11(15 downto 0),
      \ap_return_7_preg_reg[0]_0\ => CTRL_s_axi_U_n_37,
      \ap_return_7_preg_reg[15]_0\(15 downto 0) => K12(15 downto 0),
      \ap_return_8_preg_reg[15]_0\(15 downto 0) => K13(15 downto 0),
      \ap_return_9_preg_reg[15]_0\(15 downto 0) => K21(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(0) => Block_entry3_proc_U0_ap_return_35
    );
CTRL_s_axi_U: entity work.bd_85a6_csc_0_CTRL_s_axi
     port map (
      Block_entry3_proc_U0_ap_return_34 => Block_entry3_proc_U0_ap_return_34,
      Block_entry3_proc_U0_ap_return_36 => Block_entry3_proc_U0_ap_return_36,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      ColEnd(15 downto 0) => ColEnd(15 downto 0),
      ColStart(15 downto 0) => ColStart(15 downto 0),
      D(11 downto 0) => Block_entry3_proc_U0_ap_return_39(11 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      InVideoFormat(7 downto 0) => InVideoFormat(7 downto 0),
      K11(15 downto 0) => K11(15 downto 0),
      K12(15 downto 0) => K12(15 downto 0),
      K13(15 downto 0) => K13(15 downto 0),
      K21(15 downto 0) => K21(15 downto 0),
      K22(15 downto 0) => K22(15 downto 0),
      K23(15 downto 0) => K23(15 downto 0),
      K31(15 downto 0) => K31(15 downto 0),
      K32(15 downto 0) => K32(15 downto 0),
      K33(15 downto 0) => K33(15 downto 0),
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      OutVideoFormat(7 downto 0) => OutVideoFormat(7 downto 0),
      ROffset(9 downto 0) => ROffset(9 downto 0),
      RowEnd(15 downto 0) => RowEnd(15 downto 0),
      RowStart(15 downto 0) => RowStart(15 downto 0),
      \SRL_SIG_reg[0][11]\(11 downto 0) => ap_return_39_preg(11 downto 0),
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => ap_return_38_preg(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg(0) => Block_entry3_proc_U0_ap_return_37,
      ap_idle => ap_idle,
      \ap_return_16_preg_reg[3]\(3 downto 0) => ap_return_16_preg(3 downto 0),
      \ap_return_17_preg_reg[9]\(9 downto 0) => ap_return_17_preg(9 downto 0),
      \ap_return_18_preg_reg[7]\(7 downto 0) => ap_return_18_preg(7 downto 0),
      \ap_return_19_preg_reg[7]\(7 downto 0) => ap_return_19_preg(7 downto 0),
      \ap_return_20_preg_reg[15]\(15 downto 0) => ap_return_20_preg(15 downto 0),
      \ap_return_21_preg_reg[15]\(15 downto 0) => ap_return_21_preg(15 downto 0),
      \ap_return_22_preg_reg[15]\(15 downto 0) => ap_return_22_preg(15 downto 0),
      \ap_return_23_preg_reg[15]\(15 downto 0) => ap_return_23_preg(15 downto 0),
      \ap_return_24_preg_reg[15]\(15 downto 0) => ap_return_24_preg(15 downto 0),
      \ap_return_25_preg_reg[15]\(15 downto 0) => ap_return_25_preg(15 downto 0),
      \ap_return_26_preg_reg[15]\(15 downto 0) => ap_return_26_preg(15 downto 0),
      \ap_return_27_preg_reg[15]\(15 downto 0) => ap_return_27_preg(15 downto 0),
      \ap_return_28_preg_reg[15]\(15 downto 0) => ap_return_28_preg(15 downto 0),
      \ap_return_29_preg_reg[9]\(9 downto 0) => ap_return_29_preg(9 downto 0),
      \ap_return_30_preg_reg[9]\(9 downto 0) => ap_return_30_preg(9 downto 0),
      \ap_return_31_preg_reg[9]\(9 downto 0) => ap_return_31_preg(9 downto 0),
      \ap_return_32_preg_reg[7]\(7 downto 0) => ap_return_32_preg(7 downto 0),
      \ap_return_33_preg_reg[7]\(7 downto 0) => ap_return_33_preg(7 downto 0),
      ap_return_34_preg => ap_return_34_preg,
      ap_return_35_preg => ap_return_35_preg,
      ap_return_36_preg => ap_return_36_preg,
      ap_return_37_preg => ap_return_37_preg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_bPassThru_420_In_loc_channel => ap_sync_channel_write_bPassThru_420_In_loc_channel,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel => ap_sync_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      if_din(0) => Block_entry3_proc_U0_ap_return_35,
      \int_GOffset_reg[3]_0\(3 downto 0) => Block_entry3_proc_U0_ap_return_16(3 downto 0),
      \int_GOffset_reg[9]_0\(5 downto 0) => GOffset(9 downto 4),
      int_ap_start_reg_rep_0 => CTRL_s_axi_U_n_14,
      int_ap_start_reg_rep_1(11 downto 0) => Block_entry3_proc_U0_ap_return_38(11 downto 0),
      \int_ap_start_reg_rep__0_0\(9 downto 0) => Block_entry3_proc_U0_ap_return_29(9 downto 0),
      \int_ap_start_reg_rep__0_1\ => CTRL_s_axi_U_n_163,
      \int_ap_start_reg_rep__0_2\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \int_ap_start_reg_rep__0_3\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \int_ap_start_reg_rep__1_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      \int_ap_start_reg_rep__1_1\ => CTRL_s_axi_U_n_212,
      \int_ap_start_reg_rep__1_2\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \int_ap_start_reg_rep__2_0\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \int_ap_start_reg_rep__2_1\ => CTRL_s_axi_U_n_245,
      \int_ap_start_reg_rep__2_2\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      \int_ap_start_reg_rep__2_3\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \int_ap_start_reg_rep__3_0\ => CTRL_s_axi_U_n_37,
      \int_ap_start_reg_rep__3_1\(9 downto 0) => Block_entry3_proc_U0_ap_return_30(9 downto 0),
      \int_ap_start_reg_rep__3_2\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \int_ap_start_reg_rep__3_3\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \int_ap_start_reg_rep__4_0\(7 downto 0) => Block_entry3_proc_U0_ap_return_33(7 downto 0),
      \int_ap_start_reg_rep__4_1\ => CTRL_s_axi_U_n_124,
      \int_ap_start_reg_rep__4_2\(7 downto 0) => Block_entry3_proc_U0_ap_return_32(7 downto 0),
      \int_ap_start_reg_rep__4_3\(9 downto 0) => Block_entry3_proc_U0_ap_return_31(9 downto 0),
      \int_ap_start_reg_rep__4_4\(7 downto 0) => Block_entry3_proc_U0_ap_return_19(7 downto 0),
      \int_ap_start_reg_rep__4_5\(7 downto 0) => Block_entry3_proc_U0_ap_return_18(7 downto 0),
      \int_ap_start_reg_rep__4_6\(9 downto 0) => Block_entry3_proc_U0_ap_return_17(9 downto 0),
      interrupt => interrupt,
      mOutPtr17_out => mOutPtr17_out_0,
      pop => pop,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_BOffset_2_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      ap_done_reg_i_2_0 => HwReg_BOffset_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_BOffset_2_channel => ap_sync_channel_write_HwReg_BOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg => CTRL_s_axi_U_n_14,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      empty_n_reg_0 => HwReg_BOffset_2_channel_U_n_7,
      full_n_reg_0 => HwReg_BOffset_2_channel_U_n_5,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_31(9 downto 0),
      int_ap_idle_i_7 => HwReg_width_c24_channel_U_n_7,
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_124,
      \out\(9 downto 0) => HwReg_BOffset_2_channel_dout(9 downto 0)
    );
HwReg_BOffset_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S_0
     port map (
      C(9) => HwReg_BOffset_channel_U_n_9,
      C(8) => HwReg_BOffset_channel_U_n_10,
      C(7) => HwReg_BOffset_channel_U_n_11,
      C(6) => HwReg_BOffset_channel_U_n_12,
      C(5) => HwReg_BOffset_channel_U_n_13,
      C(4) => HwReg_BOffset_channel_U_n_14,
      C(3) => HwReg_BOffset_channel_U_n_15,
      C(2) => HwReg_BOffset_channel_U_n_16,
      C(1) => HwReg_BOffset_channel_U_n_17,
      C(0) => HwReg_BOffset_channel_U_n_18,
      HwReg_BOffset_2_channel_empty_n => HwReg_BOffset_2_channel_empty_n,
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_ClampMin_2_channel_full_n => HwReg_ClampMin_2_channel_full_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      \add_ln89_reg_616[12]_i_3\ => HwReg_ClipMax_2_channel_U_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_BOffset_channel => ap_sync_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      ap_sync_reg_channel_write_HwReg_BOffset_channel_reg => HwReg_BOffset_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_BOffset_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      empty_n_reg_0 => HwReg_BOffset_channel_U_n_7,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_17(9 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_124,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => HwReg_BOffset_2_channel_dout(9 downto 0)
    );
HwReg_ClampMin_2_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d5_S
     port map (
      HwReg_ClampMin_2_channel_empty_n => HwReg_ClampMin_2_channel_empty_n,
      HwReg_ClampMin_2_channel_full_n => HwReg_ClampMin_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ClampMin_2_channel => ap_sync_channel_write_HwReg_ClampMin_2_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg => CTRL_s_axi_U_n_14,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_32(7 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_124,
      \out\(7 downto 0) => HwReg_ClampMin_2_channel_dout(7 downto 0)
    );
HwReg_ClampMin_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d5_S_1
     port map (
      HwReg_BOffset_channel_empty_n => HwReg_BOffset_channel_empty_n,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ClampMin_channel => ap_sync_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_ClampMin_channel_U_n_19,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_18(7 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_124,
      or_ln105_2_reg_1153_pp0_iter3_reg => or_ln105_2_reg_1153_pp0_iter3_reg,
      \out\(3) => HwReg_ClampMin_channel_dout(6),
      \out\(2) => HwReg_ClampMin_channel_dout(4),
      \out\(1) => HwReg_ClampMin_channel_dout(2),
      \out\(0) => HwReg_ClampMin_channel_dout(0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      \select_ln155_1_reg_1253_reg[7]\(7 downto 0) => HwReg_ClampMin_2_channel_dout(7 downto 0)
    );
HwReg_ClipMax_2_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d5_S_2
     port map (
      Block_entry3_proc_U0_ap_continue => Block_entry3_proc_U0_ap_continue,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_ClampMin_channel_empty_n => HwReg_ClampMin_channel_empty_n,
      HwReg_ClampMin_channel_full_n => HwReg_ClampMin_channel_full_n,
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2_0 => HwReg_ClipMax_channel_U_n_17,
      ap_done_reg_reg => HwReg_ClipMax_2_channel_U_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ClipMax_2_channel => ap_sync_channel_write_HwReg_ClipMax_2_channel,
      ap_sync_reg_channel_write_HwReg_ClampMin_channel => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_2_channel => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg => HwReg_BOffset_2_channel_U_n_5,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_0 => HwReg_K33_channel_U_n_5,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_1 => HwReg_K31_channel_U_n_5,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_2 => HwReg_RowEnd_channel_U_n_18,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_3 => HwReg_K11_2_channel_U_n_5,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg_4 => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_ClipMax_2_channel_U_n_7,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_33(7 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_124,
      \out\(7 downto 0) => HwReg_ClipMax_2_channel_dout(7 downto 0)
    );
HwReg_ClipMax_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d5_S_3
     port map (
      HwReg_ClipMax_channel_empty_n => HwReg_ClipMax_channel_empty_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ClipMax_channel => ap_sync_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg => HwReg_ClipMax_channel_U_n_17,
      ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_19(7 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_124,
      or_ln105_2_reg_1153_pp0_iter3_reg => or_ln105_2_reg_1153_pp0_iter3_reg,
      \out\(3) => HwReg_ClipMax_channel_dout(6),
      \out\(2) => HwReg_ClipMax_channel_dout(4),
      \out\(1) => HwReg_ClipMax_channel_dout(2),
      \out\(0) => HwReg_ClipMax_channel_dout(0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      \select_ln155_1_reg_1253_reg[7]\(7 downto 0) => HwReg_ClipMax_2_channel_dout(7 downto 0)
    );
HwReg_ColEnd_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S
     port map (
      DI(0) => HwReg_ColEnd_channel_U_n_5,
      HwReg_ColEnd_channel_empty_n => HwReg_ColEnd_channel_empty_n,
      HwReg_ColEnd_channel_full_n => HwReg_ColEnd_channel_full_n,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      S(0) => HwReg_ColEnd_channel_U_n_22,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ColEnd_channel => ap_sync_channel_write_HwReg_ColEnd_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_ColEnd_channel_U_n_25,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_3(15 downto 0),
      int_ap_idle_reg => HwReg_K11_channel_U_n_7,
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_124,
      \out\(15 downto 0) => HwReg_ColEnd_channel_dout(15 downto 0)
    );
HwReg_ColStart_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_4
     port map (
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_GOffset_2_channel_full_n => HwReg_GOffset_2_channel_full_n,
      S(0) => HwReg_ColStart_channel_U_n_21,
      ap_clk => ap_clk,
      ap_clk_0 => HwReg_ColStart_channel_U_n_5,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ColStart_channel => ap_sync_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      ap_sync_reg_channel_write_HwReg_ColStart_channel_reg => HwReg_ColStart_channel_U_n_22,
      ap_sync_reg_channel_write_HwReg_ColStart_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_2(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_37,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_124,
      \out\(14) => HwReg_ColStart_channel_dout(15),
      \out\(13 downto 0) => HwReg_ColStart_channel_dout(13 downto 0),
      p_0_in(1 downto 0) => p_0_in_18(9 downto 8)
    );
HwReg_GOffset_2_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S_5
     port map (
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_GOffset_2_channel_full_n => HwReg_GOffset_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_GOffset_2_channel => ap_sync_channel_write_HwReg_GOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg => CTRL_s_axi_U_n_14,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_30(9 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_37,
      \out\(9 downto 0) => HwReg_GOffset_2_channel_dout(9 downto 0)
    );
HwReg_GOffset_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S_6
     port map (
      C(9) => HwReg_GOffset_channel_U_n_11,
      C(8) => HwReg_GOffset_channel_U_n_12,
      C(7) => HwReg_GOffset_channel_U_n_13,
      C(6) => HwReg_GOffset_channel_U_n_14,
      C(5) => HwReg_GOffset_channel_U_n_15,
      C(4) => HwReg_GOffset_channel_U_n_16,
      C(3) => HwReg_GOffset_channel_U_n_17,
      C(2) => HwReg_GOffset_channel_U_n_18,
      C(1) => HwReg_GOffset_channel_U_n_19,
      C(0) => HwReg_GOffset_channel_U_n_20,
      HwReg_ColStart_channel_empty_n => HwReg_ColStart_channel_empty_n,
      HwReg_GOffset_2_channel_empty_n => HwReg_GOffset_2_channel_empty_n,
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_height_c26_full_n => HwReg_height_c26_full_n,
      HwReg_height_c27_empty_n => HwReg_height_c27_empty_n,
      HwReg_width_c20_full_n => HwReg_width_c20_full_n,
      HwReg_width_c21_empty_n => HwReg_width_c21_empty_n,
      Q(0) => v_csc_core_U0_n_11,
      \ap_CS_fsm_reg[0]\ => HwReg_GOffset_channel_U_n_9,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_GOffset_channel => ap_sync_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      ap_sync_reg_channel_write_HwReg_GOffset_channel_reg => HwReg_GOffset_channel_U_n_7,
      ap_sync_reg_channel_write_HwReg_GOffset_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      empty_n_reg_0 => HwReg_GOffset_channel_U_n_5,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_16(9 downto 0),
      int_ap_idle_i_4_0 => HwReg_K12_2_channel_U_n_7,
      int_ap_idle_reg => HwReg_BOffset_channel_U_n_7,
      int_ap_idle_reg_0 => HwReg_K32_channel_U_n_7,
      int_ap_idle_reg_1 => HwReg_K21_channel_U_n_7,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_37,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => HwReg_GOffset_2_channel_dout(9 downto 0),
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_2_U0_ap_idle => v_hcresampler_core_2_U0_ap_idle
    );
HwReg_InVideoFormat_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c23_write => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      D(7 downto 0) => Block_entry3_proc_U0_ap_return_0(7 downto 0),
      E(0) => HwReg_InVideoFormat_channel_U_n_8,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_InVideoFormat_channel_full_n => HwReg_InVideoFormat_channel_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_height_c29_full_n => HwReg_height_c29_full_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_8,
      \SRL_SIG_reg[0][7]\ => CTRL_s_axi_U_n_37,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_InVideoFormat_channel => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg => CTRL_s_axi_U_n_14,
      \cond_reg_343_reg[0]\ => HwReg_InVideoFormat_channel_U_n_7,
      \cond_reg_343_reg[0]_0\ => AXIvideo2MultiPixStream_U0_n_6,
      empty_n_reg_0(0) => ap_NS_fsm(1),
      empty_n_reg_1(0) => HwReg_InVideoFormat_channel_U_n_10,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_K11_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_7
     port map (
      HwReg_K11_2_channel_empty_n => HwReg_K11_2_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_K12_2_channel_U_n_5,
      ap_done_reg_i_2_0 => HwReg_ColStart_channel_U_n_22,
      ap_done_reg_i_2_1 => HwReg_GOffset_channel_U_n_7,
      ap_done_reg_i_2_2 => HwReg_K22_channel_U_n_5,
      ap_done_reg_i_2_3 => HwReg_K13_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K11_2_channel => ap_sync_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      ap_sync_reg_channel_write_HwReg_K11_2_channel_reg => HwReg_K11_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K11_2_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_20(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_37,
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0)
    );
HwReg_K11_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_8
     port map (
      A(15) => HwReg_K11_channel_U_n_9,
      A(14) => HwReg_K11_channel_U_n_10,
      A(13) => HwReg_K11_channel_U_n_11,
      A(12) => HwReg_K11_channel_U_n_12,
      A(11) => HwReg_K11_channel_U_n_13,
      A(10) => HwReg_K11_channel_U_n_14,
      A(9) => HwReg_K11_channel_U_n_15,
      A(8) => HwReg_K11_channel_U_n_16,
      A(7) => HwReg_K11_channel_U_n_17,
      A(6) => HwReg_K11_channel_U_n_18,
      A(5) => HwReg_K11_channel_U_n_19,
      A(4) => HwReg_K11_channel_U_n_20,
      A(3) => HwReg_K11_channel_U_n_21,
      A(2) => HwReg_K11_channel_U_n_22,
      A(1) => HwReg_K11_channel_U_n_23,
      A(0) => HwReg_K11_channel_U_n_24,
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K11_channel_full_n => HwReg_K11_channel_full_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K11_channel => ap_sync_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel => ap_sync_reg_channel_write_HwReg_K11_channel,
      ap_sync_reg_channel_write_HwReg_K11_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_K11_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_6(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_37,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K11_2_channel_dout(15 downto 0)
    );
HwReg_K12_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_9
     port map (
      HwReg_K11_channel_empty_n => HwReg_K11_channel_empty_n,
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K12_2_channel => ap_sync_channel_write_HwReg_K12_2_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      ap_sync_reg_channel_write_HwReg_K12_2_channel_reg => HwReg_K12_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K12_2_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      empty_n_reg_0 => HwReg_K12_2_channel_U_n_7,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_21(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_245,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_37,
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0)
    );
HwReg_K12_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_10
     port map (
      A(15 downto 0) => A(15 downto 0),
      HwReg_K12_channel_empty_n => HwReg_K12_channel_empty_n,
      HwReg_K12_channel_full_n => HwReg_K12_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K12_channel => ap_sync_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel => ap_sync_reg_channel_write_HwReg_K12_channel,
      ap_sync_reg_channel_write_HwReg_K12_channel_reg => CTRL_s_axi_U_n_14,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_7(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_37,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K12_2_channel_dout(15 downto 0)
    );
HwReg_K13_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_11
     port map (
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K13_2_channel => ap_sync_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_22(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_245,
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0)
    );
HwReg_K13_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_12
     port map (
      B(15 downto 0) => coef13_fu_478_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_K13_2_channel_full_n => HwReg_K13_2_channel_full_n,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_8 => HwReg_K21_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K13_channel => ap_sync_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K13_2_channel => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel => ap_sync_reg_channel_write_HwReg_K13_channel,
      ap_sync_reg_channel_write_HwReg_K13_channel_reg => CTRL_s_axi_U_n_14,
      full_n_reg_0 => HwReg_K13_channel_U_n_5,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_8(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_245,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => HwReg_K13_2_channel_dout(15 downto 0)
    );
HwReg_K21_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_13
     port map (
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K21_2_channel => ap_sync_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_2_channel => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      ap_sync_reg_channel_write_HwReg_K21_2_channel_reg => HwReg_K21_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K21_2_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_23(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_245,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0)
    );
HwReg_K21_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_14
     port map (
      A(15) => HwReg_K21_channel_U_n_9,
      A(14) => HwReg_K21_channel_U_n_10,
      A(13) => HwReg_K21_channel_U_n_11,
      A(12) => HwReg_K21_channel_U_n_12,
      A(11) => HwReg_K21_channel_U_n_13,
      A(10) => HwReg_K21_channel_U_n_14,
      A(9) => HwReg_K21_channel_U_n_15,
      A(8) => HwReg_K21_channel_U_n_16,
      A(7) => HwReg_K21_channel_U_n_17,
      A(6) => HwReg_K21_channel_U_n_18,
      A(5) => HwReg_K21_channel_U_n_19,
      A(4) => HwReg_K21_channel_U_n_20,
      A(3) => HwReg_K21_channel_U_n_21,
      A(2) => HwReg_K21_channel_U_n_22,
      A(1) => HwReg_K21_channel_U_n_23,
      A(0) => HwReg_K21_channel_U_n_24,
      HwReg_K13_channel_empty_n => HwReg_K13_channel_empty_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K21_channel_full_n => HwReg_K21_channel_full_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      \add_ln89_reg_616[12]_i_3\ => HwReg_K23_2_channel_U_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K21_channel => ap_sync_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel => ap_sync_reg_channel_write_HwReg_K21_channel,
      ap_sync_reg_channel_write_HwReg_K21_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_K21_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_9(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_245,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K21_2_channel_dout(15 downto 0)
    );
HwReg_K22_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_15
     port map (
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K22_2_channel => ap_sync_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_24(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_212,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_245,
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0)
    );
HwReg_K22_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_16
     port map (
      A(15) => HwReg_K22_channel_U_n_9,
      A(14) => HwReg_K22_channel_U_n_10,
      A(13) => HwReg_K22_channel_U_n_11,
      A(12) => HwReg_K22_channel_U_n_12,
      A(11) => HwReg_K22_channel_U_n_13,
      A(10) => HwReg_K22_channel_U_n_14,
      A(9) => HwReg_K22_channel_U_n_15,
      A(8) => HwReg_K22_channel_U_n_16,
      A(7) => HwReg_K22_channel_U_n_17,
      A(6) => HwReg_K22_channel_U_n_18,
      A(5) => HwReg_K22_channel_U_n_19,
      A(4) => HwReg_K22_channel_U_n_20,
      A(3) => HwReg_K22_channel_U_n_21,
      A(2) => HwReg_K22_channel_U_n_22,
      A(1) => HwReg_K22_channel_U_n_23,
      A(0) => HwReg_K22_channel_U_n_24,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_K21_channel_empty_n => HwReg_K21_channel_empty_n,
      HwReg_K22_2_channel_full_n => HwReg_K22_2_channel_full_n,
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_8 => HwReg_K23_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K22_channel => ap_sync_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K22_2_channel => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel => ap_sync_reg_channel_write_HwReg_K22_channel,
      ap_sync_reg_channel_write_HwReg_K22_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_K22_channel_U_n_7,
      full_n_reg_0 => HwReg_K22_channel_U_n_5,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_10(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_245,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K22_2_channel_dout(15 downto 0)
    );
HwReg_K23_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_17
     port map (
      HwReg_K22_channel_empty_n => HwReg_K22_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K23_2_channel => ap_sync_channel_write_HwReg_K23_2_channel,
      ap_sync_reg_channel_write_HwReg_K23_2_channel => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      ap_sync_reg_channel_write_HwReg_K23_2_channel_reg => HwReg_K23_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K23_2_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      empty_n_reg_0 => HwReg_K23_2_channel_U_n_7,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_25(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_212,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0)
    );
HwReg_K23_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_18
     port map (
      B(15 downto 0) => coef23_fu_483_p3(15 downto 0),
      HwReg_K23_channel_empty_n => HwReg_K23_channel_empty_n,
      HwReg_K23_channel_full_n => HwReg_K23_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K23_channel => ap_sync_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel => ap_sync_reg_channel_write_HwReg_K23_channel,
      ap_sync_reg_channel_write_HwReg_K23_channel_reg => CTRL_s_axi_U_n_14,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_11(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_212,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => HwReg_K23_2_channel_dout(15 downto 0)
    );
HwReg_K31_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_19
     port map (
      HwReg_K12_2_channel_empty_n => HwReg_K12_2_channel_empty_n,
      HwReg_K13_2_channel_empty_n => HwReg_K13_2_channel_empty_n,
      HwReg_K21_2_channel_empty_n => HwReg_K21_2_channel_empty_n,
      HwReg_K22_2_channel_empty_n => HwReg_K22_2_channel_empty_n,
      HwReg_K23_2_channel_empty_n => HwReg_K23_2_channel_empty_n,
      HwReg_K31_2_channel_empty_n => HwReg_K31_2_channel_empty_n,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K31_2_channel => ap_sync_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_K31_2_channel_U_n_7,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_26(15 downto 0),
      int_ap_idle_reg => HwReg_BOffset_2_channel_U_n_7,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_212,
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0)
    );
HwReg_K31_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_20
     port map (
      A(15) => HwReg_K31_channel_U_n_7,
      A(14) => HwReg_K31_channel_U_n_8,
      A(13) => HwReg_K31_channel_U_n_9,
      A(12) => HwReg_K31_channel_U_n_10,
      A(11) => HwReg_K31_channel_U_n_11,
      A(10) => HwReg_K31_channel_U_n_12,
      A(9) => HwReg_K31_channel_U_n_13,
      A(8) => HwReg_K31_channel_U_n_14,
      A(7) => HwReg_K31_channel_U_n_15,
      A(6) => HwReg_K31_channel_U_n_16,
      A(5) => HwReg_K31_channel_U_n_17,
      A(4) => HwReg_K31_channel_U_n_18,
      A(3) => HwReg_K31_channel_U_n_19,
      A(2) => HwReg_K31_channel_U_n_20,
      A(1) => HwReg_K31_channel_U_n_21,
      A(0) => HwReg_K31_channel_U_n_22,
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_K31_2_channel_full_n => HwReg_K31_2_channel_full_n,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_K32_2_channel_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K31_channel => ap_sync_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K31_2_channel => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel => ap_sync_reg_channel_write_HwReg_K31_channel,
      ap_sync_reg_channel_write_HwReg_K31_channel_reg => CTRL_s_axi_U_n_14,
      full_n_reg_0 => HwReg_K31_channel_U_n_5,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_12(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_212,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K31_2_channel_dout(15 downto 0)
    );
HwReg_K32_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_21
     port map (
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K32_2_channel => ap_sync_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_2_channel => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      ap_sync_reg_channel_write_HwReg_K32_2_channel_reg => HwReg_K32_2_channel_U_n_5,
      ap_sync_reg_channel_write_HwReg_K32_2_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      full_n_reg_0 => CTRL_s_axi_U_n_212,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_27(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_163,
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0)
    );
HwReg_K32_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_22
     port map (
      A(15) => HwReg_K32_channel_U_n_9,
      A(14) => HwReg_K32_channel_U_n_10,
      A(13) => HwReg_K32_channel_U_n_11,
      A(12) => HwReg_K32_channel_U_n_12,
      A(11) => HwReg_K32_channel_U_n_13,
      A(10) => HwReg_K32_channel_U_n_14,
      A(9) => HwReg_K32_channel_U_n_15,
      A(8) => HwReg_K32_channel_U_n_16,
      A(7) => HwReg_K32_channel_U_n_17,
      A(6) => HwReg_K32_channel_U_n_18,
      A(5) => HwReg_K32_channel_U_n_19,
      A(4) => HwReg_K32_channel_U_n_20,
      A(3) => HwReg_K32_channel_U_n_21,
      A(2) => HwReg_K32_channel_U_n_22,
      A(1) => HwReg_K32_channel_U_n_23,
      A(0) => HwReg_K32_channel_U_n_24,
      HwReg_K31_channel_empty_n => HwReg_K31_channel_empty_n,
      HwReg_K32_2_channel_empty_n => HwReg_K32_2_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K32_channel_full_n => HwReg_K32_channel_full_n,
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      \add_ln89_reg_616[12]_i_3\ => HwReg_ROffset_2_channel_U_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K32_channel => ap_sync_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel => ap_sync_reg_channel_write_HwReg_K32_channel,
      ap_sync_reg_channel_write_HwReg_K32_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_K32_channel_U_n_7,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_13(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_212,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(15 downto 0) => HwReg_K32_2_channel_dout(15 downto 0)
    );
HwReg_K33_2_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_23
     port map (
      HwReg_K33_2_channel_empty_n => HwReg_K33_2_channel_empty_n,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K33_2_channel => ap_sync_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_28(15 downto 0),
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_163,
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0)
    );
HwReg_K33_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_24
     port map (
      B(15 downto 0) => coef33_fu_488_p3(15 downto 0),
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_K33_2_channel_full_n => HwReg_K33_2_channel_full_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_OutVideoFormat_channel_U_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_K33_channel => ap_sync_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_K33_2_channel => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel => ap_sync_reg_channel_write_HwReg_K33_channel,
      ap_sync_reg_channel_write_HwReg_K33_channel_reg => CTRL_s_axi_U_n_14,
      full_n_reg_0 => HwReg_K33_channel_U_n_5,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_14(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_163,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \out\(15 downto 0) => HwReg_K33_2_channel_dout(15 downto 0)
    );
HwReg_OutVideoFormat_channel_U: entity work.bd_85a6_csc_0_fifo_w8_d8_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      HwReg_ROffset_2_channel_full_n => HwReg_ROffset_2_channel_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ap_clk => ap_clk,
      ap_clk_0 => HwReg_OutVideoFormat_channel_U_n_7,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_OutVideoFormat_channel => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg => HwReg_OutVideoFormat_channel_U_n_9,
      ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      \in\(7 downto 0) => Block_entry3_proc_U0_ap_return_1(7 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out_12,
      \mOutPtr[3]_i_3\ => CTRL_s_axi_U_n_163,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg(0),
      \mOutPtr_reg[0]_1\ => MultiPixStream2AXIvideo_U0_n_11,
      \mOutPtr_reg[1]_0\ => MultiPixStream2AXIvideo_U0_n_12,
      push => push_1
    );
HwReg_ROffset_2_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S_25
     port map (
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_ROffset_2_channel_empty_n => HwReg_ROffset_2_channel_empty_n,
      HwReg_ROffset_2_channel_full_n => HwReg_ROffset_2_channel_full_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ROffset_2_channel => ap_sync_channel_write_HwReg_ROffset_2_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_ROffset_2_channel_U_n_7,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_29(9 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[1]_1\ => CTRL_s_axi_U_n_163,
      \out\(9 downto 0) => HwReg_ROffset_2_channel_dout(9 downto 0)
    );
HwReg_ROffset_channel_U: entity work.bd_85a6_csc_0_fifo_w10_d5_S_26
     port map (
      C(9 downto 0) => C(21 downto 12),
      HwReg_GOffset_channel_empty_n => HwReg_GOffset_channel_empty_n,
      HwReg_K32_channel_empty_n => HwReg_K32_channel_empty_n,
      HwReg_K33_channel_empty_n => HwReg_K33_channel_empty_n,
      HwReg_ROffset_channel_empty_n => HwReg_ROffset_channel_empty_n,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_ROffset_channel => ap_sync_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_ROffset_channel_reg => CTRL_s_axi_U_n_14,
      empty_n_reg_0 => HwReg_ROffset_channel_U_n_7,
      empty_n_reg_1 => v_csc_core_U0_n_10,
      \in\(9 downto 0) => Block_entry3_proc_U0_ap_return_15(9 downto 0),
      int_ap_idle_i_2 => HwReg_ClampMin_channel_U_n_19,
      \mOutPtr_reg[1]_0\ => CTRL_s_axi_U_n_163,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      \out\(9 downto 0) => HwReg_ROffset_2_channel_dout(9 downto 0)
    );
HwReg_RowEnd_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_27
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      CO(0) => cmp20_not_fu_432_p2,
      DI(5) => v_csc_core_U0_n_25,
      DI(4) => v_csc_core_U0_n_26,
      DI(3) => v_csc_core_U0_n_27,
      DI(2) => v_csc_core_U0_n_28,
      DI(1) => v_csc_core_U0_n_29,
      DI(0) => v_csc_core_U0_n_30,
      HwReg_ROffset_channel_full_n => HwReg_ROffset_channel_full_n,
      HwReg_RowEnd_channel_empty_n => HwReg_RowEnd_channel_empty_n,
      Q(12 downto 0) => y_fu_124_reg(12 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_2 => HwReg_width_c24_channel_U_n_5,
      ap_done_reg_i_7_0 => HwReg_RowStart_channel_U_n_18,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_RowEnd_channel => ap_sync_channel_write_HwReg_RowEnd_channel,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel0 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      ap_sync_reg_channel_write_HwReg_ROffset_channel => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg => HwReg_RowEnd_channel_U_n_18,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_5(15 downto 0),
      \mOutPtr_reg[1]_0\ => v_csc_core_U0_n_45,
      \mOutPtr_reg[3]_0\ => CTRL_s_axi_U_n_163,
      \out\(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      push => push_13
    );
HwReg_RowStart_channel_U: entity work.bd_85a6_csc_0_fifo_w16_d5_S_28
     port map (
      CO(0) => cmp17_not_fu_426_p2,
      DI(5) => v_csc_core_U0_n_31,
      DI(4) => v_csc_core_U0_n_32,
      DI(3) => v_csc_core_U0_n_33,
      DI(2) => v_csc_core_U0_n_34,
      DI(1) => v_csc_core_U0_n_35,
      DI(0) => v_csc_core_U0_n_36,
      HwReg_RowStart_channel_empty_n => HwReg_RowStart_channel_empty_n,
      HwReg_height_c30_channel_full_n => HwReg_height_c30_channel_full_n,
      Q(12 downto 0) => y_fu_124_reg(12 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_RowStart_channel => ap_sync_channel_write_HwReg_RowStart_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      ap_sync_reg_channel_write_HwReg_RowStart_channel_reg => HwReg_RowStart_channel_U_n_18,
      ap_sync_reg_channel_write_HwReg_RowStart_channel_reg_0 => CTRL_s_axi_U_n_14,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      empty_n_reg_0 => v_csc_core_U0_n_10,
      \in\(15 downto 0) => Block_entry3_proc_U0_ap_return_4(15 downto 0),
      \out\(11 downto 0) => HwReg_RowStart_channel_dout(11 downto 0)
    );
HwReg_height_c25_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S
     port map (
      D(12 downto 0) => add_ln953_fu_174_p2(12 downto 0),
      E(0) => push_2,
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      Q(0) => v_vcresampler_core_U0_n_7,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c25_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      if_dout(0) => bPassThru_420_Out_loc_channel_dout,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
HwReg_height_c26_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_29
     port map (
      D(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      E(0) => push_2,
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c26_empty_n => HwReg_height_c26_empty_n,
      HwReg_height_c26_full_n => HwReg_height_c26_full_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => v_hcresampler_core_U0_n_31,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c27_dout(11 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start
    );
HwReg_height_c27_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_30
     port map (
      E(0) => push_5,
      HwReg_height_c27_empty_n => HwReg_height_c27_empty_n,
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c28_empty_n => HwReg_height_c28_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      Q(0) => v_hcresampler_core_2_U0_n_7,
      \SRL_SIG_reg[0][0]\(0) => \SRL_SIG_reg[0]_4\(0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1]_3\(0),
      \SRL_SIG_reg[1][11]\(10 downto 0) => HwReg_height_c27_dout(11 downto 1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      height_dout(11) => HwReg_height_c27_U_n_11,
      height_dout(10) => HwReg_height_c27_U_n_12,
      height_dout(9) => HwReg_height_c27_U_n_13,
      height_dout(8) => HwReg_height_c27_U_n_14,
      height_dout(7) => HwReg_height_c27_U_n_15,
      height_dout(6) => HwReg_height_c27_U_n_16,
      height_dout(5) => HwReg_height_c27_U_n_17,
      height_dout(4) => HwReg_height_c27_U_n_18,
      height_dout(3) => HwReg_height_c27_U_n_19,
      height_dout(2) => HwReg_height_c27_U_n_20,
      height_dout(1) => HwReg_height_c27_U_n_21,
      height_dout(0) => HwReg_height_c27_dout(0),
      if_din(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      \mOutPtr_reg[1]_0\(1 downto 0) => mOutPtr(1 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start
    );
HwReg_height_c28_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_31
     port map (
      D(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      E(0) => push_6,
      HwReg_height_c27_full_n => HwReg_height_c27_full_n,
      HwReg_height_c28_empty_n => HwReg_height_c28_empty_n,
      HwReg_height_c28_full_n => HwReg_height_c28_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(0) => v_vcresampler_core_1_U0_n_8,
      \SRL_SIG_reg[0][11]\(0) => v_hcresampler_core_2_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0(0) => push_5,
      full_n_reg_0 => HwReg_height_c28_U_n_5,
      if_din(11 downto 0) => HwReg_height_c29_dout(11 downto 0),
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
HwReg_height_c29_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_32
     port map (
      AXIvideo2MultiPixStream_U0_HwReg_width_c23_write => AXIvideo2MultiPixStream_U0_HwReg_width_c23_write,
      D(12 downto 0) => add_ln953_fu_192_p2(12 downto 0),
      E(0) => ap_NS_fsm(1),
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_height_c29_full_n => HwReg_height_c29_full_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      Q(0) => AXIvideo2MultiPixStream_U0_n_8,
      \SRL_SIG_reg[0][11]\(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c29_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      \mOutPtr_reg[1]_0\(0) => HwReg_InVideoFormat_channel_U_n_10,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_height_c30_channel_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_33
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_height_c30_channel_full_n => HwReg_height_c30_channel_full_n,
      \SRL_SIG_reg[0][11]\ => CTRL_s_axi_U_n_14,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_height_c30_channel_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_height_c30_channel => ap_sync_channel_write_HwReg_height_c30_channel,
      ap_sync_reg_channel_write_HwReg_height_c30_channel => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      if_din(11 downto 0) => Block_entry3_proc_U0_ap_return_39(11 downto 0)
    );
HwReg_height_c_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_34
     port map (
      D(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      E(0) => push_10,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_height_c25_dout(11 downto 0),
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
HwReg_width_c19_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_35
     port map (
      D(11 downto 0) => HwReg_width_c19_dout(11 downto 0),
      E(0) => push_2,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_dout(11 downto 0) => HwReg_width_c20_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read
    );
HwReg_width_c20_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_36
     port map (
      D(11 downto 1) => loopWidth_fu_241_p2(12 downto 2),
      D(0) => HwReg_width_c20_U_n_29,
      HwReg_width_c20_dout(11 downto 0) => HwReg_width_c20_dout(11 downto 0),
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      HwReg_width_c20_full_n => HwReg_width_c20_full_n,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      cmp36727_i_fu_253_p2 => cmp36727_i_fu_253_p2,
      if_din(11 downto 0) => HwReg_width_c21_dout(11 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write
    );
HwReg_width_c21_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_37
     port map (
      E(0) => push_5,
      HwReg_width_c21_empty_n => HwReg_width_c21_empty_n,
      HwReg_width_c21_full_n => HwReg_width_c21_full_n,
      Q(1 downto 0) => mOutPtr_9(1 downto 0),
      \SRL_SIG_reg[0][0]\(0) => \SRL_SIG_reg[0]_8\(0),
      \SRL_SIG_reg[1][0]\(0) => \SRL_SIG_reg[1]_7\(0),
      \SRL_SIG_reg[1][11]\(10 downto 0) => HwReg_width_c21_dout(11 downto 1),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_width_c22_dout(11 downto 0),
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      width_dout(11) => HwReg_width_c21_U_n_9,
      width_dout(10) => HwReg_width_c21_U_n_10,
      width_dout(9) => HwReg_width_c21_U_n_11,
      width_dout(8) => HwReg_width_c21_U_n_12,
      width_dout(7) => HwReg_width_c21_U_n_13,
      width_dout(6) => HwReg_width_c21_U_n_14,
      width_dout(5) => HwReg_width_c21_U_n_15,
      width_dout(4) => HwReg_width_c21_U_n_16,
      width_dout(3) => HwReg_width_c21_U_n_17,
      width_dout(2) => HwReg_width_c21_U_n_18,
      width_dout(1) => HwReg_width_c21_U_n_19,
      width_dout(0) => HwReg_width_c21_dout(0)
    );
HwReg_width_c22_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_38
     port map (
      D(11 downto 0) => HwReg_width_c22_dout(11 downto 0),
      E(0) => push_6,
      HwReg_width_c22_empty_n => HwReg_width_c22_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp36727_i_fu_239_p2 => cmp36727_i_fu_239_p2,
      if_din(11 downto 0) => HwReg_width_c23_dout(11 downto 0),
      \mOutPtr_reg[1]_0\(12) => HwReg_width_c22_U_n_18,
      \mOutPtr_reg[1]_0\(11 downto 1) => loopWidth_fu_233_p2(11 downto 1),
      \mOutPtr_reg[1]_0\(0) => HwReg_width_c22_U_n_30,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_width_c23_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_39
     port map (
      D(11 downto 0) => HwReg_width_c24_channel_dout(11 downto 0),
      E(0) => ap_NS_fsm(1),
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      HwReg_width_c23_full_n => HwReg_width_c23_full_n,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_width_c23_dout(11 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[1]_0\(0) => HwReg_InVideoFormat_channel_U_n_8,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write
    );
HwReg_width_c24_channel_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_40
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      D(11 downto 0) => HwReg_width_c24_channel_dout(11 downto 0),
      HwReg_ClipMax_2_channel_empty_n => HwReg_ClipMax_2_channel_empty_n,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      \SRL_SIG_reg[0][11]\ => CTRL_s_axi_U_n_14,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_HwReg_width_c24_channel => ap_sync_channel_write_HwReg_width_c24_channel,
      ap_sync_reg_channel_write_HwReg_width_c24_channel => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      ap_sync_reg_channel_write_HwReg_width_c24_channel_reg => HwReg_width_c24_channel_U_n_5,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      empty_n_reg_0 => HwReg_width_c24_channel_U_n_7,
      if_din(11 downto 0) => Block_entry3_proc_U0_ap_return_38(11 downto 0)
    );
HwReg_width_c_U: entity work.bd_85a6_csc_0_fifo_w12_d2_S_41
     port map (
      D(11 downto 0) => HwReg_width_c_dout(11 downto 0),
      E(0) => push_10,
      HwReg_height_c25_empty_n => HwReg_height_c25_empty_n,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_height_c_full_n => HwReg_height_c_full_n,
      HwReg_width_c19_empty_n => HwReg_width_c19_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      HwReg_width_c_full_n => HwReg_width_c_full_n,
      MultiPixStream2AXIvideo_U0_Height_read => MultiPixStream2AXIvideo_U0_Height_read,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => v_vcresampler_core_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      if_din(11 downto 0) => HwReg_width_c19_dout(11 downto 0),
      \mOutPtr_reg[0]_0\(0) => MultiPixStream2AXIvideo_U0_n_7,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
MultiPixStream2AXIvideo_U0: entity work.bd_85a6_csc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_payload_B_reg[23]\(23 downto 16) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6\(23 downto 16),
      \B_V_data_1_payload_B_reg[23]\(15 downto 8) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6\(15 downto 8),
      \B_V_data_1_payload_B_reg[23]\(7 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6\(7 downto 0),
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      \B_V_data_1_state_reg[1]\ => MultiPixStream2AXIvideo_U0_n_8,
      D(11 downto 0) => HwReg_width_c_dout(11 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_15,
      HwReg_height_c_empty_n => HwReg_height_c_empty_n,
      HwReg_width_c_empty_n => HwReg_width_c_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => MultiPixStream2AXIvideo_U0_n_7,
      SR(0) => MultiPixStream2AXIvideo_U0_Height_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[11]\(11 downto 0) => HwReg_height_c_dout(11 downto 0),
      empty_n_reg => MultiPixStream2AXIvideo_U0_n_12,
      mOutPtr0 => mOutPtr0,
      mOutPtr17_out => mOutPtr17_out_12,
      mOutPtr17_out_0 => mOutPtr17_out_11,
      \mOutPtr_reg[0]\ => MultiPixStream2AXIvideo_U0_n_11,
      \mOutPtr_reg[0]_0\(0) => mOutPtr_reg(0),
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      push => push_1,
      push_1 => push_26,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n
    );
ap_sync_reg_channel_write_HwReg_BOffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_BOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_BOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_BOffset_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ClampMin_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ClampMin_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClampMin_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClampMin_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ClipMax_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ClipMax_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ClipMax_channel,
      Q => ap_sync_reg_channel_write_HwReg_ClipMax_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ColEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColEnd_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ColStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ColStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_ColStart_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_GOffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_GOffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_GOffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_GOffset_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_InVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_InVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_InVideoFormat_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K11_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K11_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K11_channel,
      Q => ap_sync_reg_channel_write_HwReg_K11_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K12_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K12_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K12_channel,
      Q => ap_sync_reg_channel_write_HwReg_K12_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K13_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K13_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K13_channel,
      Q => ap_sync_reg_channel_write_HwReg_K13_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K21_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K21_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K21_channel,
      Q => ap_sync_reg_channel_write_HwReg_K21_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K22_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K22_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K22_channel,
      Q => ap_sync_reg_channel_write_HwReg_K22_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K23_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K23_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K23_channel,
      Q => ap_sync_reg_channel_write_HwReg_K23_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K31_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K31_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K31_channel,
      Q => ap_sync_reg_channel_write_HwReg_K31_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K32_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K32_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K32_channel,
      Q => ap_sync_reg_channel_write_HwReg_K32_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K33_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_K33_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_K33_channel,
      Q => ap_sync_reg_channel_write_HwReg_K33_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_OutVideoFormat_channel,
      Q => ap_sync_reg_channel_write_HwReg_OutVideoFormat_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ROffset_2_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_2_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_2_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_ROffset_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_ROffset_channel,
      Q => ap_sync_reg_channel_write_HwReg_ROffset_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_RowEnd_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowEnd_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowEnd_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_RowStart_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_RowStart_channel,
      Q => ap_sync_reg_channel_write_HwReg_RowStart_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_height_c30_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_height_c30_channel,
      Q => ap_sync_reg_channel_write_HwReg_height_c30_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_HwReg_width_c24_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_HwReg_width_c24_channel,
      Q => ap_sync_reg_channel_write_HwReg_width_c24_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_bPassThru_420_In_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_420_In_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_420_Out_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_In_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_channel_write_bPassThru_422_or_420_Out_loc_channel,
      Q => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      R => HwReg_ClipMax_2_channel_U_n_9
    );
bPassThru_420_In_loc_channel_U: entity work.bd_85a6_csc_0_fifo_w1_d3_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_return_34 => Block_entry3_proc_U0_ap_return_34,
      Q(0) => ap_CS_fsm_state2_25,
      \SRL_SIG_reg[2][0]_srl3\ => CTRL_s_axi_U_n_14,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      icmp_ln953_fu_206_p2 => icmp_ln953_fu_206_p2,
      \mOutPtr0__0\ => \mOutPtr0__0\,
      p_0_in => p_0_in,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
bPassThru_420_Out_loc_channel_U: entity work.bd_85a6_csc_0_fifo_w1_d7_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_start => Block_entry3_proc_U0_ap_start,
      HwReg_InVideoFormat_channel_empty_n => HwReg_InVideoFormat_channel_empty_n,
      HwReg_height_c30_channel_empty_n => HwReg_height_c30_channel_empty_n,
      HwReg_width_c24_channel_empty_n => HwReg_width_c24_channel_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state2_29,
      Q(0) => v_vcresampler_core_U0_n_7,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_i_7 => CTRL_s_axi_U_n_14,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel0 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      empty_n_reg_0 => v_vcresampler_core_U0_n_35,
      icmp_ln953_fu_188_p2 => icmp_ln953_fu_188_p2,
      if_din(0) => Block_entry3_proc_U0_ap_return_35,
      if_dout(0) => bPassThru_420_Out_loc_channel_dout,
      int_ap_idle_i_2_0(0) => AXIvideo2MultiPixStream_U0_n_8,
      int_ap_idle_reg => HwReg_ColEnd_channel_U_n_25,
      int_ap_idle_reg_0 => HwReg_GOffset_channel_U_n_9,
      int_ap_idle_reg_1 => bPassThru_422_or_420_Out_loc_channel_U_n_9,
      int_ap_idle_reg_2 => HwReg_K22_channel_U_n_7,
      int_ap_idle_reg_3 => HwReg_K31_2_channel_U_n_7,
      int_ap_idle_reg_4(0) => MultiPixStream2AXIvideo_U0_n_7,
      int_ap_idle_reg_5 => HwReg_ROffset_channel_U_n_7,
      mOutPtr0 => mOutPtr0_28,
      mOutPtr17_out => mOutPtr17_out_27,
      \mOutPtr_reg[1]_0\ => bPassThru_420_Out_loc_channel_U_n_10,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      yOffset_fu_160_p2 => yOffset_fu_160_p2
    );
bPassThru_422_or_420_In_loc_channel_U: entity work.bd_85a6_csc_0_fifo_w1_d4_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Block_entry3_proc_U0_ap_return_36 => Block_entry3_proc_U0_ap_return_36,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_clk_0 => bPassThru_422_or_420_In_loc_channel_U_n_9,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_422_or_420_In_loc_channel,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      bPassThru_422_or_420_In_loc_channel_full_n => bPassThru_422_or_420_In_loc_channel_full_n,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_14,
      \mOutPtr_reg[1]_0\ => v_hcresampler_core_2_U0_n_8,
      \pop__0\ => \pop__0\,
      push => push_13,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start
    );
bPassThru_422_or_420_Out_loc_channel_U: entity work.bd_85a6_csc_0_fifo_w1_d6_S
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      Q(0) => v_hcresampler_core_U0_n_31,
      \SRL_SIG_reg[5][0]_srl6\ => CTRL_s_axi_U_n_124,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      empty_n_reg_0 => bPassThru_422_or_420_Out_loc_channel_U_n_9,
      int_ap_idle_reg(0) => v_vcresampler_core_1_U0_n_8,
      mOutPtr0 => mOutPtr0_22,
      mOutPtr17_out => mOutPtr17_out_0,
      \mOutPtr_reg[3]_0\ => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      \mOutPtr_reg[3]_1\ => CTRL_s_axi_U_n_14,
      \not_bPassThru_i_reg_445_reg[0]\(0) => Block_entry3_proc_U0_ap_return_37,
      pop => pop,
      select_ln720_fu_229_p3(0) => select_ln720_fu_229_p3(1),
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start
    );
stream_csc_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S
     port map (
      E(0) => v_csc_core_U0_n_42,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out_14,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      push => push_15,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read
    );
stream_in_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S_42
     port map (
      E(0) => AXIvideo2MultiPixStream_U0_n_33,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(23 downto 0) => AXIvideo2MultiPixStream_U0_stream_in_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      push => push,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_full_n => stream_in_full_n,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read
    );
stream_in_hresampled_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S_43
     port map (
      E(0) => v_csc_core_U0_n_38,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n => empty_n,
      empty_n_reg_0 => v_csc_core_U0_n_41,
      \in\(23 downto 0) => v_hcresampler_core_2_U0_stream_in_hresampled_din(23 downto 0),
      mOutPtr0 => mOutPtr0_17,
      mOutPtr17_out => mOutPtr17_out_16,
      \out\(23 downto 0) => stream_in_hresampled_dout(23 downto 0),
      push => push_19,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n
    );
stream_in_vresampled_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S_44
     port map (
      E(0) => v_vcresampler_core_1_U0_n_34,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(23 downto 0) => v_vcresampler_core_1_U0_stream_in_vresampled_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out_23,
      \out\(23 downto 0) => stream_in_vresampled_dout(23 downto 0),
      push => push_24,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
stream_out_hresampled_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S_45
     port map (
      E(0) => v_hcresampler_core_U0_n_34,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_out_hresampled_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out_20,
      \out\(23 downto 0) => stream_out_hresampled_dout(23 downto 0),
      push => push_21,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read
    );
stream_out_vresampled_U: entity work.bd_85a6_csc_0_fifo_w24_d16_S_46
     port map (
      \B_V_data_1_payload_B_reg[23]\ => HwReg_OutVideoFormat_channel_U_n_7,
      E(0) => MultiPixStream2AXIvideo_U0_n_15,
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_clk_0(23 downto 16) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_11_phi_fu_200_p6\(23 downto 16),
      ap_clk_0(15 downto 8) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_7_phi_fu_189_p6\(15 downto 8),
      ap_clk_0(7 downto 0) => \grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120/ap_phi_mux_axi_data_2_phi_fu_178_p6\(7 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_8,
      \in\(23 downto 0) => v_vcresampler_core_U0_stream_out_vresampled_din(23 downto 0),
      mOutPtr17_out => mOutPtr17_out_11,
      push => push_26,
      stream_out_vresampled_empty_n => stream_out_vresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n
    );
v_csc_core_U0: entity work.bd_85a6_csc_0_v_csc_core
     port map (
      A(15 downto 0) => A(15 downto 0),
      B(15 downto 0) => coef13_fu_478_p3(15 downto 0),
      C(9 downto 0) => C(21 downto 12),
      CO(0) => cmp20_not_fu_432_p2,
      DI(0) => HwReg_ColEnd_channel_U_n_5,
      DSP_ALU_INST(15) => HwReg_K11_channel_U_n_9,
      DSP_ALU_INST(14) => HwReg_K11_channel_U_n_10,
      DSP_ALU_INST(13) => HwReg_K11_channel_U_n_11,
      DSP_ALU_INST(12) => HwReg_K11_channel_U_n_12,
      DSP_ALU_INST(11) => HwReg_K11_channel_U_n_13,
      DSP_ALU_INST(10) => HwReg_K11_channel_U_n_14,
      DSP_ALU_INST(9) => HwReg_K11_channel_U_n_15,
      DSP_ALU_INST(8) => HwReg_K11_channel_U_n_16,
      DSP_ALU_INST(7) => HwReg_K11_channel_U_n_17,
      DSP_ALU_INST(6) => HwReg_K11_channel_U_n_18,
      DSP_ALU_INST(5) => HwReg_K11_channel_U_n_19,
      DSP_ALU_INST(4) => HwReg_K11_channel_U_n_20,
      DSP_ALU_INST(3) => HwReg_K11_channel_U_n_21,
      DSP_ALU_INST(2) => HwReg_K11_channel_U_n_22,
      DSP_ALU_INST(1) => HwReg_K11_channel_U_n_23,
      DSP_ALU_INST(0) => HwReg_K11_channel_U_n_24,
      DSP_ALU_INST_0(15 downto 0) => coef23_fu_483_p3(15 downto 0),
      DSP_ALU_INST_1(9) => HwReg_GOffset_channel_U_n_11,
      DSP_ALU_INST_1(8) => HwReg_GOffset_channel_U_n_12,
      DSP_ALU_INST_1(7) => HwReg_GOffset_channel_U_n_13,
      DSP_ALU_INST_1(6) => HwReg_GOffset_channel_U_n_14,
      DSP_ALU_INST_1(5) => HwReg_GOffset_channel_U_n_15,
      DSP_ALU_INST_1(4) => HwReg_GOffset_channel_U_n_16,
      DSP_ALU_INST_1(3) => HwReg_GOffset_channel_U_n_17,
      DSP_ALU_INST_1(2) => HwReg_GOffset_channel_U_n_18,
      DSP_ALU_INST_1(1) => HwReg_GOffset_channel_U_n_19,
      DSP_ALU_INST_1(0) => HwReg_GOffset_channel_U_n_20,
      DSP_ALU_INST_2(15) => HwReg_K22_channel_U_n_9,
      DSP_ALU_INST_2(14) => HwReg_K22_channel_U_n_10,
      DSP_ALU_INST_2(13) => HwReg_K22_channel_U_n_11,
      DSP_ALU_INST_2(12) => HwReg_K22_channel_U_n_12,
      DSP_ALU_INST_2(11) => HwReg_K22_channel_U_n_13,
      DSP_ALU_INST_2(10) => HwReg_K22_channel_U_n_14,
      DSP_ALU_INST_2(9) => HwReg_K22_channel_U_n_15,
      DSP_ALU_INST_2(8) => HwReg_K22_channel_U_n_16,
      DSP_ALU_INST_2(7) => HwReg_K22_channel_U_n_17,
      DSP_ALU_INST_2(6) => HwReg_K22_channel_U_n_18,
      DSP_ALU_INST_2(5) => HwReg_K22_channel_U_n_19,
      DSP_ALU_INST_2(4) => HwReg_K22_channel_U_n_20,
      DSP_ALU_INST_2(3) => HwReg_K22_channel_U_n_21,
      DSP_ALU_INST_2(2) => HwReg_K22_channel_U_n_22,
      DSP_ALU_INST_2(1) => HwReg_K22_channel_U_n_23,
      DSP_ALU_INST_2(0) => HwReg_K22_channel_U_n_24,
      DSP_ALU_INST_3(15) => HwReg_K21_channel_U_n_9,
      DSP_ALU_INST_3(14) => HwReg_K21_channel_U_n_10,
      DSP_ALU_INST_3(13) => HwReg_K21_channel_U_n_11,
      DSP_ALU_INST_3(12) => HwReg_K21_channel_U_n_12,
      DSP_ALU_INST_3(11) => HwReg_K21_channel_U_n_13,
      DSP_ALU_INST_3(10) => HwReg_K21_channel_U_n_14,
      DSP_ALU_INST_3(9) => HwReg_K21_channel_U_n_15,
      DSP_ALU_INST_3(8) => HwReg_K21_channel_U_n_16,
      DSP_ALU_INST_3(7) => HwReg_K21_channel_U_n_17,
      DSP_ALU_INST_3(6) => HwReg_K21_channel_U_n_18,
      DSP_ALU_INST_3(5) => HwReg_K21_channel_U_n_19,
      DSP_ALU_INST_3(4) => HwReg_K21_channel_U_n_20,
      DSP_ALU_INST_3(3) => HwReg_K21_channel_U_n_21,
      DSP_ALU_INST_3(2) => HwReg_K21_channel_U_n_22,
      DSP_ALU_INST_3(1) => HwReg_K21_channel_U_n_23,
      DSP_ALU_INST_3(0) => HwReg_K21_channel_U_n_24,
      DSP_ALU_INST_4(15 downto 0) => coef33_fu_488_p3(15 downto 0),
      DSP_ALU_INST_5(9) => HwReg_BOffset_channel_U_n_9,
      DSP_ALU_INST_5(8) => HwReg_BOffset_channel_U_n_10,
      DSP_ALU_INST_5(7) => HwReg_BOffset_channel_U_n_11,
      DSP_ALU_INST_5(6) => HwReg_BOffset_channel_U_n_12,
      DSP_ALU_INST_5(5) => HwReg_BOffset_channel_U_n_13,
      DSP_ALU_INST_5(4) => HwReg_BOffset_channel_U_n_14,
      DSP_ALU_INST_5(3) => HwReg_BOffset_channel_U_n_15,
      DSP_ALU_INST_5(2) => HwReg_BOffset_channel_U_n_16,
      DSP_ALU_INST_5(1) => HwReg_BOffset_channel_U_n_17,
      DSP_ALU_INST_5(0) => HwReg_BOffset_channel_U_n_18,
      DSP_ALU_INST_6(15) => HwReg_K32_channel_U_n_9,
      DSP_ALU_INST_6(14) => HwReg_K32_channel_U_n_10,
      DSP_ALU_INST_6(13) => HwReg_K32_channel_U_n_11,
      DSP_ALU_INST_6(12) => HwReg_K32_channel_U_n_12,
      DSP_ALU_INST_6(11) => HwReg_K32_channel_U_n_13,
      DSP_ALU_INST_6(10) => HwReg_K32_channel_U_n_14,
      DSP_ALU_INST_6(9) => HwReg_K32_channel_U_n_15,
      DSP_ALU_INST_6(8) => HwReg_K32_channel_U_n_16,
      DSP_ALU_INST_6(7) => HwReg_K32_channel_U_n_17,
      DSP_ALU_INST_6(6) => HwReg_K32_channel_U_n_18,
      DSP_ALU_INST_6(5) => HwReg_K32_channel_U_n_19,
      DSP_ALU_INST_6(4) => HwReg_K32_channel_U_n_20,
      DSP_ALU_INST_6(3) => HwReg_K32_channel_U_n_21,
      DSP_ALU_INST_6(2) => HwReg_K32_channel_U_n_22,
      DSP_ALU_INST_6(1) => HwReg_K32_channel_U_n_23,
      DSP_ALU_INST_6(0) => HwReg_K32_channel_U_n_24,
      DSP_ALU_INST_7(15) => HwReg_K31_channel_U_n_7,
      DSP_ALU_INST_7(14) => HwReg_K31_channel_U_n_8,
      DSP_ALU_INST_7(13) => HwReg_K31_channel_U_n_9,
      DSP_ALU_INST_7(12) => HwReg_K31_channel_U_n_10,
      DSP_ALU_INST_7(11) => HwReg_K31_channel_U_n_11,
      DSP_ALU_INST_7(10) => HwReg_K31_channel_U_n_12,
      DSP_ALU_INST_7(9) => HwReg_K31_channel_U_n_13,
      DSP_ALU_INST_7(8) => HwReg_K31_channel_U_n_14,
      DSP_ALU_INST_7(7) => HwReg_K31_channel_U_n_15,
      DSP_ALU_INST_7(6) => HwReg_K31_channel_U_n_16,
      DSP_ALU_INST_7(5) => HwReg_K31_channel_U_n_17,
      DSP_ALU_INST_7(4) => HwReg_K31_channel_U_n_18,
      DSP_ALU_INST_7(3) => HwReg_K31_channel_U_n_19,
      DSP_ALU_INST_7(2) => HwReg_K31_channel_U_n_20,
      DSP_ALU_INST_7(1) => HwReg_K31_channel_U_n_21,
      DSP_ALU_INST_7(0) => HwReg_K31_channel_U_n_22,
      E(0) => v_csc_core_U0_n_38,
      HwReg_height_c26_full_n => HwReg_height_c26_full_n,
      HwReg_height_c27_empty_n => HwReg_height_c27_empty_n,
      HwReg_width_c20_full_n => HwReg_width_c20_full_n,
      HwReg_width_c21_empty_n => HwReg_width_c21_empty_n,
      Q(0) => v_csc_core_U0_n_11,
      S(0) => HwReg_ColStart_channel_U_n_21,
      \add_ln89_1_reg_621_reg[0]_0\(1 downto 0) => mOutPtr(1 downto 0),
      \add_ln89_1_reg_621_reg[0]_1\(0) => \SRL_SIG_reg[0]_4\(0),
      \add_ln89_1_reg_621_reg[0]_2\(0) => \SRL_SIG_reg[1]_3\(0),
      \add_ln89_reg_616_reg[0]_0\(1 downto 0) => mOutPtr_9(1 downto 0),
      \add_ln89_reg_616_reg[0]_1\(0) => \SRL_SIG_reg[0]_8\(0),
      \add_ln89_reg_616_reg[0]_2\(0) => \SRL_SIG_reg[1]_7\(0),
      \ap_CS_fsm_reg[1]_0\ => v_csc_core_U0_n_10,
      \ap_CS_fsm_reg[1]_1\ => v_csc_core_U0_n_45,
      \ap_CS_fsm_reg[1]_2\ => HwReg_GOffset_channel_U_n_5,
      \ap_CS_fsm_reg[2]_0\ => v_csc_core_U0_n_41,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp17_not_reg_629_reg[0]_0\(0) => cmp17_not_fu_426_p2,
      \cmp17_not_reg_629_reg[0]_1\(11 downto 0) => HwReg_RowStart_channel_dout(11 downto 0),
      \cmp20_not_reg_634_reg[0]_0\(11 downto 0) => HwReg_RowEnd_channel_dout(11 downto 0),
      empty_n => empty_n,
      empty_n_reg(0) => v_csc_core_U0_n_42,
      height_dout(11) => HwReg_height_c27_U_n_11,
      height_dout(10) => HwReg_height_c27_U_n_12,
      height_dout(9) => HwReg_height_c27_U_n_13,
      height_dout(8) => HwReg_height_c27_U_n_14,
      height_dout(7) => HwReg_height_c27_U_n_15,
      height_dout(6) => HwReg_height_c27_U_n_16,
      height_dout(5) => HwReg_height_c27_U_n_17,
      height_dout(4) => HwReg_height_c27_U_n_18,
      height_dout(3) => HwReg_height_c27_U_n_19,
      height_dout(2) => HwReg_height_c27_U_n_20,
      height_dout(1) => HwReg_height_c27_U_n_21,
      height_dout(0) => HwReg_height_c27_dout(0),
      icmp_ln153_1_fu_856_p2_carry(3) => HwReg_ClipMax_channel_dout(6),
      icmp_ln153_1_fu_856_p2_carry(2) => HwReg_ClipMax_channel_dout(4),
      icmp_ln153_1_fu_856_p2_carry(1) => HwReg_ClipMax_channel_dout(2),
      icmp_ln153_1_fu_856_p2_carry(0) => HwReg_ClipMax_channel_dout(0),
      icmp_ln153_1_fu_856_p2_carry_0(3) => HwReg_ClipMax_2_channel_dout(6),
      icmp_ln153_1_fu_856_p2_carry_0(2) => HwReg_ClipMax_2_channel_dout(4),
      icmp_ln153_1_fu_856_p2_carry_0(1) => HwReg_ClipMax_2_channel_dout(2),
      icmp_ln153_1_fu_856_p2_carry_0(0) => HwReg_ClipMax_2_channel_dout(0),
      icmp_ln153_fu_850_p2_carry(3) => HwReg_ClampMin_channel_dout(6),
      icmp_ln153_fu_850_p2_carry(2) => HwReg_ClampMin_channel_dout(4),
      icmp_ln153_fu_850_p2_carry(1) => HwReg_ClampMin_channel_dout(2),
      icmp_ln153_fu_850_p2_carry(0) => HwReg_ClampMin_channel_dout(0),
      icmp_ln153_fu_850_p2_carry_0(3) => HwReg_ClampMin_2_channel_dout(6),
      icmp_ln153_fu_850_p2_carry_0(2) => HwReg_ClampMin_2_channel_dout(4),
      icmp_ln153_fu_850_p2_carry_0(1) => HwReg_ClampMin_2_channel_dout(2),
      icmp_ln153_fu_850_p2_carry_0(0) => HwReg_ClampMin_2_channel_dout(0),
      \in\(23 downto 0) => v_csc_core_U0_stream_csc_din(23 downto 0),
      mOutPtr0 => mOutPtr0_17,
      mOutPtr17_out => mOutPtr17_out_16,
      mOutPtr17_out_0 => mOutPtr17_out_14,
      or_ln105_2_reg_1153 => or_ln105_2_reg_1153,
      \or_ln105_2_reg_1153[0]_i_2\(14) => HwReg_ColStart_channel_dout(15),
      \or_ln105_2_reg_1153[0]_i_2\(13 downto 0) => HwReg_ColStart_channel_dout(13 downto 0),
      \or_ln105_2_reg_1153[0]_i_2_0\(0) => HwReg_ColEnd_channel_U_n_22,
      or_ln105_2_reg_1153_pp0_iter2_reg => or_ln105_2_reg_1153_pp0_iter2_reg,
      or_ln105_2_reg_1153_pp0_iter3_reg => or_ln105_2_reg_1153_pp0_iter3_reg,
      \or_ln105_2_reg_1153_reg[0]\ => HwReg_ColStart_channel_U_n_5,
      \or_ln105_2_reg_1153_reg[0]_0\(15 downto 0) => HwReg_ColEnd_channel_dout(15 downto 0),
      \out\(23 downto 0) => stream_in_hresampled_dout(23 downto 0),
      p_0_in0_in(7 downto 0) => p_0_in0_in(7 downto 0),
      p_0_in1_in(7 downto 0) => p_0_in1_in(7 downto 0),
      push => push_15,
      push_1 => push_19,
      stream_csc_empty_n => stream_csc_empty_n,
      stream_csc_full_n => stream_csc_full_n,
      stream_in_hresampled_empty_n => stream_in_hresampled_empty_n,
      v_csc_core_U0_HwReg_width_c20_write => v_csc_core_U0_HwReg_width_c20_write,
      v_csc_core_U0_ap_start => v_csc_core_U0_ap_start,
      v_hcresampler_core_U0_stream_csc_read => v_hcresampler_core_U0_stream_csc_read,
      width_dout(11) => HwReg_width_c21_U_n_9,
      width_dout(10) => HwReg_width_c21_U_n_10,
      width_dout(9) => HwReg_width_c21_U_n_11,
      width_dout(8) => HwReg_width_c21_U_n_12,
      width_dout(7) => HwReg_width_c21_U_n_13,
      width_dout(6) => HwReg_width_c21_U_n_14,
      width_dout(5) => HwReg_width_c21_U_n_15,
      width_dout(4) => HwReg_width_c21_U_n_16,
      width_dout(3) => HwReg_width_c21_U_n_17,
      width_dout(2) => HwReg_width_c21_U_n_18,
      width_dout(1) => HwReg_width_c21_U_n_19,
      width_dout(0) => HwReg_width_c21_dout(0),
      \x_fu_140_reg[9]\(1 downto 0) => p_0_in_18(9 downto 8),
      \y_fu_124_reg[11]_0\(5) => v_csc_core_U0_n_25,
      \y_fu_124_reg[11]_0\(4) => v_csc_core_U0_n_26,
      \y_fu_124_reg[11]_0\(3) => v_csc_core_U0_n_27,
      \y_fu_124_reg[11]_0\(2) => v_csc_core_U0_n_28,
      \y_fu_124_reg[11]_0\(1) => v_csc_core_U0_n_29,
      \y_fu_124_reg[11]_0\(0) => v_csc_core_U0_n_30,
      \y_fu_124_reg[11]_1\(5) => v_csc_core_U0_n_31,
      \y_fu_124_reg[11]_1\(4) => v_csc_core_U0_n_32,
      \y_fu_124_reg[11]_1\(3) => v_csc_core_U0_n_33,
      \y_fu_124_reg[11]_1\(2) => v_csc_core_U0_n_34,
      \y_fu_124_reg[11]_1\(1) => v_csc_core_U0_n_35,
      \y_fu_124_reg[11]_1\(0) => v_csc_core_U0_n_36,
      \y_fu_124_reg[12]_0\(12 downto 0) => y_fu_124_reg(12 downto 0)
    );
v_hcresampler_core_2_U0: entity work.bd_85a6_csc_0_v_hcresampler_core_2
     port map (
      D(12) => HwReg_width_c22_U_n_18,
      D(11 downto 1) => loopWidth_fu_233_p2(11 downto 1),
      D(0) => HwReg_width_c22_U_n_30,
      \HwReg_width_read_reg_411_reg[11]_0\(11 downto 0) => HwReg_width_c22_dout(11 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => v_hcresampler_core_2_U0_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_In_loc_channel_dout => bPassThru_422_or_420_In_loc_channel_dout,
      cmp36727_i_fu_239_p2 => cmp36727_i_fu_239_p2,
      \in\(23 downto 0) => v_hcresampler_core_2_U0_stream_in_hresampled_din(23 downto 0),
      \loopHeight_reg_406_reg[11]_0\ => v_hcresampler_core_2_U0_n_8,
      \loopHeight_reg_406_reg[11]_1\(11 downto 0) => HwReg_height_c28_dout(11 downto 0),
      \out\(23 downto 0) => stream_in_vresampled_dout(23 downto 0),
      \pop__0\ => \pop__0\,
      push => push_19,
      \select_ln685_reg_416_reg[2]_0\ => bPassThru_422_or_420_In_loc_channel_U_n_9,
      stream_in_hresampled_full_n => stream_in_hresampled_full_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      v_hcresampler_core_2_U0_HwReg_height_read => v_hcresampler_core_2_U0_HwReg_height_read,
      v_hcresampler_core_2_U0_ap_idle => v_hcresampler_core_2_U0_ap_idle,
      v_hcresampler_core_2_U0_ap_start => v_hcresampler_core_2_U0_ap_start,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read
    );
v_hcresampler_core_U0: entity work.bd_85a6_csc_0_v_hcresampler_core
     port map (
      D(11 downto 1) => loopWidth_fu_241_p2(12 downto 2),
      D(0) => HwReg_width_c20_U_n_29,
      E(0) => v_hcresampler_core_U0_stream_csc_read,
      HwReg_height_c25_full_n => HwReg_height_c25_full_n,
      HwReg_height_c26_empty_n => HwReg_height_c26_empty_n,
      HwReg_width_c19_full_n => HwReg_width_c19_full_n,
      HwReg_width_c20_dout(11 downto 0) => HwReg_width_c20_dout(11 downto 0),
      HwReg_width_c20_empty_n => HwReg_width_c20_empty_n,
      Q(0) => v_hcresampler_core_U0_n_31,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bPassThru_422_or_420_Out_loc_channel_dout => bPassThru_422_or_420_Out_loc_channel_dout,
      bPassThru_422_or_420_Out_loc_channel_full_n => bPassThru_422_or_420_Out_loc_channel_full_n,
      cmp36727_i_fu_253_p2 => cmp36727_i_fu_253_p2,
      empty_n_reg(0) => v_hcresampler_core_U0_n_34,
      full_n_reg => CTRL_s_axi_U_n_14,
      full_n_reg_0 => ap_sync_reg_channel_write_bPassThru_422_or_420_Out_loc_channel_reg_n_5,
      \in\(23 downto 0) => v_hcresampler_core_U0_stream_out_hresampled_din(23 downto 0),
      \loopHeight_reg_425_reg[11]_0\(11 downto 0) => HwReg_height_c26_dout(11 downto 0),
      mOutPtr0 => mOutPtr0_22,
      mOutPtr17_out => mOutPtr17_out_20,
      \out\(23 downto 0) => stream_csc_dout(23 downto 0),
      pop => pop,
      push => push_21,
      select_ln720_fu_229_p3(0) => select_ln720_fu_229_p3(1),
      stream_csc_empty_n => stream_csc_empty_n,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_hresampled_full_n => stream_out_hresampled_full_n,
      v_hcresampler_core_U0_HwReg_width_c19_write => v_hcresampler_core_U0_HwReg_width_c19_write,
      v_hcresampler_core_U0_ap_start => v_hcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read
    );
v_vcresampler_core_1_U0: entity work.bd_85a6_csc_0_v_vcresampler_core_1
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      D(11 downto 0) => HwReg_width_c23_dout(11 downto 0),
      E(0) => v_vcresampler_core_1_U0_n_34,
      HwReg_height_c28_full_n => HwReg_height_c28_full_n,
      HwReg_height_c29_empty_n => HwReg_height_c29_empty_n,
      HwReg_width_c22_full_n => HwReg_width_c22_full_n,
      HwReg_width_c23_empty_n => HwReg_width_c23_empty_n,
      Q(1) => ap_CS_fsm_state2_25,
      Q(0) => v_vcresampler_core_1_U0_n_8,
      \add_ln953_reg_321_reg[12]_0\(12 downto 0) => add_ln953_fu_192_p2(12 downto 0),
      \ap_CS_fsm_reg[1]_0\ => HwReg_height_c28_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_channel_write_bPassThru_420_In_loc_channel => ap_sync_reg_channel_write_bPassThru_420_In_loc_channel,
      bPassThru_420_In_loc_channel_dout => bPassThru_420_In_loc_channel_dout,
      bPassThru_420_In_loc_channel_full_n => bPassThru_420_In_loc_channel_full_n,
      icmp_ln953_fu_206_p2 => icmp_ln953_fu_206_p2,
      \in\(23 downto 0) => v_vcresampler_core_1_U0_stream_in_vresampled_din(23 downto 0),
      \mOutPtr0__0\ => \mOutPtr0__0\,
      mOutPtr17_out => mOutPtr17_out_23,
      \out\(23 downto 0) => stream_in_dout(23 downto 0),
      p_0_in => p_0_in,
      push => push_24,
      stream_in_empty_n => stream_in_empty_n,
      stream_in_vresampled_empty_n => stream_in_vresampled_empty_n,
      stream_in_vresampled_full_n => stream_in_vresampled_full_n,
      v_hcresampler_core_2_U0_stream_in_vresampled_read => v_hcresampler_core_2_U0_stream_in_vresampled_read,
      v_vcresampler_core_1_U0_HwReg_height_c28_write => v_vcresampler_core_1_U0_HwReg_height_c28_write,
      v_vcresampler_core_1_U0_ap_start => v_vcresampler_core_1_U0_ap_start,
      v_vcresampler_core_1_U0_stream_in_read => v_vcresampler_core_1_U0_stream_in_read,
      \zext_ln951_reg_316_reg[11]_0\(11 downto 0) => HwReg_height_c29_dout(11 downto 0)
    );
v_vcresampler_core_U0: entity work.bd_85a6_csc_0_v_vcresampler_core
     port map (
      Block_entry3_proc_U0_ap_done => Block_entry3_proc_U0_ap_done,
      D(11 downto 0) => HwReg_width_c19_dout(11 downto 0),
      Q(1) => ap_CS_fsm_state2_29,
      Q(0) => v_vcresampler_core_U0_n_7,
      \add_ln953_reg_294_reg[12]_0\(12 downto 0) => add_ln953_fu_174_p2(12 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_channel_write_bPassThru_420_Out_loc_channel0 => ap_sync_channel_write_bPassThru_420_Out_loc_channel0,
      ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel => ap_sync_reg_channel_write_bPassThru_420_Out_loc_channel,
      bPassThru_420_Out_loc_channel_full_n => bPassThru_420_Out_loc_channel_full_n,
      empty_n_reg => v_vcresampler_core_U0_n_35,
      empty_n_reg_0 => bPassThru_420_Out_loc_channel_U_n_10,
      icmp_ln953_fu_188_p2 => icmp_ln953_fu_188_p2,
      if_dout(0) => bPassThru_420_Out_loc_channel_dout,
      \in\(23 downto 0) => v_vcresampler_core_U0_stream_out_vresampled_din(23 downto 0),
      mOutPtr0 => mOutPtr0_28,
      mOutPtr17_out => mOutPtr17_out_27,
      \out\(23 downto 0) => stream_out_hresampled_dout(23 downto 0),
      push => push_26,
      stream_out_hresampled_empty_n => stream_out_hresampled_empty_n,
      stream_out_vresampled_full_n => stream_out_vresampled_full_n,
      v_vcresampler_core_U0_HwReg_width_read => v_vcresampler_core_U0_HwReg_width_read,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_stream_out_hresampled_read => v_vcresampler_core_U0_stream_out_hresampled_read,
      yOffset_fu_160_p2 => yOffset_fu_160_p2,
      \zext_ln951_reg_289_reg[11]_0\(11 downto 0) => HwReg_height_c25_dout(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_85a6_csc_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_85a6_csc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_85a6_csc_0 : entity is "bd_85a6_csc_0,bd_85a6_csc_0_v_csc,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_85a6_csc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_85a6_csc_0 : entity is "bd_85a6_csc_0_v_csc,Vivado 2023.1";
  attribute hls_module : string;
  attribute hls_module of bd_85a6_csc_0 : entity is "yes";
end bd_85a6_csc_0;

architecture STRUCTURE of bd_85a6_csc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 9;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 187481262, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 9, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 187481262, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 187481262, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 187481262, PHASE 0.0, CLK_DOMAIN mpsoc_preset_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_85a6_csc_0_v_csc
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(8 downto 0) => s_axi_CTRL_ARADDR(8 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(8 downto 0) => s_axi_CTRL_AWADDR(8 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(23 downto 0) => s_axis_video_TDATA(23 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(2 downto 0) => B"000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(2 downto 0) => B"000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
