/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vfd_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 5:36p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_vfd_0.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 5:36p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_VFD_0_H__
#define BCHP_VFD_0_H__

/***************************************************************************
 *VFD_0 - Video Feeder 0 Registers
 ***************************************************************************/
#define BCHP_VFD_0_REVISION_ID                   0x00601000 /* MPEG/Video Feeder Revision Register */
#define BCHP_VFD_0_FEEDER_CNTL                   0x00601004 /* MPEG/Video Feeder Control Register */
#define BCHP_VFD_0_FIXED_COLOUR                  0x00601008 /* MPEG/Video Feeder Fixed Colour Value Register */
#define BCHP_VFD_0_LAC_CNTL                      0x0060100c /* MPEG/Video Feeder LAC Control Register */
#define BCHP_VFD_0_STRIDE                        0x00601010 /* MPEG/Video Feeder Stride Register */
#define BCHP_VFD_0_DISP_HSIZE                    0x00601014 /* MPEG/Video Feeder Horizontal Display Size Register */
#define BCHP_VFD_0_DISP_VSIZE                    0x00601018 /* MPEG/Video Feeder Vertical Display Size Register */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0          0x0060101c /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_VFD_0_US_422_TO_444_DERING          0x00601020 /* MPEG/Video Feeder 4:2:2 to 4:4:4 Conversion Register */
#define BCHP_VFD_0_DATA_MODE                     0x00601024 /* MPEG/Video Feeder Data Mode Register */
#define BCHP_VFD_0_PIC_OFFSET                    0x00601028 /* MPEG/Video Feeder Picture Offset Register */
#define BCHP_VFD_0_BYTE_ORDER                    0x0060102c /* 8bit YCbCr PACKED_NEW Format byte order control */
#define BCHP_VFD_0_PIC_FEED_CMD                  0x00601030 /* MPEG/Video Feeder Picture Feed Command Register */
#define BCHP_VFD_0_FEED_STATUS                   0x00601058 /* MPEG/Video Feeder Feed Status Register */
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0      0x0060105c /* MPEG/Video Feeder Line Address Computer Line Address0 Register */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL            0x00601068 /* MPEG/Video Feeder Line Address Computer Line Feed Control Register */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x0060106c /* MPEG/Video Feeder Timeout and Repeat Picture Control Register */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL     0x00601070 /* MPEG/Video Feeder BVB Receiver Stall Timeout Control Register */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS 0x00601074 /* MPEG/Video Feeder Error Interrupt Status Register */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR 0x00601078 /* MPEG/Video Feeder Error Interrupt Status Clear Register */
#define BCHP_VFD_0_FEEDER_BVB_STATUS             0x0060107c /* MPEG/Video Feeder BVB Status Register */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR         0x00601080 /* MPEG/Video Feeder BVB Status Clear Register */
#define BCHP_VFD_0_TEST_MODE_CNTL                0x00601084 /* MPEG/Video Feeder Test Mode Control Register */
#define BCHP_VFD_0_BVB_SAMPLE_DATA               0x00601088 /* MPEG/Video Feeder BVB Output Sample Data Register */
#define BCHP_VFD_0_TEST_PORT_CNTL                0x0060108c /* MPEG/Video Feeder Test port Control Register */
#define BCHP_VFD_0_TEST_PORT_DATA                0x00601090 /* MPEG/Video Feeder Test port Data Register */
#define BCHP_VFD_0_CFG_STATUS                    0x00601094 /* MPEG/Video Feeder Hardware Configuration Register */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R        0x00601150 /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_VFD_0_SCRATCH_REGISTER_1            0x006011fc /* MPEG/Video Feeder Scratch 1 Register */
#define BCHP_VFD_0_SCRATCH_REGISTER_0            0x006011f8 /* Video Feeder Scratch 0 Register */

/***************************************************************************
 *REVISION_ID - MPEG/Video Feeder Revision Register
 ***************************************************************************/
/* VFD_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_VFD_0_REVISION_ID_reserved0_MASK                      0xffff0000
#define BCHP_VFD_0_REVISION_ID_reserved0_SHIFT                     16

/* VFD_0 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_VFD_0_REVISION_ID_MAJOR_MASK                          0x0000ff00
#define BCHP_VFD_0_REVISION_ID_MAJOR_SHIFT                         8
#define BCHP_VFD_0_REVISION_ID_MAJOR_DEFAULT                       0x00000001

/* VFD_0 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_VFD_0_REVISION_ID_MINOR_MASK                          0x000000ff
#define BCHP_VFD_0_REVISION_ID_MINOR_SHIFT                         0
#define BCHP_VFD_0_REVISION_ID_MINOR_DEFAULT                       0x00000000

/***************************************************************************
 *FEEDER_CNTL - MPEG/Video Feeder Control Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_CNTL :: reserved0 [31:14] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_MASK                      0xffffc000
#define BCHP_VFD_0_FEEDER_CNTL_reserved0_SHIFT                     14

/* VFD_0 :: FEEDER_CNTL :: MEM_VIDEO [13:11] */
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MASK                      0x00003800
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_SHIFT                     11
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_DEFAULT                   0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_2D                   0
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_OVER_UNDER        2
#define BCHP_VFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_DUAL_POINTER      3

/* VFD_0 :: FEEDER_CNTL :: BVB_VIDEO [10:08] */
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MASK                      0x00000700
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_SHIFT                     8
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_DEFAULT                   0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_2D                   0
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_VFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_OVER_UNDER        2

/* VFD_0 :: FEEDER_CNTL :: reserved1 [07:06] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved1_MASK                      0x000000c0
#define BCHP_VFD_0_FEEDER_CNTL_reserved1_SHIFT                     6

/* VFD_0 :: FEEDER_CNTL :: PIXEL_SATURATION_ENABLE [05:05] */
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_MASK        0x00000020
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_SHIFT       5
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_DEFAULT     0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_OFF         0
#define BCHP_VFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_ON          1

/* VFD_0 :: FEEDER_CNTL :: FIXED_COLOUR_ENABLE [04:04] */
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_MASK            0x00000010
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_SHIFT           4
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_DEFAULT         0x00000000
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_OFF             0
#define BCHP_VFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_ON              1

/* VFD_0 :: FEEDER_CNTL :: reserved2 [03:02] */
#define BCHP_VFD_0_FEEDER_CNTL_reserved2_MASK                      0x0000000c
#define BCHP_VFD_0_FEEDER_CNTL_reserved2_SHIFT                     2

/* VFD_0 :: FEEDER_CNTL :: IMAGE_FORMAT [01:00] */
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_MASK                   0x00000003
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_SHIFT                  0
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_DEFAULT                0x00000001
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_PACKED                 1
#define BCHP_VFD_0_FEEDER_CNTL_IMAGE_FORMAT_YUV444                 2

/***************************************************************************
 *FIXED_COLOUR - MPEG/Video Feeder Fixed Colour Value Register
 ***************************************************************************/
/* VFD_0 :: FIXED_COLOUR :: reserved0 [31:24] */
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_MASK                     0xff000000
#define BCHP_VFD_0_FIXED_COLOUR_reserved0_SHIFT                    24

/* VFD_0 :: FIXED_COLOUR :: LUMA [23:16] */
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_MASK                          0x00ff0000
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_SHIFT                         16
#define BCHP_VFD_0_FIXED_COLOUR_LUMA_DEFAULT                       0x00000010

/* VFD_0 :: FIXED_COLOUR :: CB [15:08] */
#define BCHP_VFD_0_FIXED_COLOUR_CB_MASK                            0x0000ff00
#define BCHP_VFD_0_FIXED_COLOUR_CB_SHIFT                           8
#define BCHP_VFD_0_FIXED_COLOUR_CB_DEFAULT                         0x00000080

/* VFD_0 :: FIXED_COLOUR :: CR [07:00] */
#define BCHP_VFD_0_FIXED_COLOUR_CR_MASK                            0x000000ff
#define BCHP_VFD_0_FIXED_COLOUR_CR_SHIFT                           0
#define BCHP_VFD_0_FIXED_COLOUR_CR_DEFAULT                         0x00000080

/***************************************************************************
 *LAC_CNTL - MPEG/Video Feeder LAC Control Register
 ***************************************************************************/
/* VFD_0 :: LAC_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_LAC_CNTL_reserved0_MASK                         0xfffffff8
#define BCHP_VFD_0_LAC_CNTL_reserved0_SHIFT                        3

/* VFD_0 :: LAC_CNTL :: OUTPUT_FIELD_POLARITY [02:02] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_MASK             0x00000004
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_SHIFT            2
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_DEFAULT          0x00000000
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_TOP              0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_BOTTOM           1

/* VFD_0 :: LAC_CNTL :: OUTPUT_TYPE [01:01] */
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_MASK                       0x00000002
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_SHIFT                      1
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_DEFAULT                    0x00000000
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_INTERLACED                 0
#define BCHP_VFD_0_LAC_CNTL_OUTPUT_TYPE_PROGRESSIVE                1

/* VFD_0 :: LAC_CNTL :: reserved1 [00:00] */
#define BCHP_VFD_0_LAC_CNTL_reserved1_MASK                         0x00000001
#define BCHP_VFD_0_LAC_CNTL_reserved1_SHIFT                        0

/***************************************************************************
 *STRIDE - MPEG/Video Feeder Stride Register
 ***************************************************************************/
/* VFD_0 :: STRIDE :: reserved0 [31:16] */
#define BCHP_VFD_0_STRIDE_reserved0_MASK                           0xffff0000
#define BCHP_VFD_0_STRIDE_reserved0_SHIFT                          16

/* VFD_0 :: STRIDE :: LINE_STRIDE [15:00] */
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_MASK                         0x0000ffff
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_SHIFT                        0
#define BCHP_VFD_0_STRIDE_LINE_STRIDE_DEFAULT                      0x00000b40

/***************************************************************************
 *DISP_HSIZE - MPEG/Video Feeder Horizontal Display Size Register
 ***************************************************************************/
/* VFD_0 :: DISP_HSIZE :: reserved0 [31:13] */
#define BCHP_VFD_0_DISP_HSIZE_reserved0_MASK                       0xffffe000
#define BCHP_VFD_0_DISP_HSIZE_reserved0_SHIFT                      13

/* VFD_0 :: DISP_HSIZE :: VALUE [12:00] */
#define BCHP_VFD_0_DISP_HSIZE_VALUE_MASK                           0x00001fff
#define BCHP_VFD_0_DISP_HSIZE_VALUE_SHIFT                          0
#define BCHP_VFD_0_DISP_HSIZE_VALUE_DEFAULT                        0x00000780

/***************************************************************************
 *DISP_VSIZE - MPEG/Video Feeder Vertical Display Size Register
 ***************************************************************************/
/* VFD_0 :: DISP_VSIZE :: reserved0 [31:13] */
#define BCHP_VFD_0_DISP_VSIZE_reserved0_MASK                       0xffffe000
#define BCHP_VFD_0_DISP_VSIZE_reserved0_SHIFT                      13

/* VFD_0 :: DISP_VSIZE :: VALUE [12:00] */
#define BCHP_VFD_0_DISP_VSIZE_VALUE_MASK                           0x00001fff
#define BCHP_VFD_0_DISP_VSIZE_VALUE_SHIFT                          0
#define BCHP_VFD_0_DISP_VSIZE_VALUE_DEFAULT                        0x00000438

/***************************************************************************
 *PICTURE0_LINE_ADDR_0 - MPEG/Video Feeder Line Address0 Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LINE_ADDR_0 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_MASK      0xffffffff
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_SHIFT     0
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_LUMA_CHROMA_ADDR_DEFAULT   0x00000000

/***************************************************************************
 *US_422_TO_444_DERING - MPEG/Video Feeder 4:2:2 to 4:4:4 Conversion Register
 ***************************************************************************/
/* VFD_0 :: US_422_TO_444_DERING :: reserved0 [31:05] */
#define BCHP_VFD_0_US_422_TO_444_DERING_reserved0_MASK             0xffffffe0
#define BCHP_VFD_0_US_422_TO_444_DERING_reserved0_SHIFT            5

/* VFD_0 :: US_422_TO_444_DERING :: RING_MODE [04:04] */
#define BCHP_VFD_0_US_422_TO_444_DERING_RING_MODE_MASK             0x00000010
#define BCHP_VFD_0_US_422_TO_444_DERING_RING_MODE_SHIFT            4
#define BCHP_VFD_0_US_422_TO_444_DERING_RING_MODE_DEFAULT          0x00000000

/* VFD_0 :: US_422_TO_444_DERING :: DERING_EN [03:03] */
#define BCHP_VFD_0_US_422_TO_444_DERING_DERING_EN_MASK             0x00000008
#define BCHP_VFD_0_US_422_TO_444_DERING_DERING_EN_SHIFT            3
#define BCHP_VFD_0_US_422_TO_444_DERING_DERING_EN_DEFAULT          0x00000000
#define BCHP_VFD_0_US_422_TO_444_DERING_DERING_EN_DISABLE          0
#define BCHP_VFD_0_US_422_TO_444_DERING_DERING_EN_ENABLE           1

/* VFD_0 :: US_422_TO_444_DERING :: UNBIASED_ROUND_ENABLE [02:02] */
#define BCHP_VFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_MASK 0x00000004
#define BCHP_VFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_SHIFT 2
#define BCHP_VFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_DISABLE 0
#define BCHP_VFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_ENABLE 1

/* VFD_0 :: US_422_TO_444_DERING :: FILT_CTRL [01:00] */
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_MASK             0x00000003
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_SHIFT            0
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_DEFAULT          0x00000000
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_LINEAR_INTERPOLATION 0
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_MULTI_TAPS_FILTERING 1
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_CHROMA_DUPLICATION 2
#define BCHP_VFD_0_US_422_TO_444_DERING_FILT_CTRL_TEN_TAPS_FILTERING 3

/***************************************************************************
 *DATA_MODE - MPEG/Video Feeder Data Mode Register
 ***************************************************************************/
/* VFD_0 :: DATA_MODE :: reserved0 [31:02] */
#define BCHP_VFD_0_DATA_MODE_reserved0_MASK                        0xfffffffc
#define BCHP_VFD_0_DATA_MODE_reserved0_SHIFT                       2

/* VFD_0 :: DATA_MODE :: FULL_PACKING_MODE [01:01] */
#define BCHP_VFD_0_DATA_MODE_FULL_PACKING_MODE_MASK                0x00000002
#define BCHP_VFD_0_DATA_MODE_FULL_PACKING_MODE_SHIFT               1
#define BCHP_VFD_0_DATA_MODE_FULL_PACKING_MODE_DEFAULT             0x00000000
#define BCHP_VFD_0_DATA_MODE_FULL_PACKING_MODE_OFF                 0
#define BCHP_VFD_0_DATA_MODE_FULL_PACKING_MODE_ON                  1

/* VFD_0 :: DATA_MODE :: PIXEL_WIDTH [00:00] */
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MASK                      0x00000001
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_SHIFT                     0
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_DEFAULT                   0x00000000
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MODE_8_BIT                0
#define BCHP_VFD_0_DATA_MODE_PIXEL_WIDTH_MODE_10_BIT               1

/***************************************************************************
 *PIC_OFFSET - MPEG/Video Feeder Picture Offset Register
 ***************************************************************************/
/* VFD_0 :: PIC_OFFSET :: reserved0 [31:07] */
#define BCHP_VFD_0_PIC_OFFSET_reserved0_MASK                       0xffffff80
#define BCHP_VFD_0_PIC_OFFSET_reserved0_SHIFT                      7

/* VFD_0 :: PIC_OFFSET :: H_OFFSET_R [06:04] */
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_R_MASK                      0x00000070
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_R_SHIFT                     4
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_R_DEFAULT                   0x00000000

/* VFD_0 :: PIC_OFFSET :: reserved1 [03:03] */
#define BCHP_VFD_0_PIC_OFFSET_reserved1_MASK                       0x00000008
#define BCHP_VFD_0_PIC_OFFSET_reserved1_SHIFT                      3

/* VFD_0 :: PIC_OFFSET :: H_OFFSET [02:00] */
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_MASK                        0x00000007
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_SHIFT                       0
#define BCHP_VFD_0_PIC_OFFSET_H_OFFSET_DEFAULT                     0x00000000

/***************************************************************************
 *BYTE_ORDER - 8bit YCbCr PACKED_NEW Format byte order control
 ***************************************************************************/
/* VFD_0 :: BYTE_ORDER :: reserved0 [31:08] */
#define BCHP_VFD_0_BYTE_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_VFD_0_BYTE_ORDER_reserved0_SHIFT                      8

/* VFD_0 :: BYTE_ORDER :: BYTE_3_SEL [07:06] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_MASK                      0x000000c0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_SHIFT                     6
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_DEFAULT                   0x00000003
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_3_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_2_SEL [05:04] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_MASK                      0x00000030
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_SHIFT                     4
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_DEFAULT                   0x00000002
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_2_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_1_SEL [03:02] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_MASK                      0x0000000c
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_SHIFT                     2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_DEFAULT                   0x00000001
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_1_SEL_Y1                        3

/* VFD_0 :: BYTE_ORDER :: BYTE_0_SEL [01:00] */
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_MASK                      0x00000003
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_SHIFT                     0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_DEFAULT                   0x00000000
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_CB                        0
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_Y0                        1
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_CR                        2
#define BCHP_VFD_0_BYTE_ORDER_BYTE_0_SEL_Y1                        3

/***************************************************************************
 *PIC_FEED_CMD - MPEG/Video Feeder Picture Feed Command Register
 ***************************************************************************/
/* VFD_0 :: PIC_FEED_CMD :: reserved0 [31:01] */
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_MASK                     0xfffffffe
#define BCHP_VFD_0_PIC_FEED_CMD_reserved0_SHIFT                    1

/* VFD_0 :: PIC_FEED_CMD :: START_FEED [00:00] */
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_MASK                    0x00000001
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_SHIFT                   0
#define BCHP_VFD_0_PIC_FEED_CMD_START_FEED_DEFAULT                 0x00000000

/***************************************************************************
 *FEED_STATUS - MPEG/Video Feeder Feed Status Register
 ***************************************************************************/
/* VFD_0 :: FEED_STATUS :: reserved0 [31:30] */
#define BCHP_VFD_0_FEED_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_VFD_0_FEED_STATUS_reserved0_SHIFT                     30

/* VFD_0 :: FEED_STATUS :: LAST_LINE [29:29] */
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_MASK                      0x20000000
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_SHIFT                     29
#define BCHP_VFD_0_FEED_STATUS_LAST_LINE_DEFAULT                   0x00000000

/* VFD_0 :: FEED_STATUS :: reserved1 [28:13] */
#define BCHP_VFD_0_FEED_STATUS_reserved1_MASK                      0x1fffe000
#define BCHP_VFD_0_FEED_STATUS_reserved1_SHIFT                     13

/* VFD_0 :: FEED_STATUS :: LINE_COUNT [12:00] */
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_MASK                     0x00001fff
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_SHIFT                    0
#define BCHP_VFD_0_FEED_STATUS_LINE_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *PICTURE0_LAC_LINE_ADDR_0 - MPEG/Video Feeder Line Address Computer Line Address0 Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LAC_LINE_ADDR_0 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0_LUMA_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_VFD_0_PICTURE0_LAC_LINE_ADDR_0_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *LAC_LINE_FEED_CNTL - MPEG/Video Feeder Line Address Computer Line Feed Control Register
 ***************************************************************************/
/* VFD_0 :: LAC_LINE_FEED_CNTL :: reserved0 [31:02] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_reserved0_MASK               0xfffffffc
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_reserved0_SHIFT              2

/* VFD_0 :: LAC_LINE_FEED_CNTL :: FIRST_LINE [01:01] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_MASK              0x00000002
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_SHIFT             1
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_DEFAULT           0x00000000

/* VFD_0 :: LAC_LINE_FEED_CNTL :: START_LINE_FEED [00:00] */
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_MASK         0x00000001
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_SHIFT        0
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_DEFAULT      0x00000000
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_PENDING      0
#define BCHP_VFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_COMPLETE     1

/***************************************************************************
 *FEEDER_TIMEOUT_REPEAT_PIC_CNTL - MPEG/Video Feeder Timeout and Repeat Picture Control Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: reserved0 [31:26] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_MASK   0xfc000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_SHIFT  26

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: FEEDER_TIMEOUT_ENABLE [25:25] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_MASK 0x02000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_SHIFT 25
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: REPEAT_PIC_ENABLE [24:24] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_SHIFT 24
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_OFF 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_ON 1

/* VFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_MASK 0x00ffffff
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_SHIFT 0
#define BCHP_VFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *BVB_RX_STALL_TIMEOUT_CNTL - MPEG/Video Feeder BVB Receiver Stall Timeout Control Register
 ***************************************************************************/
/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: reserved0 [31:25] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_MASK        0xfe000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_SHIFT       25

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: RX_STALL_TIMEOUT_ENABLE [24:24] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_MASK 0x01000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_SHIFT 24
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_DEFAULT 0x00000000
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_OFF 0
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_ON 1

/* VFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_MASK    0x00ffffff
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_SHIFT   0
#define BCHP_VFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS - MPEG/Video Feeder Error Interrupt Status Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: reserved0 [31:04] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_MASK    0xfffffff0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_SHIFT   4

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: DCD_GARBAGE_DETECTED [03:03] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_MASK 0x00000008
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_SHIFT 3
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_DCD_GARBAGE_DETECTED_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: PIC_FEED_CMD_OVER_WR [02:02] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_MASK 0x00000004
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_SHIFT 2
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: RX_STALL_TIMEOUT [01:01] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_MASK 0x00000002
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_SHIFT 1
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: FEEDER_TIMEOUT [00:00] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_MASK 0x00000001
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_SHIFT 0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS_CLR - MPEG/Video Feeder Error Interrupt Status Clear Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: reserved0 [31:04] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_MASK 0xfffffff0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_SHIFT 4

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: DCD_GARBAGE_DETECTED_CLR [03:03] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_MASK 0x00000008
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_SHIFT 3
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_DCD_GARBAGE_DETECTED_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: PIC_FEED_CMD_OVER_WR_CLR [02:02] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_MASK 0x00000004
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_SHIFT 2
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: RX_STALL_TIMEOUT_CLR [01:01] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_MASK 0x00000002
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_SHIFT 1
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_DEFAULT 0x00000000

/* VFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: FEEDER_TIMEOUT_CLR [00:00] */
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_MASK 0x00000001
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_SHIFT 0
#define BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_DEFAULT 0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS - MPEG/Video Feeder BVB Status Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_BVB_STATUS :: reserved0 [31:02] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_VFD_0_FEEDER_BVB_STATUS_reserved0_SHIFT               2

/* VFD_0 :: FEEDER_BVB_STATUS :: EOF [01:01] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_MASK                      0x00000002
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_SHIFT                     1
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOF_DEFAULT                   0x00000000

/* VFD_0 :: FEEDER_BVB_STATUS :: EOL [00:00] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_MASK                      0x00000001
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_SHIFT                     0
#define BCHP_VFD_0_FEEDER_BVB_STATUS_EOL_DEFAULT                   0x00000000

/***************************************************************************
 *FEEDER_BVB_STATUS_CLR - MPEG/Video Feeder BVB Status Clear Register
 ***************************************************************************/
/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: reserved0 [31:02] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_reserved0_MASK            0xfffffffc
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_reserved0_SHIFT           2

/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: EOF_CLR [01:01] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_MASK              0x00000002
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_SHIFT             1
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_DEFAULT           0x00000000

/* VFD_0 :: FEEDER_BVB_STATUS_CLR :: EOL_CLR [00:00] */
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_MASK              0x00000001
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_SHIFT             0
#define BCHP_VFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_DEFAULT           0x00000000

/***************************************************************************
 *TEST_MODE_CNTL - MPEG/Video Feeder Test Mode Control Register
 ***************************************************************************/
/* VFD_0 :: TEST_MODE_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_VFD_0_TEST_MODE_CNTL_reserved0_SHIFT                  3

/* VFD_0 :: TEST_MODE_CNTL :: BVB_TEST_MODE [02:02] */
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_MASK               0x00000004
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_SHIFT              2
#define BCHP_VFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_DEFAULT            0x00000000

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_STATE [01:01] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_MASK                0x00000002
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_SHIFT               1
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_STATE_DEFAULT             0x00000000

/* VFD_0 :: TEST_MODE_CNTL :: ACCEPT_PULSE [00:00] */
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_MASK                0x00000001
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_SHIFT               0
#define BCHP_VFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_DEFAULT             0x00000000

/***************************************************************************
 *BVB_SAMPLE_DATA - MPEG/Video Feeder BVB Output Sample Data Register
 ***************************************************************************/
/* VFD_0 :: BVB_SAMPLE_DATA :: LINE_SYNC [31:30] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_MASK                  0xc0000000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_SHIFT                 30
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_DEFAULT               0x00000000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_NORMAL_PIXEL          0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_FIRST_PIXEL           1
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LINE_SYNC_LAST_PIXEL            2

/* VFD_0 :: BVB_SAMPLE_DATA :: LUMA [29:20] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_MASK                       0x3ff00000
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_SHIFT                      20
#define BCHP_VFD_0_BVB_SAMPLE_DATA_LUMA_DEFAULT                    0x00000040

/* VFD_0 :: BVB_SAMPLE_DATA :: CB [19:10] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_MASK                         0x000ffc00
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_SHIFT                        10
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CB_DEFAULT                      0x00000200

/* VFD_0 :: BVB_SAMPLE_DATA :: CR [09:00] */
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_MASK                         0x000003ff
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_SHIFT                        0
#define BCHP_VFD_0_BVB_SAMPLE_DATA_CR_DEFAULT                      0x00000200

/***************************************************************************
 *TEST_PORT_CNTL - MPEG/Video Feeder Test port Control Register
 ***************************************************************************/
/* VFD_0 :: TEST_PORT_CNTL :: reserved0 [31:03] */
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_VFD_0_TEST_PORT_CNTL_reserved0_SHIFT                  3

/* VFD_0 :: TEST_PORT_CNTL :: TP_ADDR [02:00] */
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_MASK                     0x00000007
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_SHIFT                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_DEFAULT                  0x00000000
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_HAC_0                    0
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_LAC_HAC_2                2
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_SM                 3
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_BVB                4
#define BCHP_VFD_0_TEST_PORT_CNTL_TP_ADDR_BVB_OUT                  7

/***************************************************************************
 *TEST_PORT_DATA - MPEG/Video Feeder Test port Data Register
 ***************************************************************************/
/* union - case HAC_0 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: HAC_0 :: HAC_LUMA_ADDR [31:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_MASK         0xffffffff
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_SHIFT        0
#define BCHP_VFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_DEFAULT      0x00000000

/* union - case LAC_HAC_2 [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved0 [31:24] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_MASK         0xff000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_SHIFT        24

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_SOL [23:23] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_MASK           0x00800000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_SHIFT          23
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_DEFAULT        0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_BUSY [22:22] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_MASK          0x00400000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_SHIFT         22
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CSM_TRIG [21:21] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_MASK          0x00200000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_SHIFT         21
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: BUF_AVIAL [20:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_MASK         0x00100000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_SHIFT        20
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CURRENT_BUF [19:19] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_MASK       0x00080000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_SHIFT      19
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: DBUF_DEPTH [18:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_MASK        0x00060000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_SHIFT       17
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_DEFAULT     0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_EMPTY       0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_HALF_FULL   1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_FULL        2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_TRIG [16:16] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_MASK          0x00010000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_SHIFT         16
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_WR_DONE [15:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_MASK       0x00008000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_SHIFT      15
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_CUR_STATE [14:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_MASK     0x00006000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_SHIFT    13
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DBUF_WRITE 1
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_BUF_AVAIL 2

/* VFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_HORZ_CURSOR [12:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_MASK  0x00001fff
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_SHIFT 0
#define BCHP_VFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_DEFAULT 0x00000000

/* union - case PX_RD_SM [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BURST_SIZE [31:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_MASK         0xf8000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_SHIFT        27
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BURST_SIZE_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_READY [26:26] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_MASK          0x04000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_SHIFT         26
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: NUM_ACTIVE_PIXEL [25:17] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_MASK   0x03fe0000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_SHIFT  17
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: INIT_PIX_OFFSET [16:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_MASK    0x0001e000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_SHIFT   13
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RSM_CUR_STATE [12:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_MASK      0x00001c00
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SHIFT     10
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_DEFAULT   0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_IDLE      0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_FIXED_COLOUR 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_READ_BUF_CHECK 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_LUMA_BUF 3
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_CHROMA_BUF 4
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_PIXEL 5
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_BUFFER_READ_DONE 6

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RD_PIXEL_CNT [09:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_MASK       0x000003fe
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_SHIFT      1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_RD_DONE [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_MASK        0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_SHIFT       0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_DEFAULT     0x00000000

/* union - case PX_RD_BVB [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: reserved0 [31:31] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_MASK         0x80000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_reserved0_SHIFT        31

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PICTURE_SYNC [30:29] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_MASK      0x60000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_SHIFT     29
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_DEFAULT   0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_NORMAL_PIXEL 0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_FIRST_PIXEL 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_LAST_PIXEL 2

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LINE_SYNC [28:27] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_MASK         0x18000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_SHIFT        27
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_DEFAULT      0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_NORMAL_PIXEL 0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_FIRST_PIXEL  1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LINE_SYNC_LAST_PIXEL   2

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CSM_CUR_STATE [26:25] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_MASK     0x06000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_SHIFT    25
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_DEFAULT  0x00000000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_IDLE     0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_BUF_CHECK 1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_LUMA 2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_WSM_DONE 3

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_WR_ADDR [24:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_MASK      0x01f00000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_SHIFT     20
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_RD_ADDR [19:15] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_MASK      0x000f8000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_SHIFT     15
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_BUF [14:14] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_MASK         0x00004000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_SHIFT        14
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_BUF [13:13] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_MASK          0x00002000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_SHIFT         13
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_DEFAULT       0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STROBE [12:12] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_MASK      0x00001000
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_SHIFT     12
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CHROMA_PHASE [11:11] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_MASK      0x00000800
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_SHIFT     11
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_DEFAULT   0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_PIXEL [10:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_MASK       0x00000400
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_SHIFT      10
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_DEFAULT    0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_PIXEL [09:09] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_MASK        0x00000200
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_SHIFT       9
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_LINE [08:08] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_MASK        0x00000100
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_SHIFT       8
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_LINE [07:07] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_MASK         0x00000080
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_SHIFT        7
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_FULL [06:06] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_MASK         0x00000040
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_SHIFT        6
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_DEFAULT      0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_EMPTY [05:05] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_MASK        0x00000020
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_SHIFT       5
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_DEPTH_CNT [04:03] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_MASK    0x00000018
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_SHIFT   3
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_DEFAULT 0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STOP [02:02] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_MASK        0x00000004
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_SHIFT       2
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_DEFAULT     0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOL [01:01] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_MASK           0x00000002
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_SHIFT          1
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_DEFAULT        0x00000000

/* VFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOF [00:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_MASK           0x00000001
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_SHIFT          0
#define BCHP_VFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_DEFAULT        0x00000000

/* union - case BVB_OUT [31:00] */
/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: ACCEPT [31:31] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_MASK              0x80000000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_SHIFT             31
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_DEFAULT           0x00000000

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: READY [30:30] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_MASK               0x40000000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_SHIFT              30
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_READY_DEFAULT            0x00000000

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: LUMA_DATA [29:20] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_MASK           0x3ff00000
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_SHIFT          20
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_DEFAULT        0x00000040

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CB_DATA [19:10] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_MASK      0x000ffc00
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_SHIFT     10
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_DEFAULT   0x00000200

/* VFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CR_DATA [09:00] */
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_MASK      0x000003ff
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_SHIFT     0
#define BCHP_VFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_DEFAULT   0x00000200

/***************************************************************************
 *CFG_STATUS - MPEG/Video Feeder Hardware Configuration Register
 ***************************************************************************/
/* VFD_0 :: CFG_STATUS :: reserved0 [31:07] */
#define BCHP_VFD_0_CFG_STATUS_reserved0_MASK                       0xffffff80
#define BCHP_VFD_0_CFG_STATUS_reserved0_SHIFT                      7

/* VFD_0 :: CFG_STATUS :: FIFO [06:06] */
#define BCHP_VFD_0_CFG_STATUS_FIFO_MASK                            0x00000040
#define BCHP_VFD_0_CFG_STATUS_FIFO_SHIFT                           6
#define BCHP_VFD_0_CFG_STATUS_FIFO_DEFAULT                         0x00000000

/* VFD_0 :: CFG_STATUS :: CSC [05:05] */
#define BCHP_VFD_0_CFG_STATUS_CSC_MASK                             0x00000020
#define BCHP_VFD_0_CFG_STATUS_CSC_SHIFT                            5
#define BCHP_VFD_0_CFG_STATUS_CSC_DEFAULT                          0x00000000

/* VFD_0 :: CFG_STATUS :: BVB_WIDTH_10 [04:04] */
#define BCHP_VFD_0_CFG_STATUS_BVB_WIDTH_10_MASK                    0x00000010
#define BCHP_VFD_0_CFG_STATUS_BVB_WIDTH_10_SHIFT                   4
#define BCHP_VFD_0_CFG_STATUS_BVB_WIDTH_10_DEFAULT                 0x00000000

/* VFD_0 :: CFG_STATUS :: BVB_MODE_444 [03:03] */
#define BCHP_VFD_0_CFG_STATUS_BVB_MODE_444_MASK                    0x00000008
#define BCHP_VFD_0_CFG_STATUS_BVB_MODE_444_SHIFT                   3
#define BCHP_VFD_0_CFG_STATUS_BVB_MODE_444_DEFAULT                 0x00000000

/* VFD_0 :: CFG_STATUS :: PACKED_FORMAT_BURST [02:02] */
#define BCHP_VFD_0_CFG_STATUS_PACKED_FORMAT_BURST_MASK             0x00000004
#define BCHP_VFD_0_CFG_STATUS_PACKED_FORMAT_BURST_SHIFT            2
#define BCHP_VFD_0_CFG_STATUS_PACKED_FORMAT_BURST_DEFAULT          0x00000000

/* VFD_0 :: CFG_STATUS :: DCD [01:01] */
#define BCHP_VFD_0_CFG_STATUS_DCD_MASK                             0x00000002
#define BCHP_VFD_0_CFG_STATUS_DCD_SHIFT                            1

/* VFD_0 :: CFG_STATUS :: DERING [00:00] */
#define BCHP_VFD_0_CFG_STATUS_DERING_MASK                          0x00000001
#define BCHP_VFD_0_CFG_STATUS_DERING_SHIFT                         0

/***************************************************************************
 *PICTURE0_LINE_ADDR_0_R - MPEG/Video Feeder Line Address0 Register
 ***************************************************************************/
/* VFD_0 :: PICTURE0_LINE_ADDR_0_R :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_MASK    0xffffffff
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_SHIFT   0
#define BCHP_VFD_0_PICTURE0_LINE_ADDR_0_R_LUMA_CHROMA_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH_REGISTER_1 - MPEG/Video Feeder Scratch 1 Register
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_1 :: VALUE [31:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_MASK                   0xffffffff
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_SHIFT                  0
#define BCHP_VFD_0_SCRATCH_REGISTER_1_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *SCRATCH_REGISTER_0 - Video Feeder Scratch 0 Register
 ***************************************************************************/
/* VFD_0 :: SCRATCH_REGISTER_0 :: VALUE [31:01] */
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_MASK                   0xfffffffe
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_SHIFT                  1
#define BCHP_VFD_0_SCRATCH_REGISTER_0_VALUE_DEFAULT                0x00000000

/* VFD_0 :: SCRATCH_REGISTER_0 :: scb_back_to_back_fix [00:00] */
#define BCHP_VFD_0_SCRATCH_REGISTER_0_scb_back_to_back_fix_MASK    0x00000001
#define BCHP_VFD_0_SCRATCH_REGISTER_0_scb_back_to_back_fix_SHIFT   0
#define BCHP_VFD_0_SCRATCH_REGISTER_0_scb_back_to_back_fix_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VFD_0_H__ */

/* End of File */
