

================================================================
== Vivado HLS Report for 'image_filter_Consume_1080_1920_0_s'
================================================================
* Date:           Wed Dec 14 21:09:54 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       pynq_solution
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      3.48|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2_i)
3 --> 
	5  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:1  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:2  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_9 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 1.57ns
entry:5  br label %0


 <State 2>: 3.48ns
ST_2: p_i [1/1] 0.00ns
:0  %p_i = phi i11 [ 0, %entry ], [ %i_V, %4 ]

ST_2: exitcond2_i [1/1] 2.11ns
:1  %exitcond2_i = icmp eq i11 %p_i, %rows_read

ST_2: stg_14 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i11 %p_i, 1

ST_2: stg_16 [1/1] 0.00ns
:4  br i1 %exitcond2_i, label %"Consume<1080, 1920, 0>.exit", label %1

ST_2: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_19 [1/1] 1.57ns
:2  br label %2

ST_2: stg_20 [1/1] 0.00ns
Consume<1080, 1920, 0>.exit:0  ret void


 <State 3>: 2.11ns
ST_3: p_7_i [1/1] 0.00ns
:0  %p_7_i = phi i11 [ 0, %1 ], [ %j_V, %3 ]

ST_3: exitcond_i [1/1] 2.11ns
:1  %exitcond_i = icmp eq i11 %p_7_i, %cols_read

ST_3: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_7_i, 1

ST_3: stg_25 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %4, label %3


 <State 4>: 3.06ns
ST_4: stg_26 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_88_i [1/1] 0.00ns
:1  %tmp_88_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_89_i [1/1] 0.00ns
:3  %tmp_89_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1834)

ST_4: stg_30 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_0 [1/1] 3.06ns
:5  %tmp_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)

ST_4: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1834, i32 %tmp_89_i)

ST_4: empty_61 [1/1] 0.00ns
:7  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_88_i)

ST_4: stg_34 [1/1] 0.00ns
:8  br label %2


 <State 5>: 0.00ns
ST_5: empty_62 [1/1] 0.00ns
:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_i)

ST_5: stg_36 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6       (specinterface    ) [ 000000]
cols_read   (read             ) [ 001111]
rows_read   (read             ) [ 001111]
stg_9       (specinterface    ) [ 000000]
stg_10      (specinterface    ) [ 000000]
stg_11      (br               ) [ 011111]
p_i         (phi              ) [ 001000]
exitcond2_i (icmp             ) [ 001111]
stg_14      (speclooptripcount) [ 000000]
i_V         (add              ) [ 011111]
stg_16      (br               ) [ 000000]
stg_17      (specloopname     ) [ 000000]
tmp_i       (specregionbegin  ) [ 000111]
stg_19      (br               ) [ 001111]
stg_20      (ret              ) [ 000000]
p_7_i       (phi              ) [ 000100]
exitcond_i  (icmp             ) [ 001111]
stg_23      (speclooptripcount) [ 000000]
j_V         (add              ) [ 001111]
stg_25      (br               ) [ 000000]
stg_26      (specloopname     ) [ 000000]
tmp_88_i    (specregionbegin  ) [ 000000]
stg_28      (specpipeline     ) [ 000000]
tmp_89_i    (specregionbegin  ) [ 000000]
stg_30      (specprotocol     ) [ 000000]
tmp_0       (read             ) [ 000000]
empty       (specregionend    ) [ 000000]
empty_61    (specregionend    ) [ 000000]
stg_34      (br               ) [ 001111]
empty_62    (specregionend    ) [ 000000]
stg_36      (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1834"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="cols_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="11" slack="0"/>
<pin id="58" dir="0" index="1" bw="11" slack="0"/>
<pin id="59" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="rows_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="11" slack="0"/>
<pin id="65" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_0_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="74" class="1005" name="p_i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="1"/>
<pin id="76" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_i_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="11" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="p_7_i_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="1"/>
<pin id="87" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_7_i (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_7_i_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_7_i/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="exitcond2_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="1"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="exitcond_i_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="11" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="2"/>
<pin id="110" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="118" class="1005" name="cols_read_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="2"/>
<pin id="120" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="123" class="1005" name="rows_read_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="1"/>
<pin id="125" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="128" class="1005" name="exitcond2_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="137" class="1005" name="exitcond_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="141" class="1005" name="j_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="78" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="78" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="89" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="89" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="126"><net_src comp="62" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="131"><net_src comp="96" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="101" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="140"><net_src comp="107" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="112" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="89" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: image_filter_Consume<1080, 1920, 0> : rows | {1 }
	Port: image_filter_Consume<1080, 1920, 0> : cols | {1 }
	Port: image_filter_Consume<1080, 1920, 0> : src_data_stream_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond2_i : 1
		i_V : 1
		stg_16 : 2
	State 3
		exitcond_i : 1
		j_V : 1
		stg_25 : 2
	State 4
		empty : 1
		empty_61 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |      i_V_fu_101      |    0    |    11   |
|          |      j_V_fu_112      |    0    |    11   |
|----------|----------------------|---------|---------|
|   icmp   |   exitcond2_i_fu_96  |    0    |    4    |
|          |   exitcond_i_fu_107  |    0    |    4    |
|----------|----------------------|---------|---------|
|          | cols_read_read_fu_56 |    0    |    0    |
|   read   | rows_read_read_fu_62 |    0    |    0    |
|          |   tmp_0_read_fu_68   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    30   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| cols_read_reg_118 |   11   |
|exitcond2_i_reg_128|    1   |
| exitcond_i_reg_137|    1   |
|    i_V_reg_132    |   11   |
|    j_V_reg_141    |   11   |
|    p_7_i_reg_85   |   11   |
|     p_i_reg_74    |   11   |
| rows_read_reg_123 |   11   |
+-------------------+--------+
|       Total       |   68   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   30   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |   30   |
+-----------+--------+--------+
