# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"CYX_ALU_Core_tb_time_impl.v" \
"../../../../../EDA2_TOP.srcs/sim_1/new/CYX_ALU_Core_tb.v" \

# Do not sort compile order
nosort
