

================================================================
== Vitis HLS Report for 'ROUND_6'
================================================================
* Date:           Mon Mar 28 17:32:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  1.630 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2112|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|    2112|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln54_fu_152_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln55_fu_170_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln56_fu_182_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln57_fu_200_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln58_fu_212_p2    |       and|   0|  0|  64|          64|          64|
    |t_1_fu_188_p2         |       xor|   0|  0|  64|          64|          64|
    |t_2_fu_218_p2         |       xor|   0|  0|  64|          64|          64|
    |t_3_fu_230_p2         |       xor|   0|  0|  64|          64|          64|
    |t_4_fu_236_p2         |       xor|   0|  0|  64|          64|          64|
    |t_5_fu_248_p2         |       xor|   0|  0|  64|          64|          64|
    |t_6_fu_254_p2         |       xor|   0|  0|  64|          64|           2|
    |t_fu_158_p2           |       xor|   0|  0|  64|          64|          64|
    |xor_ln47_fu_122_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln50_fu_128_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln51_fu_134_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln52_fu_140_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln54_fu_146_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln55_fu_164_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln56_fu_176_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln57_fu_194_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln58_fu_206_p2    |       xor|   0|  0|  64|          64|           2|
    |xor_ln60_fu_224_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln62_fu_242_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln66_1_fu_310_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln66_fu_304_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln67_1_fu_366_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln67_fu_360_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln68_1_fu_422_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln68_fu_416_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln69_1_fu_478_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln69_fu_472_p2    |       xor|   0|  0|  64|          64|          64|
    |xor_ln70_1_fu_534_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln70_fu_528_p2    |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|2112|        2112|        1740|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|       ROUND.6|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|       ROUND.6|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|       ROUND.6|  return value|
|ap_return_2  |  out|   64|  ap_ctrl_hs|       ROUND.6|  return value|
|ap_return_3  |  out|   64|  ap_ctrl_hs|       ROUND.6|  return value|
|ap_return_4  |  out|   64|  ap_ctrl_hs|       ROUND.6|  return value|
|s_x0_read    |   in|   64|     ap_none|     s_x0_read|        scalar|
|s_x1_read    |   in|   64|     ap_none|     s_x1_read|        scalar|
|s_x2_read    |   in|   64|     ap_none|     s_x2_read|        scalar|
|s_x3_read    |   in|   64|     ap_none|     s_x3_read|        scalar|
|s_x4_read    |   in|   64|     ap_none|     s_x4_read|        scalar|
|C            |   in|    8|     ap_none|             C|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

