// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// wire_assign(input)
// wire_assign(output)

// Design a module that performs a simple operation
module simple_op( input in, output out );
// execute simple_op( input, output )
simple_op( a, b )
simple_op( c, d )
simple_op( e, f )

// Design a module that performs a simple operation
module simple_op( input in, output out );
// execute simple_op( input, output )
simple_op( a, b )
simple_op( c, d )
simple_op( e, f )

// Design a module that performs a simple operation
module simple_op( input in, output out );
// execute simple_op( input, output )
simple_op( a, b )
simple_op( c, d )
simple_op( e, f )endmodule
