{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652709113649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652709113656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 16:51:53 2022 " "Processing started: Mon May 16 16:51:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652709113656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709113656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvsingle -c riscvsingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709113656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652709114279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652709114279 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(142) " "Verilog HDL Expression warning at riscvsingle.sv(142): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652709123901 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(144) " "Verilog HDL Expression warning at riscvsingle.sv(144): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652709123901 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(146) " "Verilog HDL Expression warning at riscvsingle.sv(146): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 146 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652709123901 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(147) " "Verilog HDL Expression warning at riscvsingle.sv(147): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652709123901 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(148) " "Verilog HDL Expression warning at riscvsingle.sv(148): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1652709123901 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(254) " "Verilog HDL warning at riscvsingle.sv(254): extended using \"x\" or \"z\"" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 254 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652709123902 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(309) " "Verilog HDL warning at riscvsingle.sv(309): extended using \"x\" or \"z\"" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652709123902 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" riscvsingle.sv(328) " "Verilog HDL syntax error at riscvsingle.sv(328) near text: \"if\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 328 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1652709123902 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "choose_address riscvsingle.sv(317) " "Ignored design unit \"choose_address\" at riscvsingle.sv(317) due to previous errors" {  } { { "riscvsingle.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/riscvsingle.sv" 317 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1652709123902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 0 0 " "Found 0 design units, including 0 entities, in source file riscvsingle.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709123903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 4 4 " "Found 4 design units, including 4 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652709123908 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "testbench.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/testbench.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652709123908 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "testbench.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/testbench.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652709123908 ""} { "Info" "ISGN_ENTITY_NAME" "4 dmem " "Found entity 4: dmem" {  } { { "testbench.sv" "" { Text "C:/Education/ABC/ABC/lab04/exercises/exercise_1/testbench.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652709123908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709123908 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652709123968 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 16 16:52:03 2022 " "Processing ended: Mon May 16 16:52:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652709123968 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652709123968 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652709123968 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709123968 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652709124680 ""}
