// Seed: 1553690276
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6
);
  supply0 id_8 = -1;
  assign id_6 = -1 ? id_4 : id_3;
  assign id_2 = -1 - -1;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wire  id_2,
    output logic id_3
);
  logic [1 : -1] id_5;
  initial begin : LABEL_0
    if (-1'b0) if (-1) id_3 <= id_0;
  end
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1
  );
  logic id_7;
  ;
endmodule
