;redcode
;assert 1
	SPL 0, <-52
	MOV -1, <-26
	SUB -12, @10
	CMP @667, 108
	MOV -11, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN 0, <2
	SUB <0, @2
	SUB @0, -102
	ADD -390, 60
	ADD -390, 60
	JMP <121, 106
	JMP <121, 106
	MOV -0, 920
	JMP <121, 106
	JMP <121, 106
	SUB <0, @2
	SUB <0, @2
	CMP @667, 104
	CMP @121, 106
	MOV -1, <-20
	MOV -1, <-20
	SUB -7, 20
	SPL <667, 104
	JMP <12, #10
	MOV -1, <-20
	SPL <667, 104
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
	SPL @0, <-52
	JMN 0, <-102
	JMN <121, 106
	JMN <121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	SPL 0, <-102
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @667, 104
	MOV -1, <-20
	SUB #0, -710
	SUB #0, -710
	SUB -12, @10
