ARM GAS  /tmp/ccaoDi9n.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	1
  21              		.global	SystemInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SystemInit:
  27              	.LFB133:
  28              		.file 1 "Board/v3/Src/system_stm32f4xx.c"
   1:Board/v3/Src/system_stm32f4xx.c **** /**
   2:Board/v3/Src/system_stm32f4xx.c ****   ******************************************************************************
   3:Board/v3/Src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:Board/v3/Src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:Board/v3/Src/system_stm32f4xx.c ****   * @version V2.6.0
   6:Board/v3/Src/system_stm32f4xx.c ****   * @date    04-November-2016
   7:Board/v3/Src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:Board/v3/Src/system_stm32f4xx.c ****   *
   9:Board/v3/Src/system_stm32f4xx.c ****   *   This file provides two functions and one global variable to be called from 
  10:Board/v3/Src/system_stm32f4xx.c ****   *   user application:
  11:Board/v3/Src/system_stm32f4xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  12:Board/v3/Src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  13:Board/v3/Src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  14:Board/v3/Src/system_stm32f4xx.c ****   *
  15:Board/v3/Src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  16:Board/v3/Src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  17:Board/v3/Src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  18:Board/v3/Src/system_stm32f4xx.c ****   *                                     
  19:Board/v3/Src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  20:Board/v3/Src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  21:Board/v3/Src/system_stm32f4xx.c ****   *                                 during program execution.
  22:Board/v3/Src/system_stm32f4xx.c ****   *
  23:Board/v3/Src/system_stm32f4xx.c ****   *
  24:Board/v3/Src/system_stm32f4xx.c ****   ******************************************************************************
  25:Board/v3/Src/system_stm32f4xx.c ****   * @attention
  26:Board/v3/Src/system_stm32f4xx.c ****   *
  27:Board/v3/Src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2016 STMicroelectronics</center></h2>
  28:Board/v3/Src/system_stm32f4xx.c ****   *
  29:Board/v3/Src/system_stm32f4xx.c ****   * Redistribution and use in source and binary forms, with or without modification,
  30:Board/v3/Src/system_stm32f4xx.c ****   * are permitted provided that the following conditions are met:
ARM GAS  /tmp/ccaoDi9n.s 			page 2


  31:Board/v3/Src/system_stm32f4xx.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  32:Board/v3/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer.
  33:Board/v3/Src/system_stm32f4xx.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  34:Board/v3/Src/system_stm32f4xx.c ****   *      this list of conditions and the following disclaimer in the documentation
  35:Board/v3/Src/system_stm32f4xx.c ****   *      and/or other materials provided with the distribution.
  36:Board/v3/Src/system_stm32f4xx.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  37:Board/v3/Src/system_stm32f4xx.c ****   *      may be used to endorse or promote products derived from this software
  38:Board/v3/Src/system_stm32f4xx.c ****   *      without specific prior written permission.
  39:Board/v3/Src/system_stm32f4xx.c ****   *
  40:Board/v3/Src/system_stm32f4xx.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  41:Board/v3/Src/system_stm32f4xx.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  42:Board/v3/Src/system_stm32f4xx.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  43:Board/v3/Src/system_stm32f4xx.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  44:Board/v3/Src/system_stm32f4xx.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  45:Board/v3/Src/system_stm32f4xx.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  46:Board/v3/Src/system_stm32f4xx.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  47:Board/v3/Src/system_stm32f4xx.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  48:Board/v3/Src/system_stm32f4xx.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  49:Board/v3/Src/system_stm32f4xx.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  50:Board/v3/Src/system_stm32f4xx.c ****   *
  51:Board/v3/Src/system_stm32f4xx.c ****   ******************************************************************************
  52:Board/v3/Src/system_stm32f4xx.c ****   */
  53:Board/v3/Src/system_stm32f4xx.c **** 
  54:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup CMSIS
  55:Board/v3/Src/system_stm32f4xx.c ****   * @{
  56:Board/v3/Src/system_stm32f4xx.c ****   */
  57:Board/v3/Src/system_stm32f4xx.c **** 
  58:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
  59:Board/v3/Src/system_stm32f4xx.c ****   * @{
  60:Board/v3/Src/system_stm32f4xx.c ****   */  
  61:Board/v3/Src/system_stm32f4xx.c ****   
  62:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
  63:Board/v3/Src/system_stm32f4xx.c ****   * @{
  64:Board/v3/Src/system_stm32f4xx.c ****   */
  65:Board/v3/Src/system_stm32f4xx.c **** 
  66:Board/v3/Src/system_stm32f4xx.c **** 
  67:Board/v3/Src/system_stm32f4xx.c **** #include "stm32f4xx.h"
  68:Board/v3/Src/system_stm32f4xx.c **** 
  69:Board/v3/Src/system_stm32f4xx.c **** #if !defined  (HSE_VALUE) 
  70:Board/v3/Src/system_stm32f4xx.c ****   #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
  71:Board/v3/Src/system_stm32f4xx.c **** #endif /* HSE_VALUE */
  72:Board/v3/Src/system_stm32f4xx.c **** 
  73:Board/v3/Src/system_stm32f4xx.c **** #if !defined  (HSI_VALUE)
  74:Board/v3/Src/system_stm32f4xx.c ****   #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
  75:Board/v3/Src/system_stm32f4xx.c **** #endif /* HSI_VALUE */
  76:Board/v3/Src/system_stm32f4xx.c **** 
  77:Board/v3/Src/system_stm32f4xx.c **** /**
  78:Board/v3/Src/system_stm32f4xx.c ****   * @}
  79:Board/v3/Src/system_stm32f4xx.c ****   */
  80:Board/v3/Src/system_stm32f4xx.c **** 
  81:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
  82:Board/v3/Src/system_stm32f4xx.c ****   * @{
  83:Board/v3/Src/system_stm32f4xx.c ****   */
  84:Board/v3/Src/system_stm32f4xx.c **** 
  85:Board/v3/Src/system_stm32f4xx.c **** /**
  86:Board/v3/Src/system_stm32f4xx.c ****   * @}
  87:Board/v3/Src/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccaoDi9n.s 			page 3


  88:Board/v3/Src/system_stm32f4xx.c **** 
  89:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
  90:Board/v3/Src/system_stm32f4xx.c ****   * @{
  91:Board/v3/Src/system_stm32f4xx.c ****   */
  92:Board/v3/Src/system_stm32f4xx.c **** 
  93:Board/v3/Src/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
  94:Board/v3/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
  95:Board/v3/Src/system_stm32f4xx.c **** #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
  96:Board/v3/Src/system_stm32f4xx.c ****  || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
  97:Board/v3/Src/system_stm32f4xx.c ****  || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
  98:Board/v3/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
  99:Board/v3/Src/system_stm32f4xx.c **** #endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||
 100:Board/v3/Src/system_stm32f4xx.c ****           STM32F412Zx || STM32F412Vx */
 101:Board/v3/Src/system_stm32f4xx.c ****  
 102:Board/v3/Src/system_stm32f4xx.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
 103:Board/v3/Src/system_stm32f4xx.c ****  || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 104:Board/v3/Src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 105:Board/v3/Src/system_stm32f4xx.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||
 106:Board/v3/Src/system_stm32f4xx.c ****           STM32F479xx */
 107:Board/v3/Src/system_stm32f4xx.c **** 
 108:Board/v3/Src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 109:Board/v3/Src/system_stm32f4xx.c ****      Internal SRAM. */
 110:Board/v3/Src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 111:Board/v3/Src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 112:Board/v3/Src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 113:Board/v3/Src/system_stm32f4xx.c **** /******************************************************************************/
 114:Board/v3/Src/system_stm32f4xx.c **** 
 115:Board/v3/Src/system_stm32f4xx.c **** /**
 116:Board/v3/Src/system_stm32f4xx.c ****   * @}
 117:Board/v3/Src/system_stm32f4xx.c ****   */
 118:Board/v3/Src/system_stm32f4xx.c **** 
 119:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 120:Board/v3/Src/system_stm32f4xx.c ****   * @{
 121:Board/v3/Src/system_stm32f4xx.c ****   */
 122:Board/v3/Src/system_stm32f4xx.c **** 
 123:Board/v3/Src/system_stm32f4xx.c **** /**
 124:Board/v3/Src/system_stm32f4xx.c ****   * @}
 125:Board/v3/Src/system_stm32f4xx.c ****   */
 126:Board/v3/Src/system_stm32f4xx.c **** 
 127:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 128:Board/v3/Src/system_stm32f4xx.c ****   * @{
 129:Board/v3/Src/system_stm32f4xx.c ****   */
 130:Board/v3/Src/system_stm32f4xx.c ****   /* This variable is updated in three ways:
 131:Board/v3/Src/system_stm32f4xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 132:Board/v3/Src/system_stm32f4xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 133:Board/v3/Src/system_stm32f4xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
 134:Board/v3/Src/system_stm32f4xx.c ****          Note: If you use this function to configure the system clock; then there
 135:Board/v3/Src/system_stm32f4xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 136:Board/v3/Src/system_stm32f4xx.c ****                variable is updated automatically.
 137:Board/v3/Src/system_stm32f4xx.c ****   */
 138:Board/v3/Src/system_stm32f4xx.c **** uint32_t SystemCoreClock = 16000000;
 139:Board/v3/Src/system_stm32f4xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 140:Board/v3/Src/system_stm32f4xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 141:Board/v3/Src/system_stm32f4xx.c **** /**
 142:Board/v3/Src/system_stm32f4xx.c ****   * @}
 143:Board/v3/Src/system_stm32f4xx.c ****   */
 144:Board/v3/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccaoDi9n.s 			page 4


 145:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 146:Board/v3/Src/system_stm32f4xx.c ****   * @{
 147:Board/v3/Src/system_stm32f4xx.c ****   */
 148:Board/v3/Src/system_stm32f4xx.c **** 
 149:Board/v3/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 150:Board/v3/Src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 151:Board/v3/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 152:Board/v3/Src/system_stm32f4xx.c **** 
 153:Board/v3/Src/system_stm32f4xx.c **** /**
 154:Board/v3/Src/system_stm32f4xx.c ****   * @}
 155:Board/v3/Src/system_stm32f4xx.c ****   */
 156:Board/v3/Src/system_stm32f4xx.c **** 
 157:Board/v3/Src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 158:Board/v3/Src/system_stm32f4xx.c ****   * @{
 159:Board/v3/Src/system_stm32f4xx.c ****   */
 160:Board/v3/Src/system_stm32f4xx.c **** 
 161:Board/v3/Src/system_stm32f4xx.c **** /**
 162:Board/v3/Src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 163:Board/v3/Src/system_stm32f4xx.c ****   *         Initialize the FPU setting, vector table location and External memory 
 164:Board/v3/Src/system_stm32f4xx.c ****   *         configuration.
 165:Board/v3/Src/system_stm32f4xx.c ****   * @param  None
 166:Board/v3/Src/system_stm32f4xx.c ****   * @retval None
 167:Board/v3/Src/system_stm32f4xx.c ****   */
 168:Board/v3/Src/system_stm32f4xx.c **** void SystemInit(void)
 169:Board/v3/Src/system_stm32f4xx.c **** {
  29              		.loc 1 169 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 170:Board/v3/Src/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 171:Board/v3/Src/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 172:Board/v3/Src/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  34              		.loc 1 172 5 view .LVU1
  35              		.loc 1 172 16 is_stmt 0 view .LVU2
  36 0000 0F49     		ldr	r1, .L2
  37 0002 D1F88830 		ldr	r3, [r1, #136]
  38 0006 43F47003 		orr	r3, r3, #15728640
  39 000a C1F88830 		str	r3, [r1, #136]
 173:Board/v3/Src/system_stm32f4xx.c ****   #endif
 174:Board/v3/Src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 175:Board/v3/Src/system_stm32f4xx.c ****   /* Set HSION bit */
 176:Board/v3/Src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  40              		.loc 1 176 3 is_stmt 1 view .LVU3
  41              		.loc 1 176 11 is_stmt 0 view .LVU4
  42 000e 0D4B     		ldr	r3, .L2+4
  43 0010 1A68     		ldr	r2, [r3]
  44 0012 42F00102 		orr	r2, r2, #1
  45 0016 1A60     		str	r2, [r3]
 177:Board/v3/Src/system_stm32f4xx.c **** 
 178:Board/v3/Src/system_stm32f4xx.c ****   /* Reset CFGR register */
 179:Board/v3/Src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  46              		.loc 1 179 3 is_stmt 1 view .LVU5
  47              		.loc 1 179 13 is_stmt 0 view .LVU6
  48 0018 0020     		movs	r0, #0
  49 001a 9860     		str	r0, [r3, #8]
 180:Board/v3/Src/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccaoDi9n.s 			page 5


 181:Board/v3/Src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 182:Board/v3/Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  50              		.loc 1 182 3 is_stmt 1 view .LVU7
  51              		.loc 1 182 11 is_stmt 0 view .LVU8
  52 001c 1A68     		ldr	r2, [r3]
  53 001e 22F08472 		bic	r2, r2, #17301504
  54 0022 22F48032 		bic	r2, r2, #65536
  55 0026 1A60     		str	r2, [r3]
 183:Board/v3/Src/system_stm32f4xx.c **** 
 184:Board/v3/Src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 185:Board/v3/Src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  56              		.loc 1 185 3 is_stmt 1 view .LVU9
  57              		.loc 1 185 16 is_stmt 0 view .LVU10
  58 0028 074A     		ldr	r2, .L2+8
  59 002a 5A60     		str	r2, [r3, #4]
 186:Board/v3/Src/system_stm32f4xx.c **** 
 187:Board/v3/Src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 188:Board/v3/Src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  60              		.loc 1 188 3 is_stmt 1 view .LVU11
  61              		.loc 1 188 11 is_stmt 0 view .LVU12
  62 002c 1A68     		ldr	r2, [r3]
  63 002e 22F48022 		bic	r2, r2, #262144
  64 0032 1A60     		str	r2, [r3]
 189:Board/v3/Src/system_stm32f4xx.c **** 
 190:Board/v3/Src/system_stm32f4xx.c ****   /* Disable all interrupts */
 191:Board/v3/Src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
  65              		.loc 1 191 3 is_stmt 1 view .LVU13
  66              		.loc 1 191 12 is_stmt 0 view .LVU14
  67 0034 D860     		str	r0, [r3, #12]
 192:Board/v3/Src/system_stm32f4xx.c **** 
 193:Board/v3/Src/system_stm32f4xx.c **** #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
 194:Board/v3/Src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 195:Board/v3/Src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 196:Board/v3/Src/system_stm32f4xx.c **** 
 197:Board/v3/Src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 198:Board/v3/Src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 199:Board/v3/Src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 200:Board/v3/Src/system_stm32f4xx.c **** #else
 201:Board/v3/Src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  68              		.loc 1 201 3 is_stmt 1 view .LVU15
  69              		.loc 1 201 13 is_stmt 0 view .LVU16
  70 0036 4FF00063 		mov	r3, #134217728
  71 003a 8B60     		str	r3, [r1, #8]
 202:Board/v3/Src/system_stm32f4xx.c **** #endif
 203:Board/v3/Src/system_stm32f4xx.c **** }
  72              		.loc 1 203 1 view .LVU17
  73 003c 7047     		bx	lr
  74              	.L3:
  75 003e 00BF     		.align	2
  76              	.L2:
  77 0040 00ED00E0 		.word	-536810240
  78 0044 00380240 		.word	1073887232
  79 0048 10300024 		.word	603992080
  80              		.cfi_endproc
  81              	.LFE133:
  83              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  84              		.align	1
ARM GAS  /tmp/ccaoDi9n.s 			page 6


  85              		.global	SystemCoreClockUpdate
  86              		.syntax unified
  87              		.thumb
  88              		.thumb_func
  90              	SystemCoreClockUpdate:
  91              	.LFB134:
 204:Board/v3/Src/system_stm32f4xx.c **** 
 205:Board/v3/Src/system_stm32f4xx.c **** /**
 206:Board/v3/Src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 207:Board/v3/Src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 208:Board/v3/Src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 209:Board/v3/Src/system_stm32f4xx.c ****   *         other parameters.
 210:Board/v3/Src/system_stm32f4xx.c ****   *           
 211:Board/v3/Src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 212:Board/v3/Src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 213:Board/v3/Src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 214:Board/v3/Src/system_stm32f4xx.c ****   *     
 215:Board/v3/Src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 216:Board/v3/Src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 217:Board/v3/Src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 218:Board/v3/Src/system_stm32f4xx.c ****   *             
 219:Board/v3/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 220:Board/v3/Src/system_stm32f4xx.c ****   *                                              
 221:Board/v3/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 222:Board/v3/Src/system_stm32f4xx.c ****   *                          
 223:Board/v3/Src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 224:Board/v3/Src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 225:Board/v3/Src/system_stm32f4xx.c ****   *         
 226:Board/v3/Src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 227:Board/v3/Src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 228:Board/v3/Src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 229:Board/v3/Src/system_stm32f4xx.c ****   *    
 230:Board/v3/Src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
 231:Board/v3/Src/system_stm32f4xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 232:Board/v3/Src/system_stm32f4xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 233:Board/v3/Src/system_stm32f4xx.c ****   *              may have wrong result.
 234:Board/v3/Src/system_stm32f4xx.c ****   *                
 235:Board/v3/Src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 236:Board/v3/Src/system_stm32f4xx.c ****   *           value for HSE crystal.
 237:Board/v3/Src/system_stm32f4xx.c ****   *     
 238:Board/v3/Src/system_stm32f4xx.c ****   * @param  None
 239:Board/v3/Src/system_stm32f4xx.c ****   * @retval None
 240:Board/v3/Src/system_stm32f4xx.c ****   */
 241:Board/v3/Src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 242:Board/v3/Src/system_stm32f4xx.c **** {
  92              		.loc 1 242 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
 243:Board/v3/Src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  97              		.loc 1 243 3 view .LVU19
  98              	.LVL0:
 244:Board/v3/Src/system_stm32f4xx.c ****   
 245:Board/v3/Src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 246:Board/v3/Src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
  99              		.loc 1 246 3 view .LVU20
ARM GAS  /tmp/ccaoDi9n.s 			page 7


 100              		.loc 1 246 12 is_stmt 0 view .LVU21
 101 0000 224B     		ldr	r3, .L12
 102 0002 9B68     		ldr	r3, [r3, #8]
 103              		.loc 1 246 7 view .LVU22
 104 0004 03F00C03 		and	r3, r3, #12
 105              	.LVL1:
 247:Board/v3/Src/system_stm32f4xx.c **** 
 248:Board/v3/Src/system_stm32f4xx.c ****   switch (tmp)
 106              		.loc 1 248 3 is_stmt 1 view .LVU23
 107 0008 042B     		cmp	r3, #4
 108 000a 14D0     		beq	.L5
 109 000c 082B     		cmp	r3, #8
 110 000e 16D0     		beq	.L6
 111 0010 1BB1     		cbz	r3, .L11
 249:Board/v3/Src/system_stm32f4xx.c ****   {
 250:Board/v3/Src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 251:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 252:Board/v3/Src/system_stm32f4xx.c ****       break;
 253:Board/v3/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 254:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 255:Board/v3/Src/system_stm32f4xx.c ****       break;
 256:Board/v3/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 257:Board/v3/Src/system_stm32f4xx.c **** 
 258:Board/v3/Src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 259:Board/v3/Src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 260:Board/v3/Src/system_stm32f4xx.c ****          */    
 261:Board/v3/Src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 262:Board/v3/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 263:Board/v3/Src/system_stm32f4xx.c ****       
 264:Board/v3/Src/system_stm32f4xx.c ****       if (pllsource != 0)
 265:Board/v3/Src/system_stm32f4xx.c ****       {
 266:Board/v3/Src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 267:Board/v3/Src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 268:Board/v3/Src/system_stm32f4xx.c ****       }
 269:Board/v3/Src/system_stm32f4xx.c ****       else
 270:Board/v3/Src/system_stm32f4xx.c ****       {
 271:Board/v3/Src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 272:Board/v3/Src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 273:Board/v3/Src/system_stm32f4xx.c ****       }
 274:Board/v3/Src/system_stm32f4xx.c **** 
 275:Board/v3/Src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 276:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 277:Board/v3/Src/system_stm32f4xx.c ****       break;
 278:Board/v3/Src/system_stm32f4xx.c ****     default:
 279:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 112              		.loc 1 279 7 view .LVU24
 113              		.loc 1 279 23 is_stmt 0 view .LVU25
 114 0012 1F4B     		ldr	r3, .L12+4
 115              	.LVL2:
 116              		.loc 1 279 23 view .LVU26
 117 0014 1F4A     		ldr	r2, .L12+8
 118 0016 1A60     		str	r2, [r3]
 280:Board/v3/Src/system_stm32f4xx.c ****       break;
 119              		.loc 1 280 7 is_stmt 1 view .LVU27
 120 0018 02E0     		b	.L8
 121              	.LVL3:
 122              	.L11:
ARM GAS  /tmp/ccaoDi9n.s 			page 8


 251:Board/v3/Src/system_stm32f4xx.c ****       break;
 123              		.loc 1 251 7 view .LVU28
 251:Board/v3/Src/system_stm32f4xx.c ****       break;
 124              		.loc 1 251 23 is_stmt 0 view .LVU29
 125 001a 1D4B     		ldr	r3, .L12+4
 126              	.LVL4:
 251:Board/v3/Src/system_stm32f4xx.c ****       break;
 127              		.loc 1 251 23 view .LVU30
 128 001c 1D4A     		ldr	r2, .L12+8
 129 001e 1A60     		str	r2, [r3]
 252:Board/v3/Src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 130              		.loc 1 252 7 is_stmt 1 view .LVU31
 131              	.LVL5:
 132              	.L8:
 281:Board/v3/Src/system_stm32f4xx.c ****   }
 282:Board/v3/Src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 283:Board/v3/Src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 284:Board/v3/Src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 133              		.loc 1 284 3 view .LVU32
 134              		.loc 1 284 28 is_stmt 0 view .LVU33
 135 0020 1A4B     		ldr	r3, .L12
 136 0022 9B68     		ldr	r3, [r3, #8]
 137              		.loc 1 284 52 view .LVU34
 138 0024 C3F30313 		ubfx	r3, r3, #4, #4
 139              		.loc 1 284 22 view .LVU35
 140 0028 1B4A     		ldr	r2, .L12+12
 141 002a D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 142              	.LVL6:
 285:Board/v3/Src/system_stm32f4xx.c ****   /* HCLK frequency */
 286:Board/v3/Src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 143              		.loc 1 286 3 is_stmt 1 view .LVU36
 144              		.loc 1 286 19 is_stmt 0 view .LVU37
 145 002c 184A     		ldr	r2, .L12+4
 146 002e 1368     		ldr	r3, [r2]
 147 0030 CB40     		lsrs	r3, r3, r1
 148 0032 1360     		str	r3, [r2]
 287:Board/v3/Src/system_stm32f4xx.c **** }
 149              		.loc 1 287 1 view .LVU38
 150 0034 7047     		bx	lr
 151              	.LVL7:
 152              	.L5:
 254:Board/v3/Src/system_stm32f4xx.c ****       break;
 153              		.loc 1 254 7 is_stmt 1 view .LVU39
 254:Board/v3/Src/system_stm32f4xx.c ****       break;
 154              		.loc 1 254 23 is_stmt 0 view .LVU40
 155 0036 164B     		ldr	r3, .L12+4
 156              	.LVL8:
 254:Board/v3/Src/system_stm32f4xx.c ****       break;
 157              		.loc 1 254 23 view .LVU41
 158 0038 184A     		ldr	r2, .L12+16
 159 003a 1A60     		str	r2, [r3]
 255:Board/v3/Src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 160              		.loc 1 255 7 is_stmt 1 view .LVU42
 161 003c F0E7     		b	.L8
 162              	.LVL9:
 163              	.L6:
 261:Board/v3/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
ARM GAS  /tmp/ccaoDi9n.s 			page 9


 164              		.loc 1 261 7 view .LVU43
 261:Board/v3/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 165              		.loc 1 261 23 is_stmt 0 view .LVU44
 166 003e 134B     		ldr	r3, .L12
 167              	.LVL10:
 261:Board/v3/Src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 168              		.loc 1 261 23 view .LVU45
 169 0040 5968     		ldr	r1, [r3, #4]
 170              	.LVL11:
 262:Board/v3/Src/system_stm32f4xx.c ****       
 171              		.loc 1 262 7 is_stmt 1 view .LVU46
 262:Board/v3/Src/system_stm32f4xx.c ****       
 172              		.loc 1 262 17 is_stmt 0 view .LVU47
 173 0042 5A68     		ldr	r2, [r3, #4]
 262:Board/v3/Src/system_stm32f4xx.c ****       
 174              		.loc 1 262 12 view .LVU48
 175 0044 02F03F02 		and	r2, r2, #63
 176              	.LVL12:
 264:Board/v3/Src/system_stm32f4xx.c ****       {
 177              		.loc 1 264 7 is_stmt 1 view .LVU49
 264:Board/v3/Src/system_stm32f4xx.c ****       {
 178              		.loc 1 264 10 is_stmt 0 view .LVU50
 179 0048 11F4800F 		tst	r1, #4194304
 180 004c 13D0     		beq	.L9
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 181              		.loc 1 267 9 is_stmt 1 view .LVU51
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 182              		.loc 1 267 29 is_stmt 0 view .LVU52
 183 004e 134B     		ldr	r3, .L12+16
 184 0050 B3FBF2F3 		udiv	r3, r3, r2
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 185              		.loc 1 267 44 view .LVU53
 186 0054 0D4A     		ldr	r2, .L12
 187              	.LVL13:
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 188              		.loc 1 267 44 view .LVU54
 189 0056 5268     		ldr	r2, [r2, #4]
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 190              		.loc 1 267 74 view .LVU55
 191 0058 C2F38812 		ubfx	r2, r2, #6, #9
 267:Board/v3/Src/system_stm32f4xx.c ****       }
 192              		.loc 1 267 16 view .LVU56
 193 005c 02FB03F3 		mul	r3, r2, r3
 194              	.LVL14:
 195              	.L10:
 275:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 196              		.loc 1 275 7 is_stmt 1 view .LVU57
 275:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 197              		.loc 1 275 20 is_stmt 0 view .LVU58
 198 0060 0A4A     		ldr	r2, .L12
 199 0062 5268     		ldr	r2, [r2, #4]
 275:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 200              		.loc 1 275 50 view .LVU59
 201 0064 C2F30142 		ubfx	r2, r2, #16, #2
 275:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 202              		.loc 1 275 56 view .LVU60
 203 0068 0132     		adds	r2, r2, #1
ARM GAS  /tmp/ccaoDi9n.s 			page 10


 275:Board/v3/Src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 204              		.loc 1 275 12 view .LVU61
 205 006a 5200     		lsls	r2, r2, #1
 206              	.LVL15:
 276:Board/v3/Src/system_stm32f4xx.c ****       break;
 207              		.loc 1 276 7 is_stmt 1 view .LVU62
 276:Board/v3/Src/system_stm32f4xx.c ****       break;
 208              		.loc 1 276 31 is_stmt 0 view .LVU63
 209 006c B3FBF2F3 		udiv	r3, r3, r2
 210              	.LVL16:
 276:Board/v3/Src/system_stm32f4xx.c ****       break;
 211              		.loc 1 276 23 view .LVU64
 212 0070 074A     		ldr	r2, .L12+4
 213              	.LVL17:
 276:Board/v3/Src/system_stm32f4xx.c ****       break;
 214              		.loc 1 276 23 view .LVU65
 215 0072 1360     		str	r3, [r2]
 277:Board/v3/Src/system_stm32f4xx.c ****     default:
 216              		.loc 1 277 7 is_stmt 1 view .LVU66
 217 0074 D4E7     		b	.L8
 218              	.LVL18:
 219              	.L9:
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 220              		.loc 1 272 9 view .LVU67
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 221              		.loc 1 272 29 is_stmt 0 view .LVU68
 222 0076 074B     		ldr	r3, .L12+8
 223 0078 B3FBF2F3 		udiv	r3, r3, r2
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 224              		.loc 1 272 44 view .LVU69
 225 007c 034A     		ldr	r2, .L12
 226              	.LVL19:
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 227              		.loc 1 272 44 view .LVU70
 228 007e 5268     		ldr	r2, [r2, #4]
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 229              		.loc 1 272 74 view .LVU71
 230 0080 C2F38812 		ubfx	r2, r2, #6, #9
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 231              		.loc 1 272 16 view .LVU72
 232 0084 02FB03F3 		mul	r3, r2, r3
 233              	.LVL20:
 272:Board/v3/Src/system_stm32f4xx.c ****       }
 234              		.loc 1 272 16 view .LVU73
 235 0088 EAE7     		b	.L10
 236              	.L13:
 237 008a 00BF     		.align	2
 238              	.L12:
 239 008c 00380240 		.word	1073887232
 240 0090 00000000 		.word	.LANCHOR0
 241 0094 0024F400 		.word	16000000
 242 0098 00000000 		.word	.LANCHOR1
 243 009c 00127A00 		.word	8000000
 244              		.cfi_endproc
 245              	.LFE134:
 247              		.global	APBPrescTable
 248              		.global	AHBPrescTable
ARM GAS  /tmp/ccaoDi9n.s 			page 11


 249              		.global	SystemCoreClock
 250              		.section	.data.SystemCoreClock,"aw"
 251              		.align	2
 252              		.set	.LANCHOR0,. + 0
 255              	SystemCoreClock:
 256 0000 0024F400 		.word	16000000
 257              		.section	.rodata.AHBPrescTable,"a"
 258              		.align	2
 259              		.set	.LANCHOR1,. + 0
 262              	AHBPrescTable:
 263 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 263      00000000 
 263      01020304 
 263      06
 264 000d 070809   		.ascii	"\007\010\011"
 265              		.section	.rodata.APBPrescTable,"a"
 266              		.align	2
 269              	APBPrescTable:
 270 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 270      01020304 
 271              		.text
 272              	.Letext0:
 273              		.file 2 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 274              		.file 3 "/opt/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 275              		.file 4 "ThirdParty/CMSIS/Include/core_cm4.h"
 276              		.file 5 "ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 277              		.file 6 "ThirdParty/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
ARM GAS  /tmp/ccaoDi9n.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccaoDi9n.s:20     .text.SystemInit:0000000000000000 $t
     /tmp/ccaoDi9n.s:26     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccaoDi9n.s:77     .text.SystemInit:0000000000000040 $d
     /tmp/ccaoDi9n.s:84     .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccaoDi9n.s:90     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccaoDi9n.s:239    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccaoDi9n.s:269    .rodata.APBPrescTable:0000000000000000 APBPrescTable
     /tmp/ccaoDi9n.s:262    .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccaoDi9n.s:255    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccaoDi9n.s:251    .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccaoDi9n.s:258    .rodata.AHBPrescTable:0000000000000000 $d
     /tmp/ccaoDi9n.s:266    .rodata.APBPrescTable:0000000000000000 $d

NO UNDEFINED SYMBOLS
