================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jul 15 19:09:21 CST 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         sobel_resize_xf
    * Solution:        sol2 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              6728
FF:               7908
DSP:              18
BRAM:             9
URAM:             0
SRL:              1134


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.105       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                             | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                             | 6728 | 7908 | 18  | 9    |      |     |        |      |         |          |        |
|   (inst)                                                                         | 1    | 12   |     |      |      |     |        |      |         |          |        |
|   Array2xfMat_8_0_128_128_1_2_U0                                                 | 518  | 508  | 4   |      |      |     |        |      |         |          |        |
|     (Array2xfMat_8_0_128_128_1_2_U0)                                             | 2    | 6    |     |      |      |     |        |      |         |          |        |
|     grp_Axi2Mat_fu_84                                                            | 516  | 502  | 4   |      |      |     |        |      |         |          |        |
|       Axi2AxiStream_U0                                                           | 56   | 43   | 1   |      |      |     |        |      |         |          |        |
|         (Axi2AxiStream_U0)                                                       | 15   | 15   | 1   |      |      |     |        |      |         |          |        |
|         grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108                      | 41   | 28   |     |      |      |     |        |      |         |          |        |
|           (grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_108)                  | 3    | 26   |     |      |      |     |        |      |         |          |        |
|           flow_control_loop_pipe_sequential_init_U                               | 38   | 2    |     |      |      |     |        |      |         |          |        |
|       AxiStream2Mat_U0                                                           | 371  | 296  | 3   |      |      |     |        |      |         |          |        |
|         (AxiStream2Mat_U0)                                                       |      | 2    |     |      |      |     |        |      |         |          |        |
|         AxiStream2MatStream_2_U0                                                 | 279  | 275  | 3   |      |      |     |        |      |         |          |        |
|           (AxiStream2MatStream_2_U0)                                             | 35   | 104  |     |      |      |     |        |      |         |          |        |
|           grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58               | 228  | 154  |     |      |      |     |        |      |         |          |        |
|             (grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_58)           | 217  | 152  |     |      |      |     |        |      |         |          |        |
|             flow_control_loop_pipe_sequential_init_U                             | 11   | 2    |     |      |      |     |        |      |         |          |        |
|           mul_32s_32s_32_2_1_U36                                                 | 16   | 17   | 3   |      |      |     |        |      |         |          |        |
|         cols_c_U                                                                 | 38   | 5    |     |      |      |     |        |      |         |          |        |
|         last_blk_pxl_width_1_U0                                                  | 3    | 2    |     |      |      |     |        |      |         |          |        |
|         last_blk_width_channel_U                                                 | 7    | 7    |     |      |      |     |        |      |         |          |        |
|         rows_c_U                                                                 | 44   | 5    |     |      |      |     |        |      |         |          |        |
|       cols_c_U                                                                   | 36   | 69   |     |      |      |     |        |      |         |          |        |
|       ldata_U                                                                    | 13   | 21   |     |      |      |     |        |      |         |          |        |
|       rows_c_U                                                                   | 36   | 69   |     |      |      |     |        |      |         |          |        |
|       start_for_AxiStream2Mat_U0_U                                               | 4    | 4    |     |      |      |     |        |      |         |          |        |
|   Block_entry14_proc_U0                                                          | 99   | 97   |     |      |      |     |        |      |         |          |        |
|   Block_entry1_proc_U0                                                           | 67   | 129  |     |      |      |     |        |      |         |          |        |
|   Sobel_0_3_0_0_64_64_1_false_2_2_2_U0                                           | 345  | 380  |     | 3    |      |     |        |      |         |          |        |
|     (Sobel_0_3_0_0_64_64_1_false_2_2_2_U0)                                       |      | 35   |     |      |      |     |        |      |         |          |        |
|     grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46            | 345  | 345  |     | 3    |      |     |        |      |         |          |        |
|       (grp_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_fu_46)        | 38   | 68   |     |      |      |     |        |      |         |          |        |
|       buf_1_U                                                                    | 25   |      |     | 1    |      |     |        |      |         |          |        |
|       buf_2_U                                                                    |      |      |     | 1    |      |     |        |      |         |          |        |
|       buf_U                                                                      | 10   |      |     | 1    |      |     |        |      |         |          |        |
|       grp_xFGradientX3x3_0_0_s_fu_183                                            | 21   | 18   |     |      |      |     |        |      |         |          |        |
|       grp_xFGradientY3x3_0_0_s_fu_196                                            | 29   | 34   |     |      |      |     |        |      |         |          |        |
|       grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150                        | 45   | 22   |     |      |      |     |        |      |         |          |        |
|         (grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150)                    | 2    | 20   |     |      |      |     |        |      |         |          |        |
|       grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159                              | 183  | 203  |     |      |      |     |        |      |         |          |        |
|         (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159)                          | 49   | 130  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                                | 469  | 379  |     |      |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                                  | 617  | 854  |     | 1    |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                                                  | 871  | 1194 |     | 1    |      |     |        |      |         |          |        |
|   gmem3_m_axi_U                                                                  | 872  | 1194 |     | 1    |      |     |        |      |         |          |        |
|   img_out1_c_U                                                                   | 75   | 6    |     |      |      |     |        |      |         |          |        |
|   img_out2_c_U                                                                   | 76   | 6    |     |      |      |     |        |      |         |          |        |
|   in_mat_cols_c16_channel_U                                                      | 41   | 69   |     |      |      |     |        |      |         |          |        |
|   in_mat_cols_c_U                                                                | 36   | 69   |     |      |      |     |        |      |         |          |        |
|   in_mat_data_U                                                                  | 21   | 21   |     |      |      |     |        |      |         |          |        |
|   in_mat_rows_c15_channel_U                                                      | 40   | 69   |     |      |      |     |        |      |         |          |        |
|   in_mat_rows_c_U                                                                | 38   | 69   |     |      |      |     |        |      |         |          |        |
|   out_resize_mat_cols_c18_channel_U                                              | 70   | 5    |     |      |      |     |        |      |         |          |        |
|   out_resize_mat_cols_c_U                                                        | 20   | 37   |     |      |      |     |        |      |         |          |        |
|   out_resize_mat_data_U                                                          | 28   | 21   |     |      |      |     |        |      |         |          |        |
|   out_resize_mat_rows_c17_channel_U                                              | 103  | 5    |     |      |      |     |        |      |         |          |        |
|   out_resize_mat_rows_c_U                                                        | 20   | 37   |     |      |      |     |        |      |         |          |        |
|   p_dstgx_cols_channel_U                                                         | 46   | 6    |     |      |      |     |        |      |         |          |        |
|   p_dstgx_data_U                                                                 | 13   | 21   |     |      |      |     |        |      |         |          |        |
|   p_dstgx_rows_channel_U                                                         | 29   | 6    |     |      |      |     |        |      |         |          |        |
|   p_dstgy_cols_channel_U                                                         | 47   | 6    |     |      |      |     |        |      |         |          |        |
|   p_dstgy_data_U                                                                 | 13   | 21   |     |      |      |     |        |      |         |          |        |
|   p_dstgy_rows_channel_U                                                         | 28   | 6    |     |      |      |     |        |      |         |          |        |
|   resize_1_0_128_128_64_64_1_false_2_2_2_U0                                      | 1265 | 1701 | 10  | 3    |      |     |        |      |         |          |        |
|     (resize_1_0_128_128_64_64_1_false_2_2_2_U0)                                  | 11   | 68   |     |      |      |     |        |      |         |          |        |
|         mac_muladd_12ns_10s_22s_23_4_1_U82                                       | 14   |      | 1   |      |      |     |        |      |         |          |        |
|         mac_muladd_12ns_9s_21s_22_4_1_U81                                        |      |      | 1   |      |      |     |        |      |         |          |        |
|         mul_12ns_12ns_24_1_1_U79                                                 | 2    |      | 1   |      |      |     |        |      |         |          |        |
|       grp_scaleCompute_17_42_20_48_16_1_s_fu_203                                 | 187  | 149  | 6   |      |      |     |        |      |         |          |        |
|         (grp_scaleCompute_17_42_20_48_16_1_s_fu_203)                             | 168  | 113  | 1   |      |      |     |        |      |         |          |        |
|         mul_48ns_42s_74_5_0_U75                                                  | 19   | 36   | 5   |      |      |     |        |      |         |          |        |
|       grp_xfUDivResize_fu_186                                                    | 228  | 454  |     |      |      |     |        |      |         |          |        |
|         (grp_xfUDivResize_fu_186)                                                | 20   | 116  |     |      |      |     |        |      |         |          |        |
|         udiv_64ns_16ns_64_68_seq_1_U71                                           | 208  | 338  |     |      |      |     |        |      |         |          |        |
|           (udiv_64ns_16ns_64_68_seq_1_U71)                                       | 49   | 97   |     |      |      |     |        |      |         |          |        |
|       line_buffer_1_U                                                            |      |      |     | 1    |      |     |        |      |         |          |        |
|       line_buffer_2_U                                                            |      |      |     | 1    |      |     |        |      |         |          |        |
|       line_buffer_U                                                              |      |      |     | 1    |      |     |        |      |         |          |        |
|   start_for_Sobel_0_3_0_0_64_64_1_false_2_2_2_U0_U                               | 6    | 4    |     |      |      |     |        |      |         |          |        |
|   xfMat2Array_8_0_64_64_1_2_1_1_U0                                               | 442  | 488  | 2   |      |      |     |        |      |         |          |        |
|     (xfMat2Array_8_0_64_64_1_2_1_1_U0)                                           | 1    | 87   |     |      |      |     |        |      |         |          |        |
|     grp_Mat2Axi_fu_62                                                            | 441  | 401  | 2   |      |      |     |        |      |         |          |        |
|       (grp_Mat2Axi_fu_62)                                                        |      | 3    |     |      |      |     |        |      |         |          |        |
|       AxiStream2Axi_U0                                                           | 75   | 101  |     |      |      |     |        |      |         |          |        |
|         (AxiStream2Axi_U0)                                                       | 44   | 75   |     |      |      |     |        |      |         |          |        |
|         grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          | 31   | 26   |     |      |      |     |        |      |         |          |        |
|           (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      | 9    | 24   |     |      |      |     |        |      |         |          |        |
|           flow_control_loop_pipe_sequential_init_U                               | 22   | 2    |     |      |      |     |        |      |         |          |        |
|       Mat2AxiStream_U0                                                           | 201  | 178  | 1   |      |      |     |        |      |         |          |        |
|         (Mat2AxiStream_U0)                                                       |      | 2    |     |      |      |     |        |      |         |          |        |
|         MatStream2AxiStream_2_U0                                                 | 124  | 157  | 1   |      |      |     |        |      |         |          |        |
|           (MatStream2AxiStream_2_U0)                                             | 34   | 70   | 1   |      |      |     |        |      |         |          |        |
|           grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     | 90   | 87   |     |      |      |     |        |      |         |          |        |
|             (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) | 85   | 85   |     |      |      |     |        |      |         |          |        |
|             flow_control_loop_pipe_sequential_init_U                             | 5    | 2    |     |      |      |     |        |      |         |          |        |
|         cols_c_U                                                                 | 38   | 5    |     |      |      |     |        |      |         |          |        |
|         last_blk_pxl_width_U0                                                    | 9    | 2    |     |      |      |     |        |      |         |          |        |
|         last_blk_width_channel_U                                                 | 7    | 7    |     |      |      |     |        |      |         |          |        |
|         rows_c_U                                                                 | 23   | 5    |     |      |      |     |        |      |         |          |        |
|       Mat2Axi_Block_entry24_proc_U0                                              |      | 14   |     |      |      |     |        |      |         |          |        |
|       addrbound_U0                                                               | 13   | 17   | 1   |      |      |     |        |      |         |          |        |
|         (addrbound_U0)                                                           | 4    | 17   |     |      |      |     |        |      |         |          |        |
|         mul_13s_13s_13_3_1_U200                                                  | 9    |      | 1   |      |      |     |        |      |         |          |        |
|       axibound_U                                                                 | 34   | 31   |     |      |      |     |        |      |         |          |        |
|       dout_c_U                                                                   | 73   | 5    |     |      |      |     |        |      |         |          |        |
|       ldata_U                                                                    | 13   | 21   |     |      |      |     |        |      |         |          |        |
|       p_channel_U                                                                | 32   | 31   |     |      |      |     |        |      |         |          |        |
|   xfMat2Array_8_0_64_64_1_2_1_U0                                                 | 444  | 488  | 2   |      |      |     |        |      |         |          |        |
|     (xfMat2Array_8_0_64_64_1_2_1_U0)                                             | 1    | 87   |     |      |      |     |        |      |         |          |        |
|     grp_Mat2Axi_fu_62                                                            | 443  | 401  | 2   |      |      |     |        |      |         |          |        |
|       (grp_Mat2Axi_fu_62)                                                        |      | 3    |     |      |      |     |        |      |         |          |        |
|       AxiStream2Axi_U0                                                           | 77   | 101  |     |      |      |     |        |      |         |          |        |
|         (AxiStream2Axi_U0)                                                       | 46   | 75   |     |      |      |     |        |      |         |          |        |
|         grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67                          | 31   | 26   |     |      |      |     |        |      |         |          |        |
|           (grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_67)                      | 9    | 24   |     |      |      |     |        |      |         |          |        |
|           flow_control_loop_pipe_sequential_init_U                               | 22   | 2    |     |      |      |     |        |      |         |          |        |
|       Mat2AxiStream_U0                                                           | 201  | 178  | 1   |      |      |     |        |      |         |          |        |
|         (Mat2AxiStream_U0)                                                       |      | 2    |     |      |      |     |        |      |         |          |        |
|         MatStream2AxiStream_2_U0                                                 | 124  | 157  | 1   |      |      |     |        |      |         |          |        |
|           (MatStream2AxiStream_2_U0)                                             | 34   | 70   | 1   |      |      |     |        |      |         |          |        |
|           grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79     | 90   | 87   |     |      |      |     |        |      |         |          |        |
|             (grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79) | 85   | 85   |     |      |      |     |        |      |         |          |        |
|             flow_control_loop_pipe_sequential_init_U                             | 5    | 2    |     |      |      |     |        |      |         |          |        |
|         cols_c_U                                                                 | 38   | 5    |     |      |      |     |        |      |         |          |        |
|         last_blk_pxl_width_U0                                                    | 9    | 2    |     |      |      |     |        |      |         |          |        |
|         last_blk_width_channel_U                                                 | 7    | 7    |     |      |      |     |        |      |         |          |        |
|         rows_c_U                                                                 | 23   | 5    |     |      |      |     |        |      |         |          |        |
|       Mat2Axi_Block_entry24_proc_U0                                              |      | 14   |     |      |      |     |        |      |         |          |        |
|       addrbound_U0                                                               | 13   | 17   | 1   |      |      |     |        |      |         |          |        |
|         (addrbound_U0)                                                           | 4    | 17   |     |      |      |     |        |      |         |          |        |
|         mul_13s_13s_13_3_1_U200                                                  | 9    |      | 1   |      |      |     |        |      |         |          |        |
|       axibound_U                                                                 | 34   | 31   |     |      |      |     |        |      |         |          |        |
|       dout_c_U                                                                   | 73   | 5    |     |      |      |     |        |      |         |          |        |
|       ldata_U                                                                    | 13   | 21   |     |      |      |     |        |      |         |          |        |
|       p_channel_U                                                                | 32   | 31   |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 12.65% | OK     |
| FD                                                        | 50%       | 7.43%  | OK     |
| LUTRAM+SRL                                                | 25%       | 6.52%  | OK     |
| MUXF7                                                     | 15%       | 0.02%  | OK     |
| DSP                                                       | 80%       | 8.18%  | OK     |
| RAMB/FIFO                                                 | 80%       | 3.21%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.70%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 261    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.85   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                         | ENDPOINT PIN                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                        |                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.895 | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R  |            6 |         30 |          6.497 |          1.433 |        5.064 |
| Path2 | 2.895 | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R |            6 |         30 |          6.497 |          1.433 |        5.064 |
| Path3 | 2.895 | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R |            6 |         30 |          6.497 |          1.433 |        5.064 |
| Path4 | 2.895 | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R |            6 |         30 |          6.497 |          1.433 |        5.064 |
| Path5 | 2.895 | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]/R |            6 |         30 |          6.497 |          1.433 |        5.064 |
+-------+-------+--------------------------------------------------------+---------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3 | LUT.others.LUT3      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]                                        | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3 | LUT.others.LUT3      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]                                       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3 | LUT.others.LUT3      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]                                       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3 | LUT.others.LUT3      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]                                       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                 | Primitive Type       |
    +---------------------------------------------------------------------------------------------+----------------------+
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_3 | LUT.others.LUT3      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_6    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem2_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[13]                                       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/sobel_resize_accel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/sobel_resize_accel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/sobel_resize_accel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/sobel_resize_accel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/sobel_resize_accel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/sobel_resize_accel_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------------+


