{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721357240915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721357240922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 09:47:20 2024 " "Processing started: Fri Jul 19 09:47:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721357240922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721357240922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATD -c ATD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATD -c ATD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721357240922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721357241502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721357241502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atd.v 2 2 " "Found 2 design units, including 2 entities, in source file atd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATD " "Found entity 1: ATD" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721357251954 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX_display " "Found entity 2: HEX_display" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721357251954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721357251954 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "giaydonvi ATD.v(61) " "Verilog HDL Implicit Net warning at ATD.v(61): created implicit net for \"giaydonvi\"" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721357251954 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "giaydonvi ATD.v(12) " "Verilog HDL Procedural Assignment error at ATD.v(12): object \"giaydonvi\" on left-hand side of assignment must have a variable data type" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1721357251954 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "giaydonvi ATD.v(50) " "Verilog HDL Procedural Assignment error at ATD.v(50): object \"giaydonvi\" on left-hand side of assignment must have a variable data type" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1721357251955 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "giaydonvi ATD.v(54) " "Verilog HDL Procedural Assignment error at ATD.v(54): object \"giaydonvi\" on left-hand side of assignment must have a variable data type" {  } { { "ATD.v" "" { Text "C:/Users/npb14/OneDrive/Dokumen/GitHub/AutomaticTimerDesign/ATD.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1721357251955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721357252030 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 19 09:47:32 2024 " "Processing ended: Fri Jul 19 09:47:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721357252030 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721357252030 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721357252030 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721357252030 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721357252777 ""}
