
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038338                       # Number of seconds simulated
sim_ticks                                 38338447074                       # Number of ticks simulated
final_tick                               567902827011                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 267643                       # Simulator instruction rate (inst/s)
host_op_rate                                   337773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2319219                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923616                       # Number of bytes of host memory used
host_seconds                                 16530.76                       # Real time elapsed on the host
sim_insts                                  4424341385                       # Number of instructions simulated
sim_ops                                    5583643140                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3953536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4163968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1580800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1081728                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10787072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2588672                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2588672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        30887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        32531                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12350                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8451                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 84274                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20224                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20224                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    103121965                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108610763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     41232760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        56758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28215227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               281364344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        56758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67521566                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67521566                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67521566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    103121965                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108610763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46742                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     41232760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        56758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28215227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              348885910                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91938723                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30992735                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25455248                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019071                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13074596                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096772                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3146273                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87206                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32045161                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170430972                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30992735                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15243045                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36645807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10823405                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9227318                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673151                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       803432                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86689747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.417257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.312674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        50043940     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3654757      4.22%     61.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3238784      3.74%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3443705      3.97%     69.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2976702      3.43%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572906      1.81%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027759      1.19%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2699492      3.11%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18031702     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86689747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.337102                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.853745                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33700364                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8819362                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34860359                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544652                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8765001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5049263                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6504                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202216140                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51115                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8765001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35379040                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4750051                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1361291                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33692870                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741486                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195335568                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14086                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1712996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          168                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271250726                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910598607                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910598607                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102991467                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34137                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18091                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7309334                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19223504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10041962                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240108                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3072309                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183991217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34096                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147944970                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       298161                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61058208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186031975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2052                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86689747                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.706603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     32401214     37.38%     37.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17925454     20.68%     58.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11950318     13.79%     71.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7634349      8.81%     80.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7554541      8.71%     89.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422939      5.10%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3383520      3.90%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       757442      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659970      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86689747                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083294     70.06%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202812     13.12%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260155     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121675575     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019029      1.36%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15789685     10.67%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8444659      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147944970                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.609169                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546302                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384424146                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245084547                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143774023                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149491272                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261198                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7011375                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          487                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1041                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2300289                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8765001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3928862                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       168661                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184025313                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19223504                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10041962                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18074                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        121777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1041                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127343                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365740                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145359663                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14831289                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2585303                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23035200                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20578203                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8203911                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.581049                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143922630                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143774023                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93733913                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261710248                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.563803                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358159                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61607618                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044753                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77924746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154696                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32596756     41.83%     41.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20464679     26.26%     68.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8395754     10.77%     78.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4291926      5.51%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676380      4.72%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800742      2.31%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000261      2.57%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006825      1.29%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691423      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77924746                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           258262861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376832271                       # The number of ROB writes
system.switch_cpus0.timesIdled                  48853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5248976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.919387                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.919387                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.087681                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.087681                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       656320819                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197195443                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189582042                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91938723                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30370466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24681805                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2074270                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12828675                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11853405                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3208401                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87980                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30505316                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168486388                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30370466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15061806                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37055267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11146116                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8220042                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14938062                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       890411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84805867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.454307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.288544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47750600     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3259993      3.84%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2623757      3.09%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6399764      7.55%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1726743      2.04%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2232374      2.63%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1615295      1.90%     77.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          906464      1.07%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18290877     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84805867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.330334                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.832594                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31913269                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8031587                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35632484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244382                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8984136                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5188113                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41413                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201427241                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        78849                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8984136                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34246861                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1695956                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2871469                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33484875                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3522562                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194340110                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        40722                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1462093                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1086834                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4969                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272098682                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907304701                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907304701                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166688824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105409804                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40136                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22736                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9622035                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18123276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9232122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146096                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3102548                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183772645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145981884                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289901                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63543118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193953699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6448                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84805867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.721365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30636526     36.13%     36.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17874810     21.08%     57.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11758170     13.86%     71.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8654413     10.20%     81.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7419170      8.75%     90.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3848669      4.54%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3293255      3.88%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       618892      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       701962      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84805867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         853947     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172630     14.41%     85.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       171552     14.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121637116     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2078144      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16146      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14498271      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7752207      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145981884                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.587817                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1198135                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008207                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378257668                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247355145                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142258022                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147180019                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548202                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7152992                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2789                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          642                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2371298                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8984136                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         729346                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82594                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183811387                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       395807                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18123276                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9232122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22594                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73877                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          642                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1242952                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1163897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406849                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143656801                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13599031                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325080                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21149999                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20260866                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7550968                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.562528                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142351884                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142258022                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92714449                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261765538                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.547313                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354189                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97652342                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119926510                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63886079                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32292                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2079411                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75821731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.127172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30682568     40.47%     40.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20462506     26.99%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8322242     10.98%     78.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4678642      6.17%     84.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3829396      5.05%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1556867      2.05%     91.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1852791      2.44%     94.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       928823      1.23%     95.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3507896      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75821731                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97652342                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119926510                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17831105                       # Number of memory references committed
system.switch_cpus1.commit.loads             10970281                       # Number of loads committed
system.switch_cpus1.commit.membars              16146                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17231217                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108058062                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2441513                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3507896                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256126424                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          376615021                       # The number of ROB writes
system.switch_cpus1.timesIdled                  53463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7132856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97652342                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119926510                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97652342                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.941490                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.941490                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.062146                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.062146                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       646286971                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196635307                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185865723                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32292                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91938723                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32717782                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26673751                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2185732                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13854667                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12794011                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3530255                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97016                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32739911                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             179704157                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32717782                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16324266                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39929483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11609899                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6624394                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16164803                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1061981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88691039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.285505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48761556     54.98%     54.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2641832      2.98%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4941785      5.57%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4917422      5.54%     69.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3052073      3.44%     72.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2433475      2.74%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1520770      1.71%     76.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1425301      1.61%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18996825     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88691039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.355865                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.954608                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34143493                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6560631                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38354665                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       235253                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9396990                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5535213                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     215621890                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9396990                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36625727                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1070583                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2094865                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36060109                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3442759                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     207886674                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1431656                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1053960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    291890723                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    969830133                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    969830133                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180589806                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       111300917                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37044                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9579043                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19241204                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9814330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123414                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3384782                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         196013973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156163903                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       306278                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66264750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    202660828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     88691039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760763                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.895832                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31042135     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     19058724     21.49%     56.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12601236     14.21%     70.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8247738      9.30%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8692133      9.80%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4202854      4.74%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3319079      3.74%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       754903      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       772237      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88691039                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         973049     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        185451     13.82%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       183702     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130622010     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2097876      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17781      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15111631      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8314605      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156163903                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.698565                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1342202                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008595                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402667325                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    262314649                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152591976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157506105                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       486365                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7468679                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2057                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          364                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2356611                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9396990                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         553869                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93481                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    196049540                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       391707                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19241204                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9814330                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17782                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          364                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1366561                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1214589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2581150                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154097579                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14417108                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2066324                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22535204                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21848350                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8118096                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.676090                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152640072                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152591976                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         97262253                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        279119301                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.659714                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348461                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105174853                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129500671                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     66549362                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2212164                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79294049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633170                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.143535                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30690230     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21943076     27.67%     66.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9120385     11.50%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4541418      5.73%     83.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4534328      5.72%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1832809      2.31%     91.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1839168      2.32%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       984874      1.24%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3807761      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79294049                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105174853                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129500671                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19230244                       # Number of memory references committed
system.switch_cpus2.commit.loads             11772525                       # Number of loads committed
system.switch_cpus2.commit.membars              17782                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18692048                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116670062                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2670885                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3807761                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           271536321                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401503138                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3247684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105174853                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129500671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105174853                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.874151                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.874151                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.143967                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.143967                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       692236477                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211972291                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      198065820                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35564                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91938723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33801250                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27581187                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2255709                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14222289                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13311638                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3493575                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98914                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35012987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             183620413                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33801250                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16805213                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39799943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11767581                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       7283322                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17048378                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       872653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     91589496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.478927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.322000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51789553     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3271250      3.57%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4878674      5.33%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3392764      3.70%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2368579      2.59%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2312932      2.53%     74.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1405202      1.53%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2997733      3.27%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        19172809     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     91589496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367650                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997204                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36006556                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7529291                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         38005560                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       555132                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9492951                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5690234                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          510                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     219917538                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1665                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9492951                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38023647                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         526242                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4086514                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         36503119                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2957018                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     213383667                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1233673                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1006387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    299340574                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    993271781                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    993271781                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    184281454                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       115059116                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38532                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18374                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8775968                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19558279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10015891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119596                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2907552                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         198850668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        158878791                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       317032                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     66272669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    202723294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     91589496                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734684                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     34084121     37.21%     37.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17937917     19.59%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12896181     14.08%     70.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8582043      9.37%     80.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8685112      9.48%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4150362      4.53%     94.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3709754      4.05%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       700447      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       843559      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     91589496                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         865797     70.98%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        171797     14.09%     85.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       182102     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    132894135     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2005437      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18306      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15607917      9.82%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8352996      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     158878791                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.728094                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1219696                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007677                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    410883806                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    265160420                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154481540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     160098487                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       497234                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7583980                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6913                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2401434                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9492951                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         272141                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        52050                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    198887349                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       689721                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19558279                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10015891                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18373                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1373293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1228676                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2601969                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    155953011                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14586698                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2925780                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22733505                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        22161483                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8146807                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.696271                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154547645                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154481540                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        100083737                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        284376492                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.680266                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107145910                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132072331                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     66815176                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2273802                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     82096544                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.608744                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     32665671     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22928955     27.93%     67.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8667910     10.56%     78.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4852915      5.91%     84.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4098357      4.99%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1833923      2.23%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1752070      2.13%     93.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1200596      1.46%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4096147      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     82096544                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107145910                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132072331                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19588756                       # Number of memory references committed
system.switch_cpus3.commit.loads             11974299                       # Number of loads committed
system.switch_cpus3.commit.membars              18306                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19162321                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118899030                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2731605                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4096147                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276887904                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          407274066                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 349227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107145910                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132072331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107145910                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858070                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858070                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.165406                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.165406                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       700423244                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214895915                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      202143193                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36612                       # number of misc regfile writes
system.l20.replacements                         30898                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          357364                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32946                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.846962                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.173407                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.450461                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1694.020474                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           351.355658                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001061                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000220                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.827158                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.171560                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        65361                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  65361                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10635                       # number of Writeback hits
system.l20.Writeback_hits::total                10635                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        65361                       # number of demand (read+write) hits
system.l20.demand_hits::total                   65361                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        65361                       # number of overall hits
system.l20.overall_hits::total                  65361                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        30887                       # number of ReadReq misses
system.l20.ReadReq_misses::total                30898                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        30887                       # number of demand (read+write) misses
system.l20.demand_misses::total                 30898                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        30887                       # number of overall misses
system.l20.overall_misses::total                30898                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1430468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5244623209                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5246053677                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1430468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5244623209                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5246053677                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1430468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5244623209                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5246053677                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96248                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96259                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10635                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10635                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96248                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96259                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96248                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96259                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.320911                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.320988                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.320911                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.320988                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.320911                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.320988                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169800.343478                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169786.189300                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169800.343478                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169786.189300                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130042.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169800.343478                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169786.189300                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5362                       # number of writebacks
system.l20.writebacks::total                     5362                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        30887                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           30898                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        30887                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            30898                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        30887                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           30898                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4892797942                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4894103780                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4892797942                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4894103780                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1305838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4892797942                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4894103780                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320911                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.320988                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.320911                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.320988                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.320911                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.320988                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158409.620293                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158395.487734                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158409.620293                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158395.487734                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 118712.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158409.620293                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158395.487734                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         32545                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          148022                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34593                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.278958                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.035105                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.813857                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1680.447393                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           361.703644                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002459                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000397                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.820531                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.176613                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38449                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38449                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8345                       # number of Writeback hits
system.l21.Writeback_hits::total                 8345                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38449                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38449                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38449                       # number of overall hits
system.l21.overall_hits::total                  38449                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        32531                       # number of ReadReq misses
system.l21.ReadReq_misses::total                32544                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        32531                       # number of demand (read+write) misses
system.l21.demand_misses::total                 32544                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        32531                       # number of overall misses
system.l21.overall_misses::total                32544                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1724174                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5758781172                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5760505346                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1724174                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5758781172                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5760505346                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1724174                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5758781172                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5760505346                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        70980                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              70993                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8345                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8345                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        70980                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               70993                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        70980                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              70993                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.458312                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458411                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.458312                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458411                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.458312                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458411                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 177024.412776                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177006.678528                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 177024.412776                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177006.678528                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132628.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 177024.412776                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177006.678528                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4726                       # number of writebacks
system.l21.writebacks::total                     4726                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        32531                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           32544                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        32531                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            32544                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        32531                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           32544                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5380873886                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5382444770                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5380873886                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5382444770                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5380873886                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5382444770                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458312                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458411                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.458312                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458411                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.458312                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458411                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165407.576957                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 165389.772923                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165407.576957                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 165389.772923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120837.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165407.576957                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 165389.772923                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12370                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188819                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14418                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.096060                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.368572                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.436875                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1535.959362                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           486.235191                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011899                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000702                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749980                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.237420                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28634                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28634                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9408                       # number of Writeback hits
system.l22.Writeback_hits::total                 9408                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28634                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28634                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28634                       # number of overall hits
system.l22.overall_hits::total                  28634                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12350                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12364                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12350                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12364                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12350                       # number of overall misses
system.l22.overall_misses::total                12364                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1979579                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1963897158                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1965876737                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1979579                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1963897158                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1965876737                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1979579                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1963897158                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1965876737                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40984                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40998                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9408                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9408                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40984                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40998                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40984                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40998                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301337                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.301576                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301337                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.301576                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301337                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.301576                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159020.012794                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 159000.059609                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159020.012794                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 159000.059609                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 141398.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159020.012794                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 159000.059609                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5544                       # number of writebacks
system.l22.writebacks::total                     5544                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12350                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12364                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12350                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12364                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12350                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12364                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1822990465                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1824811424                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1822990465                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1824811424                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1820959                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1822990465                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1824811424                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301337                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.301576                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301337                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.301576                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301337                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.301576                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147610.563968                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 147590.700744                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147610.563968                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 147590.700744                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 130068.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147610.563968                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 147590.700744                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8468                       # number of replacements
system.l23.tagsinuse                             2048                       # Cycle average of tags in use
system.l23.total_refs                          200895                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10516                       # Sample count of references to valid blocks.
system.l23.avg_refs                         19.103747                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           35.557671                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.389082                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1400.976618                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           609.076629                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.017362                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001167                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.684071                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297401                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        26934                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  26934                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8645                       # number of Writeback hits
system.l23.Writeback_hits::total                 8645                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        26934                       # number of demand (read+write) hits
system.l23.demand_hits::total                   26934                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        26934                       # number of overall hits
system.l23.overall_hits::total                  26934                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8451                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8468                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8451                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8468                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8451                       # number of overall misses
system.l23.overall_misses::total                 8468                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3048120                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1376005398                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1379053518                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3048120                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1376005398                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1379053518                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3048120                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1376005398                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1379053518                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        35385                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              35402                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8645                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8645                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        35385                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               35402                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        35385                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              35402                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.238830                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.239196                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238830                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.239196                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238830                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.239196                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 179301.176471                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 162821.606674                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 162854.690364                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 179301.176471                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 162821.606674                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 162854.690364                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 179301.176471                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 162821.606674                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 162854.690364                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4592                       # number of writebacks
system.l23.writebacks::total                     4592                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8451                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8468                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8451                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8468                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8451                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8468                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2854984                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1279635870                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1282490854                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2854984                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1279635870                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1282490854                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2854984                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1279635870                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1282490854                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238830                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.239196                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238830                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.239196                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238830                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.239196                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 167940.235294                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 151418.278310                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 151451.447095                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 167940.235294                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 151418.278310                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 151451.447095                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 167940.235294                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 151418.278310                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 151451.447095                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996516                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680801                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843340.836661                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996516                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673140                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673140                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673140                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673140                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673140                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673140                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1481838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1481838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1481838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1481838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673151                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673151                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673151                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673151                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 134712.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 134712.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 134712.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1441468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1441468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1441468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 131042.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 131042.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96248                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191925710                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96504                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.785024                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494888                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505112                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11661256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11661256                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17200                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19370666                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19370666                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19370666                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19370666                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       364375                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       364375                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       364490                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        364490                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       364490                       # number of overall misses
system.cpu0.dcache.overall_misses::total       364490                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23960092525                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23960092525                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7787883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7787883                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23967880408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23967880408                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23967880408                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23967880408                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12025631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12025631                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19735156                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19735156                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19735156                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19735156                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030300                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030300                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018469                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018469                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018469                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018469                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 65756.686175                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65756.686175                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 67720.721739                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67720.721739                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 65757.305847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65757.305847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 65757.305847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65757.305847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10635                       # number of writebacks
system.cpu0.dcache.writebacks::total            10635                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       268127                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       268127                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       268242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       268242                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       268242                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       268242                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96248                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96248                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5757214577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5757214577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5757214577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5757214577                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5757214577                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5757214577                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004877                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004877                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59816.459324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59816.459324                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59816.459324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59816.459324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59816.459324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59816.459324                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996985                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020018801                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056489.518145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14938046                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14938046                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14938046                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14938046                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14938046                       # number of overall hits
system.cpu1.icache.overall_hits::total       14938046                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2092572                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2092572                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2092572                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2092572                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14938062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14938062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14938062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14938062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14938062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14938062                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 130785.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 130785.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 130785.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1737174                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1737174                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1737174                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 133628.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 133628.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 70980                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180924491                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71236                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2539.790148                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.696582                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.303418                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901159                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098841                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10324023                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10324023                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6828532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6828532                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22230                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16146                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16146                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17152555                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17152555                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17152555                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17152555                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       158594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       158594                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       158594                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        158594                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       158594                       # number of overall misses
system.cpu1.dcache.overall_misses::total       158594                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15498530288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15498530288                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15498530288                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15498530288                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15498530288                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15498530288                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10482617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10482617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6828532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6828532                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16146                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17311149                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17311149                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17311149                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17311149                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015129                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009161                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009161                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009161                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009161                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97724.568950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97724.568950                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97724.568950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97724.568950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97724.568950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97724.568950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8345                       # number of writebacks
system.cpu1.dcache.writebacks::total             8345                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        87614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        87614                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        87614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        87614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        87614                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        87614                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        70980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        70980                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        70980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        70980                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        70980                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        70980                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6060885653                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6060885653                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6060885653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6060885653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6060885653                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6060885653                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85388.639800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85388.639800                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85388.639800                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85388.639800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85388.639800                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85388.639800                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997838                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019124660                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201133.174946                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997838                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16164786                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16164786                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16164786                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16164786                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16164786                       # number of overall hits
system.cpu2.icache.overall_hits::total       16164786                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2692636                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2692636                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2692636                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2692636                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16164803                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16164803                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16164803                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16164803                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16164803                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16164803                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158390.352941                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158390.352941                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158390.352941                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1999249                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1999249                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1999249                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 142803.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 142803.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40984                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170560547                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41240                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4135.803758                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.919838                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.080162                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905937                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094063                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11002479                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11002479                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7422740                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7422740                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17782                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17782                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17782                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17782                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18425219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18425219                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18425219                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18425219                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106113                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       106113                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        106113                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       106113                       # number of overall misses
system.cpu2.dcache.overall_misses::total       106113                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8449525093                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8449525093                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8449525093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8449525093                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8449525093                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8449525093                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11108592                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11108592                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7422740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7422740                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17782                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18531332                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18531332                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18531332                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18531332                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009552                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009552                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005726                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005726                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005726                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005726                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 79627.614835                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 79627.614835                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 79627.614835                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 79627.614835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 79627.614835                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 79627.614835                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9408                       # number of writebacks
system.cpu2.dcache.writebacks::total             9408                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65129                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65129                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        65129                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        65129                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        65129                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        65129                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40984                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40984                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40984                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40984                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40984                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2156361389                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2156361389                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2156361389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2156361389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2156361389                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2156361389                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 52614.712790                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 52614.712790                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 52614.712790                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 52614.712790                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 52614.712790                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 52614.712790                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.061951                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023398923                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2210364.844492                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.061951                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025740                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740484                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17048358                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17048358                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17048358                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17048358                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17048358                       # number of overall hits
system.cpu3.icache.overall_hits::total       17048358                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3600966                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3600966                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3600966                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3600966                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3600966                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3600966                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17048378                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17048378                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17048378                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17048378                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17048378                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17048378                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 180048.300000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 180048.300000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 180048.300000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 180048.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 180048.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 180048.300000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3065441                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3065441                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3065441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3065441                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3065441                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3065441                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 180320.058824                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 180320.058824                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 180320.058824                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 180320.058824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 180320.058824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 180320.058824                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35385                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165858053                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35641                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4653.574619                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.132195                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.867805                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902860                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097140                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11102865                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11102865                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7577845                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7577845                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18335                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18335                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18306                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18306                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18680710                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18680710                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18680710                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18680710                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        71363                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        71363                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        71363                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         71363                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        71363                       # number of overall misses
system.cpu3.dcache.overall_misses::total        71363                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3913553253                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3913553253                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3913553253                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3913553253                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3913553253                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3913553253                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11174228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11174228                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7577845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7577845                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18306                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18752073                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18752073                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18752073                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18752073                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006386                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006386                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003806                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003806                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 54840.088743                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54840.088743                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 54840.088743                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54840.088743                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 54840.088743                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54840.088743                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8645                       # number of writebacks
system.cpu3.dcache.writebacks::total             8645                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35978                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35978                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35978                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35978                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35978                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35385                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35385                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35385                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35385                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1581940131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1581940131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1581940131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1581940131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1581940131                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1581940131                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 44706.517762                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44706.517762                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 44706.517762                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44706.517762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 44706.517762                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44706.517762                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
