INFO: [VRFC 10-163] Analyzing VHDL file "E:/MSc.Iran university of science and technology/Term 1/VHDL/Project/controller/CTRL/CTRL.srcs/sim_1/new/tb_top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Top_module'
