==============================================================
File generated on Wed Apr 17 16:17:56 -0400 2024
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.184 ; gain = 18.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.184 ; gain = 18.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:153).
INFO: [XFORM 203-603] Inlining function 'pop_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:143).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<unsigned char, 160>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:157).
INFO: [XFORM 203-603] Inlining function 'push_stream<unsigned char, 4, 5, 5>' into 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' (./mmult.h:165).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<unsigned char, 160, 25600, 4, 5, 5>' into 'HLS_accel' (mmult_accel.cpp:22).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 106.961 ; gain = 22.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 108.953 ; gain = 24.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (mmult_accel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (mmult_accel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:57) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult.h:59) in function 'HLS_accel' completely with a factor of 160.
INFO: [XFORM 203-101] Partitioning array 'a' (./mmult.h:131) in dimension 2 with a block factor 40.
INFO: [XFORM 203-101] Partitioning array 'b' (./mmult.h:132) in dimension 1 with a block factor 40.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:52 . Memory (MB): peak = 139.320 ; gain = 54.645
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./mmult.h:138:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./mmult.h:148:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:56:3) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (./mmult.h:160:15) in function 'HLS_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 151.898 ; gain = 67.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSubnS' (./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) on 'mul' operation ('temp', ./mmult.h:60->./mmult.h:157->mmult_accel.cpp:22) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 162.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.507 seconds; current allocated memory: 110.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.534 seconds; current allocated memory: 120.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mul_8s_8s_8_1_1' to 'HLS_accel_mul_8s_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_add_8ns_8ns_8_2_1' to 'HLS_accel_add_8nscud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'HLS_accel' is 25697 from HDL expression: ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_add_8nscud': 159 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mul_8s_bkb': 80 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
INFO: [HLS 200-111]  Elapsed time: 13.864 seconds; current allocated memory: 140.467 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'HLS_accel_mul_8s_bkb_Mul_LUT_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'HLS_accel_add_8nscud_AddSubnS_0'
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:01:58 . Memory (MB): peak = 233.164 ; gain = 148.488
INFO: [SYSC 207-301] Gener