{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 10:47:21 2017 " "Info: Processing started: Mon Dec 11 10:47:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu4inst -c cpu4inst --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[12\] " "Warning: Node \"control:cont\|q\[12\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[0\] " "Warning: Node \"control:cont\|q\[0\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[9\] " "Warning: Node \"control:cont\|q\[9\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[10\] " "Warning: Node \"control:cont\|q\[10\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[8\] " "Warning: Node \"control:cont\|q\[8\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[6\] " "Warning: Node \"control:cont\|q\[6\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|q\[4\] " "Warning: Node \"control:cont\|q\[4\]\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:cont\|done " "Warning: Node \"control:cont\|done\" is a latch" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "interna " "Info: Assuming node \"interna\" is an undefined clock" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "interna" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inst\[1\] " "Info: Assuming node \"inst\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:cont\|Mux26~0 " "Info: Detected gated clock \"control:cont\|Mux26~0\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[3\] " "Info: Detected ripple clock \"control:cont\|ep\[3\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:cont\|Mux24~0 " "Info: Detected gated clock \"control:cont\|Mux24~0\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[0\] " "Info: Detected ripple clock \"control:cont\|ep\[0\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[2\] " "Info: Detected ripple clock \"control:cont\|ep\[2\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:cont\|ep\[1\] " "Info: Detected ripple clock \"control:cont\|ep\[1\]\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|ep\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:cont\|Mux24~1 " "Info: Detected gated clock \"control:cont\|Mux24~1\" as buffer" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:cont\|Mux24~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "interna register control:cont\|q\[9\] register registro:r3\|sal\[0\] 153.85 MHz 6.5 ns Internal " "Info: Clock \"interna\" has Internal fmax of 153.85 MHz between source register \"control:cont\|q\[9\]\" and destination register \"registro:r3\|sal\[0\]\" (period= 6.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.246 ns + Longest register register " "Info: + Longest register to register delay is 2.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:cont\|q\[9\] 1 REG LCCOMB_X42_Y11_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.420 ns) 0.694 ns bus_alam\[0\]~0 2 COMB LCCOMB_X42_Y11_N8 1 " "Info: 2: + IC(0.274 ns) + CELL(0.420 ns) = 0.694 ns; Loc. = LCCOMB_X42_Y11_N8; Fanout = 1; COMB Node = 'bus_alam\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { control:cont|q[9] bus_alam[0]~0 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.245 ns) 1.200 ns bus_alam\[0\]~1 3 COMB LCCOMB_X42_Y11_N16 5 " "Info: 3: + IC(0.261 ns) + CELL(0.245 ns) = 1.200 ns; Loc. = LCCOMB_X42_Y11_N16; Fanout = 5; COMB Node = 'bus_alam\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { bus_alam[0]~0 bus_alam[0]~1 } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.366 ns) 2.246 ns registro:r3\|sal\[0\] 4 REG LCFF_X43_Y11_N17 7 " "Info: 4: + IC(0.680 ns) + CELL(0.366 ns) = 2.246 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 7; REG Node = 'registro:r3\|sal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 45.90 % ) " "Info: Total cell delay = 1.031 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 54.10 % ) " "Info: Total interconnect delay = 1.215 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { control:cont|q[9] bus_alam[0]~0 bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { control:cont|q[9] {} bus_alam[0]~0 {} bus_alam[0]~1 {} registro:r3|sal[0] {} } { 0.000ns 0.274ns 0.261ns 0.680ns } { 0.000ns 0.420ns 0.245ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.040 ns - Smallest " "Info: - Smallest clock skew is -1.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 9.158 ns + Shortest register " "Info: + Shortest clock path from clock \"interna\" to destination register is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.000 ns) 7.617 ns clk~clkctrl 3 COMB CLKCTRL_G6 20 " "Info: 3: + IC(4.021 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G6; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 9.158 ns registro:r3\|sal\[0\] 4 REG LCFF_X43_Y11_N17 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 9.158 ns; Loc. = LCFF_X43_Y11_N17; Fanout = 7; REG Node = 'registro:r3\|sal\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 25.37 % ) " "Info: Total cell delay = 2.323 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 74.63 % ) " "Info: Total interconnect delay = 6.835 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 10.198 ns - Longest register " "Info: - Longest clock path from clock \"interna\" to source register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 10.198 ns control:cont\|q\[9\] 7 REG LCCOMB_X42_Y11_N0 4 " "Info: 7: + IC(1.360 ns) + CELL(0.150 ns) = 10.198 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.11 % ) " "Info: Total cell delay = 3.581 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 64.89 % ) " "Info: Total interconnect delay = 6.617 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.246 ns" { control:cont|q[9] bus_alam[0]~0 bus_alam[0]~1 registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.246 ns" { control:cont|q[9] {} bus_alam[0]~0 {} bus_alam[0]~1 {} registro:r3|sal[0] {} } { 0.000ns 0.274ns 0.261ns 0.680ns } { 0.000ns 0.420ns 0.245ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:r3|sal[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:r3|sal[0] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "interna 24 " "Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock \"interna\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:cont\|ep\[3\] control:cont\|q\[8\] interna 3.529 ns " "Info: Found hold time violation between source  pin or register \"control:cont\|ep\[3\]\" and destination pin or register \"control:cont\|q\[8\]\" for clock \"interna\" (Hold time is 3.529 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.238 ns + Largest " "Info: + Largest clock skew is 5.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 10.184 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to destination register is 10.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.150 ns) 10.184 ns control:cont\|q\[8\] 7 REG LCCOMB_X41_Y11_N4 4 " "Info: 7: + IC(1.346 ns) + CELL(0.150 ns) = 10.184 ns; Loc. = LCCOMB_X41_Y11_N4; Fanout = 4; REG Node = 'control:cont\|q\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.16 % ) " "Info: Total cell delay = 3.581 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.603 ns ( 64.84 % ) " "Info: Total interconnect delay = 6.603 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 4.946 ns - Shortest register " "Info: - Shortest clock path from clock \"interna\" to source register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.537 ns) 4.946 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.537 ns) = 4.946 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 46.97 % ) " "Info: Total cell delay = 2.323 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 53.03 % ) " "Info: Total interconnect delay = 2.623 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.459 ns - Shortest register register " "Info: - Shortest register to register delay is 1.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:cont\|ep\[3\] 1 REG LCFF_X40_Y11_N31 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.275 ns) 0.769 ns control:cont\|Mux13~1 2 COMB LCCOMB_X41_Y11_N26 1 " "Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X41_Y11_N26; Fanout = 1; COMB Node = 'control:cont\|Mux13~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { control:cont|ep[3] control:cont|Mux13~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.419 ns) 1.459 ns control:cont\|q\[8\] 3 REG LCCOMB_X41_Y11_N4 4 " "Info: 3: + IC(0.271 ns) + CELL(0.419 ns) = 1.459 ns; Loc. = LCCOMB_X41_Y11_N4; Fanout = 4; REG Node = 'control:cont\|q\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.694 ns ( 47.57 % ) " "Info: Total cell delay = 0.694 ns ( 47.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.765 ns ( 52.43 % ) " "Info: Total interconnect delay = 0.765 ns ( 52.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { control:cont|ep[3] control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { control:cont|ep[3] {} control:cont|Mux13~1 {} control:cont|q[8] {} } { 0.000ns 0.494ns 0.271ns } { 0.000ns 0.275ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.184 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.184 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[8] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.346ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { interna clk control:cont|ep[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} } { 0.000ns 0.000ns 1.810ns 0.813ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { control:cont|ep[3] control:cont|Mux13~1 control:cont|q[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.459 ns" { control:cont|ep[3] {} control:cont|Mux13~1 {} control:cont|q[8] {} } { 0.000ns 0.494ns 0.271ns } { 0.000ns 0.275ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "control:cont\|q\[6\] inst\[1\] inst\[1\] -0.101 ns register " "Info: tsu for register \"control:cont\|q\[6\]\" (data pin = \"inst\[1\]\", clock pin = \"inst\[1\]\") is -0.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.071 ns + Longest pin register " "Info: + Longest pin to register delay is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'inst\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[1] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.438 ns) 3.355 ns control:cont\|Mux13~0 2 COMB LCCOMB_X41_Y11_N2 2 " "Info: 2: + IC(1.918 ns) + CELL(0.438 ns) = 3.355 ns; Loc. = LCCOMB_X41_Y11_N2; Fanout = 2; COMB Node = 'control:cont\|Mux13~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { inst[1] control:cont|Mux13~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.393 ns) 4.001 ns control:cont\|Mux15~0 3 COMB LCCOMB_X41_Y11_N12 1 " "Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 4.001 ns; Loc. = LCCOMB_X41_Y11_N12; Fanout = 1; COMB Node = 'control:cont\|Mux15~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { control:cont|Mux13~0 control:cont|Mux15~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.437 ns) 5.071 ns control:cont\|q\[6\] 4 REG LCCOMB_X43_Y11_N28 4 " "Info: 4: + IC(0.633 ns) + CELL(0.437 ns) = 5.071 ns; Loc. = LCCOMB_X43_Y11_N28; Fanout = 4; REG Node = 'control:cont\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 44.71 % ) " "Info: Total cell delay = 2.267 ns ( 44.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.804 ns ( 55.29 % ) " "Info: Total interconnect delay = 2.804 ns ( 55.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { inst[1] control:cont|Mux13~0 control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux13~0 {} control:cont|Mux15~0 {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.918ns 0.253ns 0.633ns } { 0.000ns 0.999ns 0.438ns 0.393ns 0.437ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.821 ns + " "Info: + Micro setup delay of destination is 0.821 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inst\[1\] destination 5.993 ns - Shortest register " "Info: - Shortest clock path from clock \"inst\[1\]\" to destination register is 5.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[1\] 1 CLK PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; CLK Node = 'inst\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[1] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.150 ns) 2.636 ns control:cont\|Mux24~1 2 COMB LCCOMB_X41_Y11_N24 1 " "Info: 2: + IC(1.487 ns) + CELL(0.150 ns) = 2.636 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { inst[1] control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 4.512 ns control:cont\|Mux24~1clkctrl 3 COMB CLKCTRL_G13 7 " "Info: 3: + IC(1.876 ns) + CELL(0.000 ns) = 4.512 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.150 ns) 5.993 ns control:cont\|q\[6\] 4 REG LCCOMB_X43_Y11_N28 4 " "Info: 4: + IC(1.331 ns) + CELL(0.150 ns) = 5.993 ns; Loc. = LCCOMB_X43_Y11_N28; Fanout = 4; REG Node = 'control:cont\|q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 21.68 % ) " "Info: Total cell delay = 1.299 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 78.32 % ) " "Info: Total interconnect delay = 4.694 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { inst[1] control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.487ns 1.876ns 1.331ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { inst[1] control:cont|Mux13~0 control:cont|Mux15~0 control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux13~0 {} control:cont|Mux15~0 {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.918ns 0.253ns 0.633ns } { 0.000ns 0.999ns 0.438ns 0.393ns 0.437ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { inst[1] control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { inst[1] {} inst[1]~combout {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[6] {} } { 0.000ns 0.000ns 1.487ns 1.876ns 1.331ns } { 0.000ns 0.999ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "interna dt0\[4\] registro:rt0\|sal\[2\] 16.698 ns register " "Info: tco from clock \"interna\" to destination pin \"dt0\[4\]\" through register \"registro:rt0\|sal\[2\]\" is 16.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna source 9.158 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to source register is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.021 ns) + CELL(0.000 ns) 7.617 ns clk~clkctrl 3 COMB CLKCTRL_G6 20 " "Info: 3: + IC(4.021 ns) + CELL(0.000 ns) = 7.617 ns; Loc. = CLKCTRL_G6; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.021 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 9.158 ns registro:rt0\|sal\[2\] 4 REG LCFF_X43_Y11_N11 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 9.158 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 7; REG Node = 'registro:rt0\|sal\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 25.37 % ) " "Info: Total cell delay = 2.323 ns ( 25.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 74.63 % ) " "Info: Total interconnect delay = 6.835 ns ( 74.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:rt0|sal[2] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.290 ns + Longest register pin " "Info: + Longest register to pin delay is 7.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registro:rt0\|sal\[2\] 1 REG LCFF_X43_Y11_N11 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y11_N11; Fanout = 7; REG Node = 'registro:rt0\|sal\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registro:rt0|sal[2] } "NODE_NAME" } } { "registro.vhdl" "" { Text "F:/cpu de 4 instrucciones/registro.vhdl" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.438 ns) 0.827 ns decobin2hex7seg:u4\|Mux2~0 2 COMB LCCOMB_X43_Y11_N30 1 " "Info: 2: + IC(0.389 ns) + CELL(0.438 ns) = 0.827 ns; Loc. = LCCOMB_X43_Y11_N30; Fanout = 1; COMB Node = 'decobin2hex7seg:u4\|Mux2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 } "NODE_NAME" } } { "decobin2hex7seg.vhdl" "" { Text "F:/cpu de 4 instrucciones/decobin2hex7seg.vhdl" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.821 ns) + CELL(2.642 ns) 7.290 ns dt0\[4\] 3 PIN PIN_R7 0 " "Info: 3: + IC(3.821 ns) + CELL(2.642 ns) = 7.290 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'dt0\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.463 ns" { decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 42.25 % ) " "Info: Total cell delay = 3.080 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.210 ns ( 57.75 % ) " "Info: Total interconnect delay = 4.210 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { registro:rt0|sal[2] {} decobin2hex7seg:u4|Mux2~0 {} dt0[4] {} } { 0.000ns 0.389ns 3.821ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.158 ns" { interna clk clk~clkctrl registro:rt0|sal[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.158 ns" { interna {} interna~combout {} clk {} clk~clkctrl {} registro:rt0|sal[2] {} } { 0.000ns 0.000ns 1.810ns 4.021ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { registro:rt0|sal[2] decobin2hex7seg:u4|Mux2~0 dt0[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.290 ns" { registro:rt0|sal[2] {} decobin2hex7seg:u4|Mux2~0 {} dt0[4] {} } { 0.000ns 0.389ns 3.821ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:cont\|q\[9\] inst\[0\] interna 6.805 ns register " "Info: th for register \"control:cont\|q\[9\]\" (data pin = \"inst\[0\]\", clock pin = \"interna\") is 6.805 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "interna destination 10.198 ns + Longest register " "Info: + Longest clock path from clock \"interna\" to destination register is 10.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns interna 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'interna'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { interna } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.787 ns) 3.596 ns clk 2 REG LCFF_X41_Y13_N15 7 " "Info: 2: + IC(1.810 ns) + CELL(0.787 ns) = 3.596 ns; Loc. = LCFF_X41_Y13_N15; Fanout = 7; REG Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { interna clk } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.787 ns) 5.196 ns control:cont\|ep\[3\] 3 REG LCFF_X40_Y11_N31 6 " "Info: 3: + IC(0.813 ns) + CELL(0.787 ns) = 5.196 ns; Loc. = LCFF_X40_Y11_N31; Fanout = 6; REG Node = 'control:cont\|ep\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk control:cont|ep[3] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.438 ns) 6.139 ns control:cont\|Mux24~0 4 COMB LCCOMB_X41_Y11_N14 1 " "Info: 4: + IC(0.505 ns) + CELL(0.438 ns) = 6.139 ns; Loc. = LCCOMB_X41_Y11_N14; Fanout = 1; COMB Node = 'control:cont\|Mux24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { control:cont|ep[3] control:cont|Mux24~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 6.812 ns control:cont\|Mux24~1 5 COMB LCCOMB_X41_Y11_N24 1 " "Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.812 ns; Loc. = LCCOMB_X41_Y11_N24; Fanout = 1; COMB Node = 'control:cont\|Mux24~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { control:cont|Mux24~0 control:cont|Mux24~1 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 8.688 ns control:cont\|Mux24~1clkctrl 6 COMB CLKCTRL_G13 7 " "Info: 6: + IC(1.876 ns) + CELL(0.000 ns) = 8.688 ns; Loc. = CLKCTRL_G13; Fanout = 7; COMB Node = 'control:cont\|Mux24~1clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { control:cont|Mux24~1 control:cont|Mux24~1clkctrl } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.150 ns) 10.198 ns control:cont\|q\[9\] 7 REG LCCOMB_X42_Y11_N0 4 " "Info: 7: + IC(1.360 ns) + CELL(0.150 ns) = 10.198 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.581 ns ( 35.11 % ) " "Info: Total cell delay = 3.581 ns ( 35.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 64.89 % ) " "Info: Total interconnect delay = 6.617 ns ( 64.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.393 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns inst\[0\] 1 PIN PIN_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 6; PIN Node = 'inst\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst[0] } "NODE_NAME" } } { "cpu4inst.vhdl" "" { Text "F:/cpu de 4 instrucciones/cpu4inst.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.271 ns) 2.705 ns control:cont\|Mux12~0 2 COMB LCCOMB_X42_Y11_N2 1 " "Info: 2: + IC(1.435 ns) + CELL(0.271 ns) = 2.705 ns; Loc. = LCCOMB_X42_Y11_N2; Fanout = 1; COMB Node = 'control:cont\|Mux12~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { inst[0] control:cont|Mux12~0 } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.419 ns) 3.393 ns control:cont\|q\[9\] 3 REG LCCOMB_X42_Y11_N0 4 " "Info: 3: + IC(0.269 ns) + CELL(0.419 ns) = 3.393 ns; Loc. = LCCOMB_X42_Y11_N0; Fanout = 4; REG Node = 'control:cont\|q\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "control.vhdl" "" { Text "F:/cpu de 4 instrucciones/control.vhdl" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 49.78 % ) " "Info: Total cell delay = 1.689 ns ( 49.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.704 ns ( 50.22 % ) " "Info: Total interconnect delay = 1.704 ns ( 50.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { inst[0] control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { inst[0] {} inst[0]~combout {} control:cont|Mux12~0 {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.435ns 0.269ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { interna clk control:cont|ep[3] control:cont|Mux24~0 control:cont|Mux24~1 control:cont|Mux24~1clkctrl control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.198 ns" { interna {} interna~combout {} clk {} control:cont|ep[3] {} control:cont|Mux24~0 {} control:cont|Mux24~1 {} control:cont|Mux24~1clkctrl {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.810ns 0.813ns 0.505ns 0.253ns 1.876ns 1.360ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.393 ns" { inst[0] control:cont|Mux12~0 control:cont|q[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.393 ns" { inst[0] {} inst[0]~combout {} control:cont|Mux12~0 {} control:cont|q[9] {} } { 0.000ns 0.000ns 1.435ns 0.269ns } { 0.000ns 0.999ns 0.271ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 10:47:27 2017 " "Info: Processing ended: Mon Dec 11 10:47:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
