Loading plugins phase: Elapsed time ==> 0s.168ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\CAN_Full_P4_Example01.cyprj -d CY8C4247AZI-M485 -s C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0017: error: No drivers on signal "Net_77", bit(s) "0".
 * C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_77)
 * C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\TopDesign\TopDesign.cysch (Shape_32)

ADD: sdb.M0059: error: Error in component: CAN_0. The SYSCLK clock is undefined or was changed. For proper bit timing calculation, launch the CAN configuration dialog and select the appropriate values in the Timing tab.
 * C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\TopDesign\TopDesign.cysch (Instance:CAN_0)

ADD: sdb.M0060: warning: Warning in component: CAN_0. The SYSCLK clock accuracy should be 0.5% or better. Please, enable WCO PLL in the Design-Wide Resource (*.cydwr) editor or use an external clock to meet the CAN accurate clocking requirements.
 * C:\Users\Melody\Desktop\Programming Stuff\Dashboard-Firmware-FE9-main\Dashboard-Firmware-FE9\CAN_Full_P4_Example01.cydsn\TopDesign\TopDesign.cysch (Instance:CAN_0)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.263ms
