# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do fakequidditch_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch {C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fakequidditch
# 
# Top level modules:
# 	fakequidditch
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch {C:/Users/Cansu/Desktop/fakequidditch/clock_divider.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch/vga_controller {C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_vertical.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_vertical
# 
# Top level modules:
# 	vga_vertical
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch/vga_controller {C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_horizontal.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_horizontal
# 
# Top level modules:
# 	vga_horizontal
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch/vga_controller {C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch/game_controller {C:/Users/Cansu/Desktop/fakequidditch/game_controller/team1_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module team1_controller
# 
# Top level modules:
# 	team1_controller
# vlog -vlog01compat -work work +incdir+C:/Users/Cansu/Desktop/fakequidditch/game_controller {C:/Users/Cansu/Desktop/fakequidditch/game_controller/team2_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module team2_controller
# 
# Top level modules:
# 	team2_controller
# 
vlog -reportprogress 300 -work work C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fakequidditch
# 
# Top level modules:
# 	fakequidditch
vsim work.fakequidditch
# vsim work.fakequidditch 
# Loading work.fakequidditch
# Loading work.clock_divider
# Loading work.vga_horizontal
# Loading work.vga_vertical
# Loading work.team1_controller
# Loading work.team2_controller
# Loading work.vga_controller
# ** Warning: (vsim-3015) C:/Users/Cansu/Desktop/fakequidditch/fakequidditch.v(31): [PCDPC] - Port size (26 or 26) does not match connection size (32) for port 'division'. The port definition is at: C:/Users/Cansu/Desktop/fakequidditch/clock_divider.v(1).
# 
#         Region: /fakequidditch/cd
add wave -position insertpoint  \
sim:/fakequidditch/clk \
sim:/fakequidditch/hor_sync \
sim:/fakequidditch/ver_sync \
sim:/fakequidditch/red \
sim:/fakequidditch/green \
sim:/fakequidditch/blue
force -freeze sim:/fakequidditch/clk 1 0, 0 {50 ps} -r 100
run
# Break key hit 
# Break key hit 
force -freeze sim:/fakequidditch/clk 1 0, 0 {50 ps} -r 100
# Break in Module vga_controller at C:/Users/Cansu/Desktop/fakequidditch/vga_controller/vga_controller.v line 29
force -freeze sim:/fakequidditch/clk 1 0, 0 {0 ps} -r 1
run
# Break key hit 
# Break key hit 
# Break key hit 
# Break key hit 
