Release 14.5 - platgen Xilinx EDK 14.5 Build EDK_P.58f
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle pa -stubgen
C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\system\
system.mhs 

Parse
C:/Solution/BRAM_ECC/Final_Design/project_1/project_1.srcs/sources_1/edk/system/
system.mhs ...

Create merged mhs ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\syst
   em\system.mhs line 37 
WARNING:EDK:4092 - IPNAME: axi_bram_ctrl, INSTANCE: axi_bram_ctrl_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\syst
   em\system.mhs line 126 
WARNING:EDK:4092 - IPNAME: bram_block, INSTANCE: bram_block_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\syst
   em\system.mhs line 145 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\syst
   em\system.mhs line 152 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x3FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x20000000; High Address = 0x3FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x78600000-0x7863ffff) axi_bram_ctrl_0	axi_interconnect_0
  (0x78700000-0x7870ffff) axi_bram_ctrl_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x40000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_PORT_DWIDTH value to 40 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_NUM_WE value to 5 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 81 

Checking platform address map ...

Modify defaults ...

Creating stub ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Solution\BRAM_ECC\Final_Design\project_1\project_1.srcs\sources_1\edk\system\
system.mhs line 145 - elaborating IP

Inserting wrapper level ...

Writing (stub) BMM ...

Writing top-level HDL ...

Total run time: 6.00 seconds
