<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/raw-cpuid-10.6.0/src/extended.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>extended.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../normalize.css"><link rel="stylesheet" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../ayu.css" disabled><link rel="stylesheet" href="../../dark.css" disabled><link rel="stylesheet" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script><script defer src="../../main.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../raw_cpuid/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a><h2 class="location"></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../raw_cpuid/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></div></a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../raw_cpuid/index.html"><img class="rust-logo" src="../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><button type="button">?</button></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../wheel.svg"></a></div></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
<span id="773">773</span>
<span id="774">774</span>
<span id="775">775</span>
<span id="776">776</span>
<span id="777">777</span>
<span id="778">778</span>
<span id="779">779</span>
<span id="780">780</span>
<span id="781">781</span>
<span id="782">782</span>
<span id="783">783</span>
<span id="784">784</span>
<span id="785">785</span>
<span id="786">786</span>
<span id="787">787</span>
<span id="788">788</span>
<span id="789">789</span>
<span id="790">790</span>
<span id="791">791</span>
<span id="792">792</span>
<span id="793">793</span>
<span id="794">794</span>
<span id="795">795</span>
<span id="796">796</span>
<span id="797">797</span>
<span id="798">798</span>
<span id="799">799</span>
<span id="800">800</span>
<span id="801">801</span>
<span id="802">802</span>
<span id="803">803</span>
<span id="804">804</span>
<span id="805">805</span>
<span id="806">806</span>
<span id="807">807</span>
<span id="808">808</span>
<span id="809">809</span>
<span id="810">810</span>
<span id="811">811</span>
<span id="812">812</span>
<span id="813">813</span>
<span id="814">814</span>
<span id="815">815</span>
<span id="816">816</span>
<span id="817">817</span>
<span id="818">818</span>
<span id="819">819</span>
<span id="820">820</span>
<span id="821">821</span>
<span id="822">822</span>
<span id="823">823</span>
<span id="824">824</span>
<span id="825">825</span>
<span id="826">826</span>
<span id="827">827</span>
<span id="828">828</span>
<span id="829">829</span>
<span id="830">830</span>
<span id="831">831</span>
<span id="832">832</span>
<span id="833">833</span>
<span id="834">834</span>
<span id="835">835</span>
<span id="836">836</span>
<span id="837">837</span>
<span id="838">838</span>
<span id="839">839</span>
<span id="840">840</span>
<span id="841">841</span>
<span id="842">842</span>
<span id="843">843</span>
<span id="844">844</span>
<span id="845">845</span>
<span id="846">846</span>
<span id="847">847</span>
<span id="848">848</span>
<span id="849">849</span>
<span id="850">850</span>
<span id="851">851</span>
<span id="852">852</span>
<span id="853">853</span>
<span id="854">854</span>
<span id="855">855</span>
<span id="856">856</span>
<span id="857">857</span>
<span id="858">858</span>
<span id="859">859</span>
<span id="860">860</span>
<span id="861">861</span>
<span id="862">862</span>
<span id="863">863</span>
<span id="864">864</span>
<span id="865">865</span>
<span id="866">866</span>
<span id="867">867</span>
<span id="868">868</span>
<span id="869">869</span>
<span id="870">870</span>
<span id="871">871</span>
<span id="872">872</span>
<span id="873">873</span>
<span id="874">874</span>
<span id="875">875</span>
<span id="876">876</span>
<span id="877">877</span>
<span id="878">878</span>
<span id="879">879</span>
<span id="880">880</span>
<span id="881">881</span>
<span id="882">882</span>
<span id="883">883</span>
<span id="884">884</span>
<span id="885">885</span>
<span id="886">886</span>
<span id="887">887</span>
<span id="888">888</span>
<span id="889">889</span>
<span id="890">890</span>
<span id="891">891</span>
<span id="892">892</span>
<span id="893">893</span>
<span id="894">894</span>
<span id="895">895</span>
<span id="896">896</span>
<span id="897">897</span>
<span id="898">898</span>
<span id="899">899</span>
<span id="900">900</span>
<span id="901">901</span>
<span id="902">902</span>
<span id="903">903</span>
<span id="904">904</span>
<span id="905">905</span>
<span id="906">906</span>
<span id="907">907</span>
<span id="908">908</span>
<span id="909">909</span>
<span id="910">910</span>
<span id="911">911</span>
<span id="912">912</span>
<span id="913">913</span>
<span id="914">914</span>
<span id="915">915</span>
<span id="916">916</span>
<span id="917">917</span>
<span id="918">918</span>
<span id="919">919</span>
<span id="920">920</span>
<span id="921">921</span>
<span id="922">922</span>
<span id="923">923</span>
<span id="924">924</span>
<span id="925">925</span>
<span id="926">926</span>
<span id="927">927</span>
<span id="928">928</span>
<span id="929">929</span>
<span id="930">930</span>
<span id="931">931</span>
<span id="932">932</span>
<span id="933">933</span>
<span id="934">934</span>
<span id="935">935</span>
<span id="936">936</span>
<span id="937">937</span>
<span id="938">938</span>
<span id="939">939</span>
<span id="940">940</span>
<span id="941">941</span>
<span id="942">942</span>
<span id="943">943</span>
<span id="944">944</span>
<span id="945">945</span>
<span id="946">946</span>
<span id="947">947</span>
<span id="948">948</span>
<span id="949">949</span>
<span id="950">950</span>
<span id="951">951</span>
<span id="952">952</span>
<span id="953">953</span>
<span id="954">954</span>
<span id="955">955</span>
<span id="956">956</span>
<span id="957">957</span>
<span id="958">958</span>
<span id="959">959</span>
<span id="960">960</span>
<span id="961">961</span>
<span id="962">962</span>
<span id="963">963</span>
<span id="964">964</span>
<span id="965">965</span>
<span id="966">966</span>
<span id="967">967</span>
<span id="968">968</span>
<span id="969">969</span>
<span id="970">970</span>
<span id="971">971</span>
<span id="972">972</span>
<span id="973">973</span>
<span id="974">974</span>
<span id="975">975</span>
<span id="976">976</span>
<span id="977">977</span>
<span id="978">978</span>
<span id="979">979</span>
<span id="980">980</span>
<span id="981">981</span>
<span id="982">982</span>
<span id="983">983</span>
<span id="984">984</span>
<span id="985">985</span>
<span id="986">986</span>
<span id="987">987</span>
<span id="988">988</span>
<span id="989">989</span>
<span id="990">990</span>
<span id="991">991</span>
<span id="992">992</span>
<span id="993">993</span>
<span id="994">994</span>
<span id="995">995</span>
<span id="996">996</span>
<span id="997">997</span>
<span id="998">998</span>
<span id="999">999</span>
<span id="1000">1000</span>
<span id="1001">1001</span>
<span id="1002">1002</span>
<span id="1003">1003</span>
<span id="1004">1004</span>
<span id="1005">1005</span>
<span id="1006">1006</span>
<span id="1007">1007</span>
<span id="1008">1008</span>
<span id="1009">1009</span>
<span id="1010">1010</span>
<span id="1011">1011</span>
<span id="1012">1012</span>
<span id="1013">1013</span>
<span id="1014">1014</span>
<span id="1015">1015</span>
<span id="1016">1016</span>
<span id="1017">1017</span>
<span id="1018">1018</span>
<span id="1019">1019</span>
<span id="1020">1020</span>
<span id="1021">1021</span>
<span id="1022">1022</span>
<span id="1023">1023</span>
<span id="1024">1024</span>
<span id="1025">1025</span>
<span id="1026">1026</span>
<span id="1027">1027</span>
<span id="1028">1028</span>
<span id="1029">1029</span>
<span id="1030">1030</span>
<span id="1031">1031</span>
<span id="1032">1032</span>
<span id="1033">1033</span>
<span id="1034">1034</span>
<span id="1035">1035</span>
<span id="1036">1036</span>
<span id="1037">1037</span>
<span id="1038">1038</span>
<span id="1039">1039</span>
<span id="1040">1040</span>
<span id="1041">1041</span>
<span id="1042">1042</span>
<span id="1043">1043</span>
<span id="1044">1044</span>
<span id="1045">1045</span>
<span id="1046">1046</span>
<span id="1047">1047</span>
<span id="1048">1048</span>
<span id="1049">1049</span>
<span id="1050">1050</span>
<span id="1051">1051</span>
<span id="1052">1052</span>
<span id="1053">1053</span>
<span id="1054">1054</span>
<span id="1055">1055</span>
<span id="1056">1056</span>
<span id="1057">1057</span>
<span id="1058">1058</span>
<span id="1059">1059</span>
<span id="1060">1060</span>
<span id="1061">1061</span>
<span id="1062">1062</span>
<span id="1063">1063</span>
<span id="1064">1064</span>
<span id="1065">1065</span>
<span id="1066">1066</span>
<span id="1067">1067</span>
<span id="1068">1068</span>
<span id="1069">1069</span>
<span id="1070">1070</span>
<span id="1071">1071</span>
<span id="1072">1072</span>
<span id="1073">1073</span>
<span id="1074">1074</span>
<span id="1075">1075</span>
<span id="1076">1076</span>
<span id="1077">1077</span>
<span id="1078">1078</span>
<span id="1079">1079</span>
<span id="1080">1080</span>
<span id="1081">1081</span>
<span id="1082">1082</span>
<span id="1083">1083</span>
<span id="1084">1084</span>
<span id="1085">1085</span>
<span id="1086">1086</span>
<span id="1087">1087</span>
<span id="1088">1088</span>
<span id="1089">1089</span>
<span id="1090">1090</span>
<span id="1091">1091</span>
<span id="1092">1092</span>
<span id="1093">1093</span>
<span id="1094">1094</span>
<span id="1095">1095</span>
<span id="1096">1096</span>
<span id="1097">1097</span>
<span id="1098">1098</span>
<span id="1099">1099</span>
<span id="1100">1100</span>
<span id="1101">1101</span>
<span id="1102">1102</span>
<span id="1103">1103</span>
<span id="1104">1104</span>
<span id="1105">1105</span>
<span id="1106">1106</span>
<span id="1107">1107</span>
<span id="1108">1108</span>
<span id="1109">1109</span>
<span id="1110">1110</span>
<span id="1111">1111</span>
<span id="1112">1112</span>
<span id="1113">1113</span>
<span id="1114">1114</span>
<span id="1115">1115</span>
<span id="1116">1116</span>
<span id="1117">1117</span>
<span id="1118">1118</span>
<span id="1119">1119</span>
<span id="1120">1120</span>
<span id="1121">1121</span>
<span id="1122">1122</span>
<span id="1123">1123</span>
<span id="1124">1124</span>
<span id="1125">1125</span>
<span id="1126">1126</span>
<span id="1127">1127</span>
<span id="1128">1128</span>
<span id="1129">1129</span>
<span id="1130">1130</span>
<span id="1131">1131</span>
<span id="1132">1132</span>
<span id="1133">1133</span>
<span id="1134">1134</span>
<span id="1135">1135</span>
<span id="1136">1136</span>
<span id="1137">1137</span>
<span id="1138">1138</span>
<span id="1139">1139</span>
<span id="1140">1140</span>
<span id="1141">1141</span>
<span id="1142">1142</span>
<span id="1143">1143</span>
<span id="1144">1144</span>
<span id="1145">1145</span>
<span id="1146">1146</span>
<span id="1147">1147</span>
<span id="1148">1148</span>
<span id="1149">1149</span>
<span id="1150">1150</span>
<span id="1151">1151</span>
<span id="1152">1152</span>
<span id="1153">1153</span>
<span id="1154">1154</span>
<span id="1155">1155</span>
<span id="1156">1156</span>
<span id="1157">1157</span>
<span id="1158">1158</span>
<span id="1159">1159</span>
<span id="1160">1160</span>
<span id="1161">1161</span>
<span id="1162">1162</span>
<span id="1163">1163</span>
<span id="1164">1164</span>
<span id="1165">1165</span>
<span id="1166">1166</span>
<span id="1167">1167</span>
<span id="1168">1168</span>
<span id="1169">1169</span>
<span id="1170">1170</span>
<span id="1171">1171</span>
<span id="1172">1172</span>
<span id="1173">1173</span>
<span id="1174">1174</span>
<span id="1175">1175</span>
<span id="1176">1176</span>
<span id="1177">1177</span>
<span id="1178">1178</span>
<span id="1179">1179</span>
<span id="1180">1180</span>
<span id="1181">1181</span>
<span id="1182">1182</span>
<span id="1183">1183</span>
<span id="1184">1184</span>
<span id="1185">1185</span>
<span id="1186">1186</span>
<span id="1187">1187</span>
<span id="1188">1188</span>
<span id="1189">1189</span>
<span id="1190">1190</span>
<span id="1191">1191</span>
<span id="1192">1192</span>
<span id="1193">1193</span>
<span id="1194">1194</span>
<span id="1195">1195</span>
<span id="1196">1196</span>
<span id="1197">1197</span>
<span id="1198">1198</span>
<span id="1199">1199</span>
<span id="1200">1200</span>
<span id="1201">1201</span>
<span id="1202">1202</span>
<span id="1203">1203</span>
<span id="1204">1204</span>
<span id="1205">1205</span>
<span id="1206">1206</span>
<span id="1207">1207</span>
<span id="1208">1208</span>
<span id="1209">1209</span>
<span id="1210">1210</span>
<span id="1211">1211</span>
<span id="1212">1212</span>
<span id="1213">1213</span>
<span id="1214">1214</span>
<span id="1215">1215</span>
<span id="1216">1216</span>
<span id="1217">1217</span>
<span id="1218">1218</span>
<span id="1219">1219</span>
<span id="1220">1220</span>
<span id="1221">1221</span>
<span id="1222">1222</span>
<span id="1223">1223</span>
<span id="1224">1224</span>
<span id="1225">1225</span>
<span id="1226">1226</span>
<span id="1227">1227</span>
<span id="1228">1228</span>
<span id="1229">1229</span>
<span id="1230">1230</span>
<span id="1231">1231</span>
<span id="1232">1232</span>
<span id="1233">1233</span>
<span id="1234">1234</span>
<span id="1235">1235</span>
<span id="1236">1236</span>
<span id="1237">1237</span>
<span id="1238">1238</span>
<span id="1239">1239</span>
<span id="1240">1240</span>
<span id="1241">1241</span>
<span id="1242">1242</span>
<span id="1243">1243</span>
<span id="1244">1244</span>
<span id="1245">1245</span>
<span id="1246">1246</span>
<span id="1247">1247</span>
<span id="1248">1248</span>
<span id="1249">1249</span>
<span id="1250">1250</span>
<span id="1251">1251</span>
<span id="1252">1252</span>
<span id="1253">1253</span>
<span id="1254">1254</span>
<span id="1255">1255</span>
<span id="1256">1256</span>
<span id="1257">1257</span>
<span id="1258">1258</span>
<span id="1259">1259</span>
<span id="1260">1260</span>
<span id="1261">1261</span>
<span id="1262">1262</span>
<span id="1263">1263</span>
<span id="1264">1264</span>
<span id="1265">1265</span>
<span id="1266">1266</span>
<span id="1267">1267</span>
<span id="1268">1268</span>
<span id="1269">1269</span>
<span id="1270">1270</span>
<span id="1271">1271</span>
<span id="1272">1272</span>
<span id="1273">1273</span>
<span id="1274">1274</span>
<span id="1275">1275</span>
<span id="1276">1276</span>
<span id="1277">1277</span>
<span id="1278">1278</span>
<span id="1279">1279</span>
<span id="1280">1280</span>
<span id="1281">1281</span>
<span id="1282">1282</span>
<span id="1283">1283</span>
<span id="1284">1284</span>
<span id="1285">1285</span>
<span id="1286">1286</span>
<span id="1287">1287</span>
<span id="1288">1288</span>
<span id="1289">1289</span>
<span id="1290">1290</span>
<span id="1291">1291</span>
<span id="1292">1292</span>
<span id="1293">1293</span>
<span id="1294">1294</span>
<span id="1295">1295</span>
<span id="1296">1296</span>
<span id="1297">1297</span>
<span id="1298">1298</span>
<span id="1299">1299</span>
<span id="1300">1300</span>
<span id="1301">1301</span>
<span id="1302">1302</span>
<span id="1303">1303</span>
<span id="1304">1304</span>
<span id="1305">1305</span>
<span id="1306">1306</span>
<span id="1307">1307</span>
<span id="1308">1308</span>
<span id="1309">1309</span>
<span id="1310">1310</span>
<span id="1311">1311</span>
<span id="1312">1312</span>
<span id="1313">1313</span>
<span id="1314">1314</span>
<span id="1315">1315</span>
<span id="1316">1316</span>
<span id="1317">1317</span>
<span id="1318">1318</span>
<span id="1319">1319</span>
<span id="1320">1320</span>
<span id="1321">1321</span>
<span id="1322">1322</span>
<span id="1323">1323</span>
<span id="1324">1324</span>
<span id="1325">1325</span>
<span id="1326">1326</span>
<span id="1327">1327</span>
<span id="1328">1328</span>
<span id="1329">1329</span>
<span id="1330">1330</span>
<span id="1331">1331</span>
<span id="1332">1332</span>
<span id="1333">1333</span>
<span id="1334">1334</span>
<span id="1335">1335</span>
<span id="1336">1336</span>
<span id="1337">1337</span>
<span id="1338">1338</span>
<span id="1339">1339</span>
<span id="1340">1340</span>
<span id="1341">1341</span>
<span id="1342">1342</span>
<span id="1343">1343</span>
<span id="1344">1344</span>
<span id="1345">1345</span>
<span id="1346">1346</span>
<span id="1347">1347</span>
<span id="1348">1348</span>
<span id="1349">1349</span>
<span id="1350">1350</span>
<span id="1351">1351</span>
<span id="1352">1352</span>
<span id="1353">1353</span>
<span id="1354">1354</span>
<span id="1355">1355</span>
<span id="1356">1356</span>
<span id="1357">1357</span>
<span id="1358">1358</span>
<span id="1359">1359</span>
<span id="1360">1360</span>
<span id="1361">1361</span>
<span id="1362">1362</span>
<span id="1363">1363</span>
<span id="1364">1364</span>
<span id="1365">1365</span>
<span id="1366">1366</span>
<span id="1367">1367</span>
<span id="1368">1368</span>
<span id="1369">1369</span>
<span id="1370">1370</span>
<span id="1371">1371</span>
<span id="1372">1372</span>
<span id="1373">1373</span>
<span id="1374">1374</span>
<span id="1375">1375</span>
<span id="1376">1376</span>
<span id="1377">1377</span>
<span id="1378">1378</span>
<span id="1379">1379</span>
<span id="1380">1380</span>
<span id="1381">1381</span>
<span id="1382">1382</span>
<span id="1383">1383</span>
<span id="1384">1384</span>
<span id="1385">1385</span>
<span id="1386">1386</span>
<span id="1387">1387</span>
<span id="1388">1388</span>
<span id="1389">1389</span>
<span id="1390">1390</span>
<span id="1391">1391</span>
<span id="1392">1392</span>
<span id="1393">1393</span>
<span id="1394">1394</span>
<span id="1395">1395</span>
<span id="1396">1396</span>
<span id="1397">1397</span>
<span id="1398">1398</span>
<span id="1399">1399</span>
<span id="1400">1400</span>
<span id="1401">1401</span>
<span id="1402">1402</span>
<span id="1403">1403</span>
<span id="1404">1404</span>
<span id="1405">1405</span>
<span id="1406">1406</span>
<span id="1407">1407</span>
<span id="1408">1408</span>
<span id="1409">1409</span>
<span id="1410">1410</span>
<span id="1411">1411</span>
<span id="1412">1412</span>
<span id="1413">1413</span>
<span id="1414">1414</span>
<span id="1415">1415</span>
<span id="1416">1416</span>
<span id="1417">1417</span>
<span id="1418">1418</span>
<span id="1419">1419</span>
<span id="1420">1420</span>
<span id="1421">1421</span>
<span id="1422">1422</span>
<span id="1423">1423</span>
<span id="1424">1424</span>
<span id="1425">1425</span>
<span id="1426">1426</span>
<span id="1427">1427</span>
<span id="1428">1428</span>
<span id="1429">1429</span>
<span id="1430">1430</span>
<span id="1431">1431</span>
<span id="1432">1432</span>
<span id="1433">1433</span>
<span id="1434">1434</span>
<span id="1435">1435</span>
<span id="1436">1436</span>
<span id="1437">1437</span>
<span id="1438">1438</span>
<span id="1439">1439</span>
<span id="1440">1440</span>
<span id="1441">1441</span>
<span id="1442">1442</span>
<span id="1443">1443</span>
<span id="1444">1444</span>
<span id="1445">1445</span>
<span id="1446">1446</span>
<span id="1447">1447</span>
<span id="1448">1448</span>
<span id="1449">1449</span>
<span id="1450">1450</span>
<span id="1451">1451</span>
<span id="1452">1452</span>
<span id="1453">1453</span>
<span id="1454">1454</span>
<span id="1455">1455</span>
<span id="1456">1456</span>
<span id="1457">1457</span>
<span id="1458">1458</span>
<span id="1459">1459</span>
<span id="1460">1460</span>
<span id="1461">1461</span>
<span id="1462">1462</span>
<span id="1463">1463</span>
<span id="1464">1464</span>
<span id="1465">1465</span>
<span id="1466">1466</span>
<span id="1467">1467</span>
<span id="1468">1468</span>
<span id="1469">1469</span>
<span id="1470">1470</span>
<span id="1471">1471</span>
<span id="1472">1472</span>
<span id="1473">1473</span>
<span id="1474">1474</span>
<span id="1475">1475</span>
<span id="1476">1476</span>
<span id="1477">1477</span>
<span id="1478">1478</span>
<span id="1479">1479</span>
<span id="1480">1480</span>
<span id="1481">1481</span>
<span id="1482">1482</span>
<span id="1483">1483</span>
<span id="1484">1484</span>
<span id="1485">1485</span>
<span id="1486">1486</span>
<span id="1487">1487</span>
<span id="1488">1488</span>
<span id="1489">1489</span>
<span id="1490">1490</span>
<span id="1491">1491</span>
<span id="1492">1492</span>
<span id="1493">1493</span>
<span id="1494">1494</span>
<span id="1495">1495</span>
<span id="1496">1496</span>
<span id="1497">1497</span>
<span id="1498">1498</span>
<span id="1499">1499</span>
<span id="1500">1500</span>
<span id="1501">1501</span>
<span id="1502">1502</span>
<span id="1503">1503</span>
<span id="1504">1504</span>
<span id="1505">1505</span>
<span id="1506">1506</span>
<span id="1507">1507</span>
<span id="1508">1508</span>
<span id="1509">1509</span>
<span id="1510">1510</span>
<span id="1511">1511</span>
<span id="1512">1512</span>
<span id="1513">1513</span>
<span id="1514">1514</span>
<span id="1515">1515</span>
<span id="1516">1516</span>
<span id="1517">1517</span>
<span id="1518">1518</span>
<span id="1519">1519</span>
<span id="1520">1520</span>
<span id="1521">1521</span>
<span id="1522">1522</span>
<span id="1523">1523</span>
<span id="1524">1524</span>
<span id="1525">1525</span>
<span id="1526">1526</span>
<span id="1527">1527</span>
<span id="1528">1528</span>
<span id="1529">1529</span>
<span id="1530">1530</span>
<span id="1531">1531</span>
<span id="1532">1532</span>
<span id="1533">1533</span>
<span id="1534">1534</span>
<span id="1535">1535</span>
<span id="1536">1536</span>
<span id="1537">1537</span>
<span id="1538">1538</span>
<span id="1539">1539</span>
<span id="1540">1540</span>
<span id="1541">1541</span>
<span id="1542">1542</span>
<span id="1543">1543</span>
<span id="1544">1544</span>
<span id="1545">1545</span>
<span id="1546">1546</span>
<span id="1547">1547</span>
<span id="1548">1548</span>
<span id="1549">1549</span>
<span id="1550">1550</span>
<span id="1551">1551</span>
<span id="1552">1552</span>
<span id="1553">1553</span>
<span id="1554">1554</span>
<span id="1555">1555</span>
<span id="1556">1556</span>
<span id="1557">1557</span>
<span id="1558">1558</span>
<span id="1559">1559</span>
<span id="1560">1560</span>
<span id="1561">1561</span>
<span id="1562">1562</span>
<span id="1563">1563</span>
<span id="1564">1564</span>
<span id="1565">1565</span>
<span id="1566">1566</span>
<span id="1567">1567</span>
<span id="1568">1568</span>
<span id="1569">1569</span>
<span id="1570">1570</span>
<span id="1571">1571</span>
<span id="1572">1572</span>
<span id="1573">1573</span>
<span id="1574">1574</span>
<span id="1575">1575</span>
<span id="1576">1576</span>
<span id="1577">1577</span>
<span id="1578">1578</span>
<span id="1579">1579</span>
<span id="1580">1580</span>
<span id="1581">1581</span>
<span id="1582">1582</span>
<span id="1583">1583</span>
<span id="1584">1584</span>
<span id="1585">1585</span>
<span id="1586">1586</span>
<span id="1587">1587</span>
<span id="1588">1588</span>
<span id="1589">1589</span>
<span id="1590">1590</span>
<span id="1591">1591</span>
<span id="1592">1592</span>
<span id="1593">1593</span>
<span id="1594">1594</span>
<span id="1595">1595</span>
<span id="1596">1596</span>
<span id="1597">1597</span>
<span id="1598">1598</span>
<span id="1599">1599</span>
<span id="1600">1600</span>
<span id="1601">1601</span>
<span id="1602">1602</span>
<span id="1603">1603</span>
<span id="1604">1604</span>
<span id="1605">1605</span>
<span id="1606">1606</span>
<span id="1607">1607</span>
<span id="1608">1608</span>
<span id="1609">1609</span>
<span id="1610">1610</span>
<span id="1611">1611</span>
<span id="1612">1612</span>
<span id="1613">1613</span>
<span id="1614">1614</span>
<span id="1615">1615</span>
<span id="1616">1616</span>
<span id="1617">1617</span>
<span id="1618">1618</span>
<span id="1619">1619</span>
<span id="1620">1620</span>
<span id="1621">1621</span>
<span id="1622">1622</span>
<span id="1623">1623</span>
<span id="1624">1624</span>
<span id="1625">1625</span>
<span id="1626">1626</span>
<span id="1627">1627</span>
<span id="1628">1628</span>
<span id="1629">1629</span>
<span id="1630">1630</span>
<span id="1631">1631</span>
<span id="1632">1632</span>
<span id="1633">1633</span>
<span id="1634">1634</span>
<span id="1635">1635</span>
<span id="1636">1636</span>
<span id="1637">1637</span>
<span id="1638">1638</span>
<span id="1639">1639</span>
<span id="1640">1640</span>
<span id="1641">1641</span>
<span id="1642">1642</span>
<span id="1643">1643</span>
<span id="1644">1644</span>
<span id="1645">1645</span>
<span id="1646">1646</span>
<span id="1647">1647</span>
<span id="1648">1648</span>
<span id="1649">1649</span>
<span id="1650">1650</span>
<span id="1651">1651</span>
<span id="1652">1652</span>
<span id="1653">1653</span>
<span id="1654">1654</span>
<span id="1655">1655</span>
<span id="1656">1656</span>
<span id="1657">1657</span>
<span id="1658">1658</span>
<span id="1659">1659</span>
<span id="1660">1660</span>
<span id="1661">1661</span>
<span id="1662">1662</span>
<span id="1663">1663</span>
<span id="1664">1664</span>
<span id="1665">1665</span>
<span id="1666">1666</span>
<span id="1667">1667</span>
<span id="1668">1668</span>
<span id="1669">1669</span>
<span id="1670">1670</span>
<span id="1671">1671</span>
<span id="1672">1672</span>
<span id="1673">1673</span>
<span id="1674">1674</span>
<span id="1675">1675</span>
<span id="1676">1676</span>
<span id="1677">1677</span>
<span id="1678">1678</span>
<span id="1679">1679</span>
<span id="1680">1680</span>
<span id="1681">1681</span>
<span id="1682">1682</span>
<span id="1683">1683</span>
<span id="1684">1684</span>
<span id="1685">1685</span>
<span id="1686">1686</span>
<span id="1687">1687</span>
<span id="1688">1688</span>
<span id="1689">1689</span>
<span id="1690">1690</span>
<span id="1691">1691</span>
<span id="1692">1692</span>
<span id="1693">1693</span>
<span id="1694">1694</span>
<span id="1695">1695</span>
<span id="1696">1696</span>
<span id="1697">1697</span>
<span id="1698">1698</span>
<span id="1699">1699</span>
<span id="1700">1700</span>
<span id="1701">1701</span>
<span id="1702">1702</span>
<span id="1703">1703</span>
<span id="1704">1704</span>
<span id="1705">1705</span>
<span id="1706">1706</span>
<span id="1707">1707</span>
<span id="1708">1708</span>
<span id="1709">1709</span>
<span id="1710">1710</span>
<span id="1711">1711</span>
<span id="1712">1712</span>
<span id="1713">1713</span>
<span id="1714">1714</span>
<span id="1715">1715</span>
<span id="1716">1716</span>
<span id="1717">1717</span>
<span id="1718">1718</span>
<span id="1719">1719</span>
<span id="1720">1720</span>
<span id="1721">1721</span>
<span id="1722">1722</span>
<span id="1723">1723</span>
<span id="1724">1724</span>
<span id="1725">1725</span>
<span id="1726">1726</span>
<span id="1727">1727</span>
<span id="1728">1728</span>
<span id="1729">1729</span>
<span id="1730">1730</span>
<span id="1731">1731</span>
<span id="1732">1732</span>
<span id="1733">1733</span>
<span id="1734">1734</span>
<span id="1735">1735</span>
<span id="1736">1736</span>
<span id="1737">1737</span>
<span id="1738">1738</span>
<span id="1739">1739</span>
<span id="1740">1740</span>
<span id="1741">1741</span>
<span id="1742">1742</span>
<span id="1743">1743</span>
<span id="1744">1744</span>
<span id="1745">1745</span>
<span id="1746">1746</span>
<span id="1747">1747</span>
<span id="1748">1748</span>
<span id="1749">1749</span>
<span id="1750">1750</span>
<span id="1751">1751</span>
<span id="1752">1752</span>
<span id="1753">1753</span>
<span id="1754">1754</span>
<span id="1755">1755</span>
<span id="1756">1756</span>
<span id="1757">1757</span>
<span id="1758">1758</span>
<span id="1759">1759</span>
<span id="1760">1760</span>
<span id="1761">1761</span>
<span id="1762">1762</span>
<span id="1763">1763</span>
<span id="1764">1764</span>
<span id="1765">1765</span>
<span id="1766">1766</span>
<span id="1767">1767</span>
<span id="1768">1768</span>
<span id="1769">1769</span>
<span id="1770">1770</span>
<span id="1771">1771</span>
<span id="1772">1772</span>
<span id="1773">1773</span>
<span id="1774">1774</span>
<span id="1775">1775</span>
</pre><pre class="rust"><code><span class="doccomment">//! Data-structures / interpretation for extended leafs (&gt;= 0x8000_0000)
</span><span class="kw">use </span>core::fmt::{<span class="self">self</span>, Debug, Display, Formatter};
<span class="kw">use </span>core::mem::size_of;
<span class="kw">use </span>core::slice;
<span class="kw">use </span>core::str;

<span class="kw">use crate</span>::{get_bits, CpuIdResult, Vendor};

<span class="doccomment">/// Extended Processor and Processor Feature Identifiers (LEAF=0x8000_0001)
///
/// # Platforms
/// ✅ AMD 🟡 Intel
</span><span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>ExtendedProcessorFeatureIdentifiers {
    vendor: Vendor,
    eax: u32,
    ebx: u32,
    ecx: ExtendedFunctionInfoEcx,
    edx: ExtendedFunctionInfoEdx,
}

<span class="kw">impl </span>ExtendedProcessorFeatureIdentifiers {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(vendor: Vendor, data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            vendor,
            eax: data.eax,
            ebx: data.ebx,
            ecx: ExtendedFunctionInfoEcx::from_bits_truncate(data.ecx),
            edx: ExtendedFunctionInfoEdx::from_bits_truncate(data.edx),
        }
    }

    <span class="doccomment">/// Extended Processor Signature.
    ///
    /// # AMD
    /// The value returned is the same as the value returned in EAX for LEAF=0x0000_0001
    /// (use `CpuId.get_feature_info` instead)
    ///
    /// # Intel
    /// Vague mention of &quot;Extended Processor Signature&quot;, not clear what it&#39;s supposed to
    /// represent.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>extended_signature(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.eax
    }

    <span class="doccomment">/// Returns package type on AMD.
    ///
    /// Package type. If `(Family[7:0] &gt;= 10h)`, this field is valid. If
    /// `(Family[7:0]&lt;10h)`, this field is reserved
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved)
    </span><span class="kw">pub fn </span>pkg_type(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">28</span>, <span class="number">31</span>)
    }

    <span class="doccomment">/// Returns brand ID on AMD.
    ///
    /// This field, in conjunction with CPUID `LEAF=0x0000_0001_EBX[8BitBrandId]`, and used
    /// by firmware to generate the processor name string.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved)
    </span><span class="kw">pub fn </span>brand_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">15</span>)
    }

    <span class="doccomment">/// Is LAHF/SAHF available in 64-bit mode?
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_lahf_sahf(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::LAHF_SAHF)
    }

    <span class="doccomment">/// Check support legacy cmp.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_cmp_legacy(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::CMP_LEGACY)
    }

    <span class="doccomment">/// Secure virtual machine supported.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_svm(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::SVM)
    }

    <span class="doccomment">/// Extended APIC space.
    ///
    /// This bit indicates the presence of extended APIC register space starting at offset
    /// 400h from the “APIC Base Address Register,” as specified in the BKDG.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_ext_apic_space(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::EXT_APIC_SPACE)
    }

    <span class="doccomment">/// LOCK MOV CR0 means MOV CR8. See “MOV(CRn)” in APM3.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_alt_mov_cr8(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::ALTMOVCR8)
    }

    <span class="doccomment">/// Is LZCNT available?
    ///
    /// # AMD
    /// It&#39;s called ABM (Advanced bit manipulation) on AMD and also adds support for
    /// some other instructions.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_lzcnt(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::LZCNT)
    }

    <span class="doccomment">/// XTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.
    ///
    /// See “EXTRQ”, “INSERTQ”,“MOVNTSS”, and “MOVNTSD” in APM4.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_sse4a(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::SSE4A)
    }

    <span class="doccomment">/// Misaligned SSE mode. See “Misaligned Access Support Added for SSE Instructions” in
    /// APM1.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_misaligned_sse_mode(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::MISALIGNSSE)
    }

    <span class="doccomment">/// Is PREFETCHW available?
    ///
    /// # AMD
    /// PREFETCH and PREFETCHW instruction support.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_prefetchw(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::PREFETCHW)
    }

    <span class="doccomment">/// Indicates OS-visible workaround support
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_osvw(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::OSVW)
    }

    <span class="doccomment">/// Instruction based sampling.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_ibs(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::IBS)
    }

    <span class="doccomment">/// Extended operation support.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_xop(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::XOP)
    }

    <span class="doccomment">/// SKINIT and STGI are supported.
    ///
    /// Indicates support for SKINIT and STGI, independent of the value of
    /// `MSRC000_0080[SVME]`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_skinit(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::SKINIT)
    }

    <span class="doccomment">/// Watchdog timer support.
    ///
    /// Indicates support for MSRC001_0074.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_wdt(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::WDT)
    }

    <span class="doccomment">/// Lightweight profiling support
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_lwp(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::LWP)
    }

    <span class="doccomment">/// Four-operand FMA instruction support.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_fma4(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::FMA4)
    }

    <span class="doccomment">/// Trailing bit manipulation instruction support.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_tbm(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::TBM)
    }

    <span class="doccomment">/// Topology extensions support.
    ///
    /// Indicates support for CPUID `Fn8000_001D_EAX_x[N:0]-CPUID Fn8000_001E_EDX`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_topology_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::TOPEXT)
    }

    <span class="doccomment">/// Processor performance counter extensions support.
    ///
    /// Indicates support for `MSRC001_020[A,8,6,4,2,0]` and `MSRC001_020[B,9,7,5,3,1]`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_perf_cntr_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::PERFCTREXT)
    }

    <span class="doccomment">/// NB performance counter extensions support.
    ///
    /// Indicates support for `MSRC001_024[6,4,2,0]` and `MSRC001_024[7,5,3,1]`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_nb_perf_cntr_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::PERFCTREXTNB)
    }

    <span class="doccomment">/// Data access breakpoint extension.
    ///
    /// Indicates support for `MSRC001_1027` and `MSRC001_101[B:9]`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_data_access_bkpt_extension(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::DATABRKPEXT)
    }

    <span class="doccomment">/// Performance time-stamp counter.
    ///
    /// Indicates support for `MSRC001_0280` `[Performance Time Stamp Counter]`.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_perf_tsc(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::PERFTSC)
    }

    <span class="doccomment">/// Support for L3 performance counter extension.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_perf_cntr_llc_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::PERFCTREXTLLC)
    }

    <span class="doccomment">/// Support for MWAITX and MONITORX instructions.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_monitorx_mwaitx(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::MONITORX)
    }

    <span class="doccomment">/// Breakpoint Addressing masking extended to bit 31.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_addr_mask_extension(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.ecx.contains(ExtendedFunctionInfoEcx::ADDRMASKEXT)
    }

    <span class="doccomment">/// Are fast system calls available.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_syscall_sysret(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::SYSCALL_SYSRET)
    }

    <span class="doccomment">/// Is there support for execute disable bit.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_execute_disable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::EXECUTE_DISABLE)
    }

    <span class="doccomment">/// AMD extensions to MMX instructions.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_mmx_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::MMXEXT)
    }

    <span class="doccomment">/// FXSAVE and FXRSTOR instruction optimizations.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_fast_fxsave_fxstor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::FFXSR)
    }

    <span class="doccomment">/// Is there support for 1GiB pages.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_1gib_pages(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::GIB_PAGES)
    }

    <span class="doccomment">/// Check support for rdtscp instruction.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_rdtscp(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::RDTSCP)
    }

    <span class="doccomment">/// Check support for 64-bit mode.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_64bit_mode(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::I64BIT_MODE)
    }

    <span class="doccomment">/// 3DNow AMD extensions.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_amd_3dnow_extensions(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::THREEDNOWEXT)
    }

    <span class="doccomment">/// 3DNow extensions.
    ///
    /// # Platform
    /// ✅ AMD ❌ Intel (will return false)
    </span><span class="kw">pub fn </span>has_3dnow(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.vendor == Vendor::Amd &amp;&amp; <span class="self">self</span>.edx.contains(ExtendedFunctionInfoEdx::THREEDNOW)
    }
}

<span class="kw">impl </span>Debug <span class="kw">for </span>ExtendedProcessorFeatureIdentifiers {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>Formatter&lt;<span class="lifetime">&#39;_</span>&gt;) -&gt; core::fmt::Result {
        <span class="kw">let </span><span class="kw-2">mut </span>ds = f.debug_struct(<span class="string">&quot;ExtendedProcessorFeatureIdentifiers&quot;</span>);
        ds.field(<span class="string">&quot;extended_signature&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.extended_signature());

        <span class="kw">if </span><span class="self">self</span>.vendor == Vendor::Amd {
            ds.field(<span class="string">&quot;pkg_type&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.pkg_type());
            ds.field(<span class="string">&quot;brand_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.brand_id());
        }
        ds.field(<span class="string">&quot;ecx_features&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.ecx);
        ds.field(<span class="string">&quot;edx_features&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.edx);
        ds.finish()
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>ExtendedFunctionInfoEcx: u32 {
        <span class="kw">const </span>LAHF_SAHF = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>CMP_LEGACY =  <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>SVM = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="kw">const </span>EXT_APIC_SPACE = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">const </span>ALTMOVCR8 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">const </span>LZCNT = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="kw">const </span>SSE4A = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="kw">const </span>MISALIGNSSE = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="kw">const </span>PREFETCHW = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
        <span class="kw">const </span>OSVW = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
        <span class="kw">const </span>IBS = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="kw">const </span>XOP = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="kw">const </span>SKINIT = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
        <span class="kw">const </span>WDT = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="kw">const </span>LWP = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
        <span class="kw">const </span>FMA4 = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
        <span class="kw">const </span>TBM = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
        <span class="kw">const </span>TOPEXT = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
        <span class="kw">const </span>PERFCTREXT = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
        <span class="kw">const </span>PERFCTREXTNB = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
        <span class="kw">const </span>DATABRKPEXT = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
        <span class="kw">const </span>PERFTSC = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
        <span class="kw">const </span>PERFCTREXTLLC = <span class="number">1 </span>&lt;&lt; <span class="number">28</span>;
        <span class="kw">const </span>MONITORX = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
        <span class="kw">const </span>ADDRMASKEXT = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>ExtendedFunctionInfoEdx: u32 {
        <span class="kw">const </span>SYSCALL_SYSRET = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="kw">const </span>EXECUTE_DISABLE = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="kw">const </span>MMXEXT = <span class="number">1 </span>&lt;&lt; <span class="number">22</span>;
        <span class="kw">const </span>FFXSR = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
        <span class="kw">const </span>GIB_PAGES = <span class="number">1 </span>&lt;&lt; <span class="number">26</span>;
        <span class="kw">const </span>RDTSCP = <span class="number">1 </span>&lt;&lt; <span class="number">27</span>;
        <span class="kw">const </span>I64BIT_MODE = <span class="number">1 </span>&lt;&lt; <span class="number">29</span>;
        <span class="kw">const </span>THREEDNOWEXT = <span class="number">1 </span>&lt;&lt; <span class="number">30</span>;
        <span class="kw">const </span>THREEDNOW = <span class="number">1 </span>&lt;&lt; <span class="number">31</span>;
    }
}

<span class="doccomment">/// Processor name (LEAF=0x8000_0002..=0x8000_0004).
///
/// ASCII string up to 48 characters in length corresponding to the processor name.
///
/// # Platforms
/// ✅ AMD ✅ Intel
</span><span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>ProcessorBrandString {
    data: [CpuIdResult; <span class="number">3</span>],
}

<span class="kw">impl </span>ProcessorBrandString {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: [CpuIdResult; <span class="number">3</span>]) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{ data }
    }

    <span class="doccomment">/// Return the processor brand string as a rust string.
    ///
    /// For example:
    /// &quot;11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz&quot;.
    </span><span class="kw">pub fn </span>as_str(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>str {
        <span class="comment">// Safety: CpuIdResult is laid out with repr(C), and the array
        // self.data contains 3 contiguous elements.
        </span><span class="kw">let </span>slice: <span class="kw-2">&amp;</span>[u8] = <span class="kw">unsafe </span>{
            slice::from_raw_parts(
                <span class="self">self</span>.data.as_ptr() <span class="kw">as </span><span class="kw-2">*const </span>u8,
                <span class="self">self</span>.data.len() * size_of::&lt;CpuIdResult&gt;(),
            )
        };

        <span class="comment">// Brand terminated at nul byte or end, whichever comes first.
        </span><span class="kw">let </span>slice = slice.split(|<span class="kw-2">&amp;</span>x| x == <span class="number">0</span>).next().unwrap();
        str::from_utf8(slice)
            .unwrap_or(<span class="string">&quot;Invalid Processor Brand String&quot;</span>)
            .trim()
    }
}

<span class="kw">impl </span>Debug <span class="kw">for </span>ProcessorBrandString {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>Formatter&lt;<span class="lifetime">&#39;_</span>&gt;) -&gt; core::fmt::Result {
        f.debug_struct(<span class="string">&quot;ProcessorBrandString&quot;</span>)
            .field(<span class="string">&quot;as_str&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.as_str())
            .finish()
    }
}

<span class="doccomment">/// L1 Cache and TLB Information (LEAF=0x8000_0005).
///
/// # Availability
/// ✅ AMD ❌ Intel (reserved=0)
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>L1CacheTlbInfo {
    eax: u32,
    ebx: u32,
    ecx: u32,
    edx: u32,
}

<span class="kw">impl </span>L1CacheTlbInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: data.ebx,
            ecx: data.ecx,
            edx: data.edx,
        }
    }

    <span class="doccomment">/// Data TLB associativity for 2-MB and 4-MB pages.
    </span><span class="kw">pub fn </span>dtlb_2m_4m_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">24</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// Data TLB number of entries for 2-MB and 4-MB pages.
    ///
    /// The value returned is for the number of entries available for the 2-MB page size;
    /// 4-MB pages require two 2-MB entries, so the number of entries available for the
    /// 4-MB page size is one-half the returned value.
    </span><span class="kw">pub fn </span>dtlb_2m_4m_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">16</span>, <span class="number">23</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Instruction TLB associativity for 2-MB and 4-MB pages.
    </span><span class="kw">pub fn </span>itlb_2m_4m_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// Instruction TLB number of entries for 2-MB and 4-MB pages.
    ///
    /// The value returned is for the number of entries available for the 2-MB page size;
    /// 4-MB pages require two 2-MB entries, so the number of entries available for the
    /// 4-MB page size is one-half the returned value.
    </span><span class="kw">pub fn </span>itlb_2m_4m_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Data TLB associativity for 4K pages.
    </span><span class="kw">pub fn </span>dtlb_4k_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">24</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// Data TLB number of entries for 4K pages.
    </span><span class="kw">pub fn </span>dtlb_4k_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">16</span>, <span class="number">23</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Instruction TLB associativity for 4K pages.
    </span><span class="kw">pub fn </span>itlb_4k_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// Instruction TLB number of entries for 4K pages.
    </span><span class="kw">pub fn </span>itlb_4k_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 data cache size in KB
    </span><span class="kw">pub fn </span>dcache_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">24</span>, <span class="number">31</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 data cache associativity.
    </span><span class="kw">pub fn </span>dcache_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ecx, <span class="number">16</span>, <span class="number">23</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// L1 data cache lines per tag.
    </span><span class="kw">pub fn </span>dcache_lines_per_tag(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 data cache line size in bytes.
    </span><span class="kw">pub fn </span>dcache_line_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 instruction cache size in KB
    </span><span class="kw">pub fn </span>icache_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.edx, <span class="number">24</span>, <span class="number">31</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 instruction cache associativity.
    </span><span class="kw">pub fn </span>icache_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.edx, <span class="number">16</span>, <span class="number">23</span>) <span class="kw">as </span>u8;
        Associativity::for_l1(assoc_bits)
    }

    <span class="doccomment">/// L1 instruction cache lines per tag.
    </span><span class="kw">pub fn </span>icache_lines_per_tag(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.edx, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 instruction cache line size in bytes.
    </span><span class="kw">pub fn </span>icache_line_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.edx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }
}

<span class="doccomment">/// L2/L3 Cache and TLB Information (LEAF=0x8000_0006).
///
/// # Availability
/// ✅ AMD 🟡 Intel
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>L2And3CacheTlbInfo {
    eax: u32,
    ebx: u32,
    ecx: u32,
    edx: u32,
}

<span class="kw">impl </span>L2And3CacheTlbInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: data.ebx,
            ecx: data.ecx,
            edx: data.edx,
        }
    }

    <span class="doccomment">/// L2 Data TLB associativity for 2-MB and 4-MB pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>dtlb_2m_4m_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">28</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Data TLB number of entries for 2-MB and 4-MB pages.
    ///
    /// The value returned is for the number of entries available for the 2-MB page size;
    /// 4-MB pages require two 2-MB entries, so the number of entries available for the
    /// 4-MB page size is one-half the returned value.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>dtlb_2m_4m_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.eax, <span class="number">16</span>, <span class="number">27</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// L2 Instruction TLB associativity for 2-MB and 4-MB pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>itlb_2m_4m_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Instruction TLB number of entries for 2-MB and 4-MB pages.
    ///
    /// The value returned is for the number of entries available for the 2-MB page size;
    /// 4-MB pages require two 2-MB entries, so the number of entries available for the
    /// 4-MB page size is one-half the returned value.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>itlb_2m_4m_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.eax, <span class="number">0</span>, <span class="number">11</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// L2 Data TLB associativity for 4K pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>dtlb_4k_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">28</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Data TLB number of entries for 4K pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>dtlb_4k_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">16</span>, <span class="number">27</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// L2 Instruction TLB associativity for 4K pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>itlb_4k_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Instruction TLB number of entries for 4K pages.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>itlb_4k_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">11</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// L2 Cache Line size in bytes
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>l2cache_line_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 cache lines per tag.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>l2cache_lines_per_tag(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">8</span>, <span class="number">11</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 Associativity field
    ///
    /// # Availability
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>l2cache_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ecx, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// Cache size in KB.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>l2cache_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">16</span>, <span class="number">31</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// L2 Cache Line size in bytes
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>l3cache_line_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.edx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 cache lines per tag.
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>l3cache_lines_per_tag(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.edx, <span class="number">8</span>, <span class="number">11</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 Associativity field
    ///
    /// # Availability
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>l3cache_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.edx, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l3(assoc_bits)
    }

    <span class="doccomment">/// Specifies the L3 cache size range
    ///
    /// `(L3Size[31:18] * 512KB) &lt;= L3 cache size &lt; ((L3Size[31:18]+1) * 512KB)`.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>l3cache_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.edx, <span class="number">18</span>, <span class="number">31</span>) <span class="kw">as </span>u16
    }
}

<span class="doccomment">/// Info about cache Associativity.
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub enum </span>Associativity {
    Disabled,
    DirectMapped,
    NWay(u8),
    FullyAssociative,
    Unknown,
}

<span class="kw">impl </span>Display <span class="kw">for </span>Associativity {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>Formatter) -&gt; fmt::Result {
        <span class="kw">let </span>s = <span class="kw">match </span><span class="self">self </span>{
            Associativity::Disabled =&gt; <span class="string">&quot;Disabled&quot;</span>,
            Associativity::DirectMapped =&gt; <span class="string">&quot;Direct mapped&quot;</span>,
            Associativity::NWay(n) =&gt; {
                <span class="kw">return </span><span class="macro">write!</span>(f, <span class="string">&quot;NWay({})&quot;</span>, n);
            }
            Associativity::FullyAssociative =&gt; <span class="string">&quot;Fully associative&quot;</span>,
            Associativity::Unknown =&gt; <span class="string">&quot;Unknown (check leaf 0x8000_001d)&quot;</span>,
        };
        f.write_str(s)
    }
}

<span class="kw">impl </span>Associativity {
    <span class="doccomment">/// Constructor for L1 Cache and TLB Associativity Field Encodings
    </span><span class="kw">fn </span>for_l1(n: u8) -&gt; Associativity {
        <span class="kw">match </span>n {
            <span class="number">0x0 </span>=&gt; Associativity::Disabled, <span class="comment">// Intel only, AMD is reserved
            </span><span class="number">0x1 </span>=&gt; Associativity::DirectMapped,
            <span class="number">0x2</span>..=<span class="number">0xfe </span>=&gt; Associativity::NWay(n),
            <span class="number">0xff </span>=&gt; Associativity::FullyAssociative,
        }
    }

    <span class="doccomment">/// Constructor for L2 Cache and TLB Associativity Field Encodings
    </span><span class="kw">fn </span>for_l2(n: u8) -&gt; Associativity {
        <span class="kw">match </span>n {
            <span class="number">0x0 </span>=&gt; Associativity::Disabled,
            <span class="number">0x1 </span>=&gt; Associativity::DirectMapped,
            <span class="number">0x2 </span>=&gt; Associativity::NWay(<span class="number">2</span>),
            <span class="number">0x4 </span>=&gt; Associativity::NWay(<span class="number">4</span>),
            <span class="number">0x5 </span>=&gt; Associativity::NWay(<span class="number">6</span>), <span class="comment">// Reserved on Intel
            </span><span class="number">0x6 </span>=&gt; Associativity::NWay(<span class="number">8</span>),
            <span class="comment">// 0x7 =&gt; SDM states: &quot;See CPUID leaf 04H, sub-leaf 2&quot;
            </span><span class="number">0x8 </span>=&gt; Associativity::NWay(<span class="number">16</span>),
            <span class="number">0x9 </span>=&gt; Associativity::Unknown, <span class="comment">// Intel: Reserved, AMD: Value for all fields should be determined from Fn8000_001D
            </span><span class="number">0xa </span>=&gt; Associativity::NWay(<span class="number">32</span>),
            <span class="number">0xb </span>=&gt; Associativity::NWay(<span class="number">48</span>),
            <span class="number">0xc </span>=&gt; Associativity::NWay(<span class="number">64</span>),
            <span class="number">0xd </span>=&gt; Associativity::NWay(<span class="number">96</span>),
            <span class="number">0xe </span>=&gt; Associativity::NWay(<span class="number">128</span>),
            <span class="number">0xF </span>=&gt; Associativity::FullyAssociative,
            <span class="kw">_ </span>=&gt; Associativity::Unknown,
        }
    }

    <span class="doccomment">/// Constructor for L2 Cache and TLB Associativity Field Encodings
    </span><span class="kw">fn </span>for_l3(n: u8) -&gt; Associativity {
        Associativity::for_l2(n)
    }
}

<span class="doccomment">/// Processor Power Management and RAS Capabilities (LEAF=0x8000_0007).
///
/// # Platforms
/// ✅ AMD 🟡 Intel
</span><span class="attribute">#[derive(Debug, PartialEq, Eq)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>ApmInfo {
    <span class="doccomment">/// Reserved on AMD and Intel.
    </span>_eax: u32,
    ebx: RasCapabilities,
    ecx: u32,
    edx: ApmInfoEdx,
}

<span class="kw">impl </span>ApmInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            _eax: data.eax,
            ebx: RasCapabilities::from_bits_truncate(data.ebx),
            ecx: data.ecx,
            edx: ApmInfoEdx::from_bits_truncate(data.edx),
        }
    }

    <span class="doccomment">/// Is MCA overflow recovery available?
    ///
    /// If set, indicates that MCA overflow conditions (`MCi_STATUS[Overflow]=1`)
    /// are not fatal; software may safely ignore such conditions. If clear, MCA
    /// overflow conditions require software to shut down the system.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_mca_overflow_recovery(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(RasCapabilities::MCAOVFLRECOV)
    }

    <span class="doccomment">/// Has Software uncorrectable error containment and recovery capability?
    ///
    /// The processor supports software containment of uncorrectable errors
    /// through context synchronizing data poisoning and deferred error
    /// interrupts.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_succor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(RasCapabilities::SUCCOR)
    }

    <span class="doccomment">/// Has Hardware assert supported?
    ///
    /// Indicates support for `MSRC001_10[DF:C0]`.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_hwa(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(RasCapabilities::HWA)
    }

    <span class="doccomment">/// Specifies the ratio of the compute unit power accumulator sample period
    /// to the TSC counter period.
    ///
    /// Returns a value of 0 if not applicable for the system.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>cpu_pwr_sample_time_ratio(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.ecx
    }

    <span class="doccomment">/// Is Temperature Sensor available?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_ts(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::TS)
    }

    <span class="doccomment">/// Frequency ID control.
    ///
    /// # Note
    /// Function replaced by `has_hw_pstate`.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_freq_id_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::FID)
    }

    <span class="doccomment">/// Voltage ID control.
    ///
    /// # Note
    /// Function replaced by `has_hw_pstate`.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_volt_id_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::VID)
    }

    <span class="doccomment">/// Has THERMTRIP?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_thermtrip(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::TTP)
    }

    <span class="doccomment">/// Hardware thermal control (HTC)?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_tm(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::TM)
    }

    <span class="doccomment">/// Has 100 MHz multiplier Control?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_100mhz_steps(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::MHZSTEPS100)
    }

    <span class="doccomment">/// Has Hardware P-state control?
    ///
    /// MSRC001_0061 [P-state Current Limit], MSRC001_0062 [P-state Control] and
    /// MSRC001_0063 [P-state Status] exist
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_hw_pstate(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::HWPSTATE)
    }

    <span class="doccomment">/// Is Invariant TSC available?
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_invariant_tsc(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::INVTSC)
    }

    <span class="doccomment">/// Has Core performance boost?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_cpb(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::CPB)
    }

    <span class="doccomment">/// Has Read-only effective frequency interface?
    ///
    /// Indicates presence of MSRC000_00E7 [Read-Only Max Performance Frequency
    /// Clock Count (MPerfReadOnly)] and MSRC000_00E8 [Read-Only Actual
    /// Performance Frequency Clock Count (APerfReadOnly)].
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_ro_effective_freq_iface(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::EFFFREQRO)
    }

    <span class="doccomment">/// Indicates support for processor feedback interface.
    ///
    /// # Note
    /// This feature is deprecated.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_feedback_iface(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::PROCFEEDBACKIF)
    }

    <span class="doccomment">/// Has Processor power reporting interface?
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_power_reporting_iface(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(ApmInfoEdx::PROCPWRREPORT)
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>ApmInfoEdx: u32 {
        <span class="kw">const </span>TS = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>FID = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>VID = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="kw">const </span>TTP = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">const </span>TM = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">const </span>MHZSTEPS100 = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="kw">const </span>HWPSTATE = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="kw">const </span>INVTSC = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
        <span class="kw">const </span>CPB = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
        <span class="kw">const </span>EFFFREQRO = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="kw">const </span>PROCFEEDBACKIF = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="kw">const </span>PROCPWRREPORT = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>RasCapabilities: u32 {
        <span class="kw">const </span>MCAOVFLRECOV = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>SUCCOR = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>HWA = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
    }
}

<span class="doccomment">/// Processor Capacity Parameters and Extended Feature Identification
/// (LEAF=0x8000_0008).
///
/// This function provides the size or capacity of various architectural
/// parameters that vary by implementation, as well as an extension to the
/// 0x8000_0001 feature identifiers.
///
/// # Platforms
/// ✅ AMD 🟡 Intel
</span><span class="attribute">#[derive(PartialEq, Eq)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>ProcessorCapacityAndFeatureInfo {
    eax: u32,
    ebx: ProcessorCapacityAndFeatureEbx,
    ecx: u32,
    edx: u32,
}

<span class="kw">impl </span>ProcessorCapacityAndFeatureInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: ProcessorCapacityAndFeatureEbx::from_bits_truncate(data.ebx),
            ecx: data.ecx,
            edx: data.edx,
        }
    }

    <span class="doccomment">/// Physical Address Bits
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>physical_address_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Linear Address Bits
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>linear_address_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Guest Physical Address Bits
    ///
    /// This number applies only to guests using nested paging. When this field
    /// is zero, refer to the PhysAddrSize field for the maximum guest physical
    /// address size.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>guest_physical_address_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">16</span>, <span class="number">23</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// CLZERO instruction supported if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_cl_zero(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(ProcessorCapacityAndFeatureEbx::CLZERO)
    }

    <span class="doccomment">/// Instruction Retired Counter MSR available if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_inst_ret_cntr_msr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx
            .contains(ProcessorCapacityAndFeatureEbx::INST_RETCNT_MSR)
    }

    <span class="doccomment">/// FP Error Pointers Restored by XRSTOR if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_restore_fp_error_ptrs(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx
            .contains(ProcessorCapacityAndFeatureEbx::RSTR_FP_ERR_PTRS)
    }

    <span class="doccomment">/// INVLPGB and TLBSYNC instruction supported if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_invlpgb(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(ProcessorCapacityAndFeatureEbx::INVLPGB)
    }

    <span class="doccomment">/// RDPRU instruction supported if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_rdpru(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(ProcessorCapacityAndFeatureEbx::RDPRU)
    }

    <span class="doccomment">/// MCOMMIT instruction supported if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_mcommit(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(ProcessorCapacityAndFeatureEbx::MCOMMIT)
    }

    <span class="doccomment">/// WBNOINVD instruction supported if set.
    ///
    /// # Platforms
    /// ✅ AMD ✅ Intel
    </span><span class="kw">pub fn </span>has_wbnoinvd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx.contains(ProcessorCapacityAndFeatureEbx::WBNOINVD)
    }

    <span class="doccomment">/// WBINVD/WBNOINVD are interruptible if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_int_wbinvd(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx
            .contains(ProcessorCapacityAndFeatureEbx::INT_WBINVD)
    }

    <span class="doccomment">/// EFER.LMSLE is unsupported if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_unsupported_efer_lmsle(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx
            .contains(ProcessorCapacityAndFeatureEbx::EFER_LMSLE_UNSUPP)
    }

    <span class="doccomment">/// INVLPGB support for invalidating guest nested translations if set.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>has_invlpgb_nested(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.ebx
            .contains(ProcessorCapacityAndFeatureEbx::INVLPGB_NESTED)
    }

    <span class="doccomment">/// Performance time-stamp counter size (in bits).
    ///
    /// Indicates the size of `MSRC001_0280[PTSC]`.  
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=false)
    </span><span class="kw">pub fn </span>perf_tsc_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
        <span class="kw">let </span>s = get_bits(<span class="self">self</span>.ecx, <span class="number">16</span>, <span class="number">17</span>) <span class="kw">as </span>u8;
        <span class="kw">match </span>s &amp; <span class="number">0b11 </span>{
            <span class="number">0b00 </span>=&gt; <span class="number">40</span>,
            <span class="number">0b01 </span>=&gt; <span class="number">48</span>,
            <span class="number">0b10 </span>=&gt; <span class="number">56</span>,
            <span class="number">0b11 </span>=&gt; <span class="number">64</span>,
            <span class="kw">_ </span>=&gt; <span class="macro">unreachable!</span>(<span class="string">&quot;AND with 0b11 in match&quot;</span>),
        }
    }

    <span class="doccomment">/// APIC ID size.
    ///
    /// A value of zero indicates that legacy methods must be used to determine
    /// the maximum number of logical processors, as indicated by CPUID
    /// `Fn8000_0008_ECX[NC]`.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>apic_id_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// The size of the `apic_id_size` field determines the maximum number of
    /// logical processors (MNLP) that the package could theoretically support,
    /// and not the actual number of logical processors that are implemented or
    /// enabled in the package, as indicated by CPUID `Fn8000_0008_ECX[NC]`.
    ///
    /// `MNLP = (2 raised to the power of ApicIdSize[3:0])` (if not 0)
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>maximum_logical_processors(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
        usize::pow(<span class="number">2</span>, <span class="self">self</span>.apic_id_size() <span class="kw">as </span>u32)
    }

    <span class="doccomment">/// Number of physical threads in the processor.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>num_phys_threads(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; usize {
        get_bits(<span class="self">self</span>.ecx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>usize + <span class="number">1
    </span>}

    <span class="doccomment">/// Maximum page count for INVLPGB instruction.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>invlpgb_max_pages(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.edx, <span class="number">0</span>, <span class="number">15</span>) <span class="kw">as </span>u16
    }

    <span class="doccomment">/// The maximum ECX value recognized by RDPRU.
    ///
    /// # Platforms
    /// ✅ AMD ❌ Intel (reserved=0)
    </span><span class="kw">pub fn </span>max_rdpru_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u16 {
        get_bits(<span class="self">self</span>.edx, <span class="number">16</span>, <span class="number">31</span>) <span class="kw">as </span>u16
    }
}

<span class="kw">impl </span>Debug <span class="kw">for </span>ProcessorCapacityAndFeatureInfo {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>Formatter&lt;<span class="lifetime">&#39;_</span>&gt;) -&gt; fmt::Result {
        f.debug_struct(<span class="string">&quot;ProcessorCapacityAndFeatureInfo&quot;</span>)
            .field(<span class="string">&quot;physical_address_bits&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.physical_address_bits())
            .field(<span class="string">&quot;linear_address_bits&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.linear_address_bits())
            .field(
                <span class="string">&quot;guest_physical_address_bits&quot;</span>,
                <span class="kw-2">&amp;</span><span class="self">self</span>.guest_physical_address_bits(),
            )
            .field(<span class="string">&quot;has_cl_zero&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_cl_zero())
            .field(<span class="string">&quot;has_inst_ret_cntr_msr&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_inst_ret_cntr_msr())
            .field(
                <span class="string">&quot;has_restore_fp_error_ptrs&quot;</span>,
                <span class="kw-2">&amp;</span><span class="self">self</span>.has_restore_fp_error_ptrs(),
            )
            .field(<span class="string">&quot;has_invlpgb&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_invlpgb())
            .field(<span class="string">&quot;has_rdpru&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_rdpru())
            .field(<span class="string">&quot;has_mcommit&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_mcommit())
            .field(<span class="string">&quot;has_wbnoinvd&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_wbnoinvd())
            .field(<span class="string">&quot;has_int_wbinvd&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_int_wbinvd())
            .field(
                <span class="string">&quot;has_unsupported_efer_lmsle&quot;</span>,
                <span class="kw-2">&amp;</span><span class="self">self</span>.has_unsupported_efer_lmsle(),
            )
            .field(<span class="string">&quot;has_invlpgb_nested&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.has_invlpgb_nested())
            .field(<span class="string">&quot;perf_tsc_size&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.perf_tsc_size())
            .field(<span class="string">&quot;apic_id_size&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.apic_id_size())
            .field(
                <span class="string">&quot;maximum_logical_processors&quot;</span>,
                <span class="kw-2">&amp;</span><span class="self">self</span>.maximum_logical_processors(),
            )
            .field(<span class="string">&quot;num_phys_threads&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.num_phys_threads())
            .field(<span class="string">&quot;invlpgb_max_pages&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.invlpgb_max_pages())
            .field(<span class="string">&quot;max_rdpru_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.max_rdpru_id())
            .finish()
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>ProcessorCapacityAndFeatureEbx: u32 {
        <span class="kw">const </span>CLZERO = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>INST_RETCNT_MSR = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>RSTR_FP_ERR_PTRS = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="kw">const </span>INVLPGB = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">const </span>RDPRU = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">const </span>MCOMMIT = <span class="number">1 </span>&lt;&lt; <span class="number">8</span>;
        <span class="kw">const </span>WBNOINVD = <span class="number">1 </span>&lt;&lt; <span class="number">9</span>;
        <span class="kw">const </span>INT_WBINVD = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="kw">const </span>EFER_LMSLE_UNSUPP = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="kw">const </span>INVLPGB_NESTED = <span class="number">1 </span>&lt;&lt; <span class="number">21</span>;
    }
}

<span class="doccomment">/// Information about the SVM features that the processory supports (LEAF=0x8000_000A).
///
/// # Note
/// If SVM is not supported ([ExtendedProcessorFeatureIdentifiers::has_svm] is false),
/// this leaf is reserved ([crate::CpuId] will return None in this case).
///
/// # Platforms
/// ✅ AMD ❌ Intel
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>SvmFeatures {
    eax: u32,
    ebx: u32,
    <span class="doccomment">/// Reserved
    </span>_ecx: u32,
    edx: SvmFeaturesEdx,
}

<span class="kw">impl </span>SvmFeatures {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: data.ebx,
            _ecx: data.ecx,
            edx: SvmFeaturesEdx::from_bits_truncate(data.edx),
        }
    }

    <span class="doccomment">/// SVM revision number.
    </span><span class="kw">pub fn </span>revision(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Number of available address space identifiers (ASID).
    </span><span class="kw">pub fn </span>supported_asids(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.ebx
    }

    <span class="doccomment">/// Nested paging supported if set.
    </span><span class="kw">pub fn </span>has_nested_paging(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::NP)
    }

    <span class="doccomment">/// Indicates support for LBR Virtualization.
    </span><span class="kw">pub fn </span>has_lbr_virtualization(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::LBR_VIRT)
    }

    <span class="doccomment">/// Indicates support for SVM-Lock if set.
    </span><span class="kw">pub fn </span>has_svm_lock(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::SVML)
    }

    <span class="doccomment">/// Indicates support for NRIP save on #VMEXIT if set.
    </span><span class="kw">pub fn </span>has_nrip(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::NRIPS)
    }

    <span class="doccomment">/// Indicates support for MSR TSC ratio (MSR `0xC000_0104`) if set.
    </span><span class="kw">pub fn </span>has_tsc_rate_msr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::TSC_RATE_MSR)
    }

    <span class="doccomment">/// Indicates support for VMCB clean bits if set.
    </span><span class="kw">pub fn </span>has_vmcb_clean_bits(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::VMCB_CLEAN)
    }

    <span class="doccomment">/// Indicates that TLB flush events, including CR3 writes and CR4.PGE toggles, flush
    /// only the current ASID&#39;s TLB entries.
    ///
    /// Also indicates support for the extended VMCB TLB_Control.
    </span><span class="kw">pub fn </span>has_flush_by_asid(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::FLUSH_BY_ASID)
    }

    <span class="doccomment">/// Indicates support for the decode assists if set.
    </span><span class="kw">pub fn </span>has_decode_assists(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::DECODE_ASSISTS)
    }

    <span class="doccomment">/// Indicates support for the pause intercept filter if set.
    </span><span class="kw">pub fn </span>has_pause_filter(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::PAUSE_FILTER)
    }

    <span class="doccomment">/// Indicates support for the PAUSE filter cycle count threshold if set.
    </span><span class="kw">pub fn </span>has_pause_filter_threshold(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::PAUSE_FILTER_THRESHOLD)
    }

    <span class="doccomment">/// Support for the AMD advanced virtual interrupt controller if set.
    </span><span class="kw">pub fn </span>has_avic(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::AVIC)
    }

    <span class="doccomment">/// VMSAVE and VMLOAD virtualization supported if set.
    </span><span class="kw">pub fn </span>has_vmsave_virtualization(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::VMSAVE_VIRT)
    }

    <span class="doccomment">/// GIF -- virtualized global interrupt flag if set.
    </span><span class="kw">pub fn </span>has_gif(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::VGIF)
    }

    <span class="doccomment">/// Guest Mode Execution Trap supported if set.
    </span><span class="kw">pub fn </span>has_gmet(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::GMET)
    }

    <span class="doccomment">/// SVM supervisor shadow stack restrictions if set.
    </span><span class="kw">pub fn </span>has_sss_check(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::SSS_CHECK)
    }

    <span class="doccomment">/// SPEC_CTRL virtualization supported if set.
    </span><span class="kw">pub fn </span>has_spec_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::SPEC_CTRL)
    }

    <span class="doccomment">/// When host `CR4.MCE=1` and guest `CR4.MCE=0`, machine check exceptions (`#MC`) in a
    /// guest do not cause shutdown and are always intercepted if set.
    </span><span class="kw">pub fn </span>has_host_mce_override(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::HOST_MCE_OVERRIDE)
    }

    <span class="doccomment">/// Support for INVLPGB/TLBSYNC hypervisor enable in VMCB and TLBSYNC intercept if
    /// set.
    </span><span class="kw">pub fn </span>has_tlb_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.edx.contains(SvmFeaturesEdx::TLB_CTL)
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>SvmFeaturesEdx: u32 {
        <span class="kw">const </span>NP = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>LBR_VIRT = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>SVML = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="kw">const </span>NRIPS = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">const </span>TSC_RATE_MSR = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">const </span>VMCB_CLEAN = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="kw">const </span>FLUSH_BY_ASID = <span class="number">1 </span>&lt;&lt; <span class="number">6</span>;
        <span class="kw">const </span>DECODE_ASSISTS = <span class="number">1 </span>&lt;&lt; <span class="number">7</span>;
        <span class="kw">const </span>PAUSE_FILTER = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="kw">const </span>PAUSE_FILTER_THRESHOLD = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
        <span class="kw">const </span>AVIC = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="kw">const </span>VMSAVE_VIRT = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
        <span class="kw">const </span>VGIF = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
        <span class="kw">const </span>GMET = <span class="number">1 </span>&lt;&lt; <span class="number">17</span>;
        <span class="kw">const </span>SSS_CHECK = <span class="number">1 </span>&lt;&lt; <span class="number">19</span>;
        <span class="kw">const </span>SPEC_CTRL = <span class="number">1 </span>&lt;&lt; <span class="number">20</span>;
        <span class="kw">const </span>HOST_MCE_OVERRIDE = <span class="number">1 </span>&lt;&lt; <span class="number">23</span>;
        <span class="kw">const </span>TLB_CTL = <span class="number">1 </span>&lt;&lt; <span class="number">24</span>;
    }
}

<span class="doccomment">/// TLB 1-GiB Pages Information (LEAF=0x8000_0019).
///
/// # Platforms
/// ✅ AMD ❌ Intel
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>Tlb1gbPageInfo {
    eax: u32,
    ebx: u32,
    <span class="doccomment">/// Reserved
    </span>_ecx: u32,
    <span class="doccomment">/// Reserved
    </span>_edx: u32,
}

<span class="kw">impl </span>Tlb1gbPageInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: data.ebx,
            _ecx: data.ecx,
            _edx: data.edx,
        }
    }

    <span class="doccomment">/// L1 Data TLB associativity for 1-GB pages.
    </span><span class="kw">pub fn </span>dtlb_l1_1gb_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">28</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L1 Data TLB number of entries for 1-GB pages.
    </span><span class="kw">pub fn </span>dtlb_l1_1gb_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">16</span>, <span class="number">27</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L1 Instruction TLB associativity for 1-GB pages.
    </span><span class="kw">pub fn </span>itlb_l1_1gb_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.eax, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L1 Instruction TLB number of entries for 1-GB pages.
    </span><span class="kw">pub fn </span>itlb_l1_1gb_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.eax, <span class="number">0</span>, <span class="number">11</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 Data TLB associativity for 1-GB pages.
    </span><span class="kw">pub fn </span>dtlb_l2_1gb_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">28</span>, <span class="number">31</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Data TLB number of entries for 1-GB pages.
    </span><span class="kw">pub fn </span>dtlb_l2_1gb_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">16</span>, <span class="number">27</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// L2 Instruction TLB associativity for 1-GB pages.
    </span><span class="kw">pub fn </span>itlb_l2_1gb_associativity(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; Associativity {
        <span class="kw">let </span>assoc_bits = get_bits(<span class="self">self</span>.ebx, <span class="number">12</span>, <span class="number">15</span>) <span class="kw">as </span>u8;
        Associativity::for_l2(assoc_bits)
    }

    <span class="doccomment">/// L2 Instruction TLB number of entries for 1-GB pages.
    </span><span class="kw">pub fn </span>itlb_l2_1gb_size(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">11</span>) <span class="kw">as </span>u8
    }
}

<span class="doccomment">/// Performance Optimization Identifier (LEAF=0x8000_001A).
///
/// # Platforms
/// ✅ AMD ❌ Intel
</span><span class="attribute">#[derive(PartialEq, Eq, Debug)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>PerformanceOptimizationInfo {
    eax: PerformanceOptimizationInfoEax,
    <span class="doccomment">/// Reserved
    </span>_ebx: u32,
    <span class="doccomment">/// Reserved
    </span>_ecx: u32,
    <span class="doccomment">/// Reserved
    </span>_edx: u32,
}

<span class="kw">impl </span>PerformanceOptimizationInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: PerformanceOptimizationInfoEax::from_bits_truncate(data.eax),
            _ebx: data.ebx,
            _ecx: data.ecx,
            _edx: data.edx,
        }
    }

    <span class="doccomment">/// The internal FP/SIMD execution datapath is 128 bits wide if set.
    </span><span class="kw">pub fn </span>has_fp128(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(PerformanceOptimizationInfoEax::FP128)
    }

    <span class="doccomment">/// MOVU (Move Unaligned) SSE instructions are efficient more than
    /// MOVL/MOVH SSE if set.
    </span><span class="kw">pub fn </span>has_movu(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(PerformanceOptimizationInfoEax::MOVU)
    }

    <span class="doccomment">/// The internal FP/SIMD execution datapath is 256 bits wide if set.
    </span><span class="kw">pub fn </span>has_fp256(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(PerformanceOptimizationInfoEax::FP256)
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>PerformanceOptimizationInfoEax: u32 {
        <span class="kw">const </span>FP128 = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>MOVU = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>FP256 = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
    }
}

<span class="doccomment">/// Processor Topology Information (LEAF=0x8000_001E).
///
/// # Platforms
/// ✅ AMD ❌ Intel
</span><span class="attribute">#[derive(PartialEq, Eq)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>ProcessorTopologyInfo {
    eax: u32,
    ebx: u32,
    ecx: u32,
    <span class="doccomment">/// Reserved
    </span>_edx: u32,
}

<span class="kw">impl </span>ProcessorTopologyInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: data.eax,
            ebx: data.ebx,
            ecx: data.ecx,
            _edx: data.edx,
        }
    }

    <span class="doccomment">/// x2APIC ID
    </span><span class="kw">pub fn </span>x2apic_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.eax
    }

    <span class="doccomment">/// Core ID
    ///
    /// # Note
    /// `Core ID` means `Compute Unit ID` if AMD Family 15h-16h Processors.
    </span><span class="kw">pub fn </span>core_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Threads per core
    ///
    /// # Note
    /// `Threads per Core` means `Cores per Compute Unit` if AMD Family 15h-16h Processors.
    </span><span class="kw">pub fn </span>threads_per_core(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">8</span>, <span class="number">15</span>) <span class="kw">as </span>u8 + <span class="number">1
    </span>}

    <span class="doccomment">/// Node ID
    </span><span class="kw">pub fn </span>node_id(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">0</span>, <span class="number">7</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Nodes per processor
    </span><span class="kw">pub fn </span>nodes_per_processor(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ecx, <span class="number">8</span>, <span class="number">10</span>) <span class="kw">as </span>u8 + <span class="number">1
    </span>}
}

<span class="kw">impl </span>Debug <span class="kw">for </span>ProcessorTopologyInfo {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>Formatter&lt;<span class="lifetime">&#39;_</span>&gt;) -&gt; fmt::Result {
        f.debug_struct(<span class="string">&quot;ProcessorTopologyInfo&quot;</span>)
            .field(<span class="string">&quot;x2apic_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.x2apic_id())
            .field(<span class="string">&quot;core_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.core_id())
            .field(<span class="string">&quot;threads_per_core&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.threads_per_core())
            .field(<span class="string">&quot;node_id&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.node_id())
            .field(<span class="string">&quot;nodes_per_processor&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.nodes_per_processor())
            .finish()
    }
}

<span class="doccomment">/// Encrypted Memory Capabilities (LEAF=0x8000_001F).
///
/// # Platforms
/// ✅ AMD ❌ Intel
</span><span class="attribute">#[derive(Debug, PartialEq, Eq)]
#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
</span><span class="kw">pub struct </span>MemoryEncryptionInfo {
    eax: MemoryEncryptionInfoEax,
    ebx: u32,
    ecx: u32,
    edx: u32,
}

<span class="kw">impl </span>MemoryEncryptionInfo {
    <span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(data: CpuIdResult) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{
            eax: MemoryEncryptionInfoEax::from_bits_truncate(data.eax),
            ebx: data.ebx,
            ecx: data.ecx,
            edx: data.edx,
        }
    }

    <span class="doccomment">/// Secure Memory Encryption is supported if set.
    </span><span class="kw">pub fn </span>has_sme(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::SME)
    }

    <span class="doccomment">/// Secure Encrypted Virtualization is supported if set.
    </span><span class="kw">pub fn </span>has_sev(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::SEV)
    }

    <span class="doccomment">/// The Page Flush MSR is available if set.
    </span><span class="kw">pub fn </span>has_page_flush_msr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::PAGE_FLUSH_MSR)
    }

    <span class="doccomment">/// SEV Encrypted State is supported if set.
    </span><span class="kw">pub fn </span>has_sev_es(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::SEV_ES)
    }

    <span class="doccomment">/// SEV Secure Nested Paging supported if set.
    </span><span class="kw">pub fn </span>has_sev_snp(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::SEV_SNP)
    }

    <span class="doccomment">/// VM Permission Levels supported if set.
    </span><span class="kw">pub fn </span>has_vmpl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::VMPL)
    }

    <span class="doccomment">/// Hardware cache coherency across encryption domains enforced if set.
    </span><span class="kw">pub fn </span>has_hw_enforced_cache_coh(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::HWENFCACHECOH)
    }

    <span class="doccomment">/// SEV guest execution only allowed from a 64-bit host if set.
    </span><span class="kw">pub fn </span>has_64bit_mode(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::HOST64)
    }

    <span class="doccomment">/// Restricted Injection supported if set.
    </span><span class="kw">pub fn </span>has_restricted_injection(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::RESTINJECT)
    }

    <span class="doccomment">/// Alternate Injection supported if set.
    </span><span class="kw">pub fn </span>has_alternate_injection(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::ALTINJECT)
    }

    <span class="doccomment">/// Full debug state swap supported for SEV-ES guests.
    </span><span class="kw">pub fn </span>has_debug_swap(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::DBGSWP)
    }

    <span class="doccomment">/// Disallowing IBS use by the host supported if set.
    </span><span class="kw">pub fn </span>has_prevent_host_ibs(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::PREVHOSTIBS)
    }

    <span class="doccomment">/// Virtual Transparent Encryption supported if set.
    </span><span class="kw">pub fn </span>has_vte(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; bool {
        <span class="self">self</span>.eax.contains(MemoryEncryptionInfoEax::VTE)
    }

    <span class="doccomment">/// C-bit location in page table entry
    </span><span class="kw">pub fn </span>c_bit_position(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">0</span>, <span class="number">5</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Physical Address bit reduction
    </span><span class="kw">pub fn </span>physical_address_reduction(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 {
        get_bits(<span class="self">self</span>.ebx, <span class="number">6</span>, <span class="number">11</span>) <span class="kw">as </span>u8
    }

    <span class="doccomment">/// Number of encrypted guests supported simultaneouslys
    </span><span class="kw">pub fn </span>max_encrypted_guests(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.ecx
    }

    <span class="doccomment">/// Minimum ASID value for an SEV enabled, SEV-ES disabled guest
    </span><span class="kw">pub fn </span>min_sev_no_es_asid(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u32 {
        <span class="self">self</span>.edx
    }
}

<span class="macro">bitflags! </span>{
    <span class="attribute">#[cfg_attr(feature = <span class="string">&quot;serialize&quot;</span>, derive(Serialize, Deserialize))]
    </span><span class="kw">struct </span>MemoryEncryptionInfoEax: u32 {
        <span class="kw">const </span>SME = <span class="number">1 </span>&lt;&lt; <span class="number">0</span>;
        <span class="kw">const </span>SEV = <span class="number">1 </span>&lt;&lt; <span class="number">1</span>;
        <span class="kw">const </span>PAGE_FLUSH_MSR = <span class="number">1 </span>&lt;&lt; <span class="number">2</span>;
        <span class="kw">const </span>SEV_ES = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;
        <span class="kw">const </span>SEV_SNP = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">const </span>VMPL = <span class="number">1 </span>&lt;&lt; <span class="number">5</span>;
        <span class="kw">const </span>HWENFCACHECOH = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;
        <span class="kw">const </span>HOST64 = <span class="number">1 </span>&lt;&lt; <span class="number">11</span>;
        <span class="kw">const </span>RESTINJECT = <span class="number">1 </span>&lt;&lt; <span class="number">12</span>;
        <span class="kw">const </span>ALTINJECT = <span class="number">1 </span>&lt;&lt; <span class="number">13</span>;
        <span class="kw">const </span>DBGSWP = <span class="number">1 </span>&lt;&lt; <span class="number">14</span>;
        <span class="kw">const </span>PREVHOSTIBS = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;
        <span class="kw">const </span>VTE = <span class="number">1 </span>&lt;&lt; <span class="number">16</span>;
    }
}
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="raw_cpuid" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.65.0 (897e37553 2022-11-02)" ></div></body></html>