|sisa
CLOCK_50 => MemoryController:mem0.CLOCK_50
CLOCK_50 => counter_div_clk[0].CLK
CLOCK_50 => counter_div_clk[1].CLK
CLOCK_50 => counter_div_clk[2].CLK
CLOCK_50 => controlador_IO:io.CLOCK_50
CLOCK_50 => vga_controller:vga.clk_50mhz
SRAM_ADDR[0] <= MemoryController:mem0.SRAM_ADDR[0]
SRAM_ADDR[1] <= MemoryController:mem0.SRAM_ADDR[1]
SRAM_ADDR[2] <= MemoryController:mem0.SRAM_ADDR[2]
SRAM_ADDR[3] <= MemoryController:mem0.SRAM_ADDR[3]
SRAM_ADDR[4] <= MemoryController:mem0.SRAM_ADDR[4]
SRAM_ADDR[5] <= MemoryController:mem0.SRAM_ADDR[5]
SRAM_ADDR[6] <= MemoryController:mem0.SRAM_ADDR[6]
SRAM_ADDR[7] <= MemoryController:mem0.SRAM_ADDR[7]
SRAM_ADDR[8] <= MemoryController:mem0.SRAM_ADDR[8]
SRAM_ADDR[9] <= MemoryController:mem0.SRAM_ADDR[9]
SRAM_ADDR[10] <= MemoryController:mem0.SRAM_ADDR[10]
SRAM_ADDR[11] <= MemoryController:mem0.SRAM_ADDR[11]
SRAM_ADDR[12] <= MemoryController:mem0.SRAM_ADDR[12]
SRAM_ADDR[13] <= MemoryController:mem0.SRAM_ADDR[13]
SRAM_ADDR[14] <= MemoryController:mem0.SRAM_ADDR[14]
SRAM_ADDR[15] <= MemoryController:mem0.SRAM_ADDR[15]
SRAM_ADDR[16] <= MemoryController:mem0.SRAM_ADDR[16]
SRAM_ADDR[17] <= MemoryController:mem0.SRAM_ADDR[17]
SRAM_DQ[0] <> MemoryController:mem0.SRAM_DQ[0]
SRAM_DQ[1] <> MemoryController:mem0.SRAM_DQ[1]
SRAM_DQ[2] <> MemoryController:mem0.SRAM_DQ[2]
SRAM_DQ[3] <> MemoryController:mem0.SRAM_DQ[3]
SRAM_DQ[4] <> MemoryController:mem0.SRAM_DQ[4]
SRAM_DQ[5] <> MemoryController:mem0.SRAM_DQ[5]
SRAM_DQ[6] <> MemoryController:mem0.SRAM_DQ[6]
SRAM_DQ[7] <> MemoryController:mem0.SRAM_DQ[7]
SRAM_DQ[8] <> MemoryController:mem0.SRAM_DQ[8]
SRAM_DQ[9] <> MemoryController:mem0.SRAM_DQ[9]
SRAM_DQ[10] <> MemoryController:mem0.SRAM_DQ[10]
SRAM_DQ[11] <> MemoryController:mem0.SRAM_DQ[11]
SRAM_DQ[12] <> MemoryController:mem0.SRAM_DQ[12]
SRAM_DQ[13] <> MemoryController:mem0.SRAM_DQ[13]
SRAM_DQ[14] <> MemoryController:mem0.SRAM_DQ[14]
SRAM_DQ[15] <> MemoryController:mem0.SRAM_DQ[15]
SRAM_UB_N <= MemoryController:mem0.SRAM_UB_N
SRAM_LB_N <= MemoryController:mem0.SRAM_LB_N
SRAM_CE_N <= MemoryController:mem0.SRAM_CE_N
SRAM_OE_N <= MemoryController:mem0.SRAM_OE_N
SRAM_WE_N <= MemoryController:mem0.SRAM_WE_N
LEDG[0] <= controlador_IO:io.led_verdes[0]
LEDG[1] <= controlador_IO:io.led_verdes[1]
LEDG[2] <= controlador_IO:io.led_verdes[2]
LEDG[3] <= controlador_IO:io.led_verdes[3]
LEDG[4] <= controlador_IO:io.led_verdes[4]
LEDG[5] <= controlador_IO:io.led_verdes[5]
LEDG[6] <= controlador_IO:io.led_verdes[6]
LEDG[7] <= controlador_IO:io.led_verdes[7]
LEDR[0] <= controlador_IO:io.led_rojos[0]
LEDR[1] <= controlador_IO:io.led_rojos[1]
LEDR[2] <= controlador_IO:io.led_rojos[2]
LEDR[3] <= controlador_IO:io.led_rojos[3]
LEDR[4] <= controlador_IO:io.led_rojos[4]
LEDR[5] <= controlador_IO:io.led_rojos[5]
LEDR[6] <= controlador_IO:io.led_rojos[6]
LEDR[7] <= controlador_IO:io.led_rojos[7]
HEX0[0] <= controlador_IO:io.HEX0[0]
HEX0[1] <= controlador_IO:io.HEX0[1]
HEX0[2] <= controlador_IO:io.HEX0[2]
HEX0[3] <= controlador_IO:io.HEX0[3]
HEX0[4] <= controlador_IO:io.HEX0[4]
HEX0[5] <= controlador_IO:io.HEX0[5]
HEX0[6] <= controlador_IO:io.HEX0[6]
HEX1[0] <= controlador_IO:io.HEX1[0]
HEX1[1] <= controlador_IO:io.HEX1[1]
HEX1[2] <= controlador_IO:io.HEX1[2]
HEX1[3] <= controlador_IO:io.HEX1[3]
HEX1[4] <= controlador_IO:io.HEX1[4]
HEX1[5] <= controlador_IO:io.HEX1[5]
HEX1[6] <= controlador_IO:io.HEX1[6]
HEX2[0] <= controlador_IO:io.HEX2[0]
HEX2[1] <= controlador_IO:io.HEX2[1]
HEX2[2] <= controlador_IO:io.HEX2[2]
HEX2[3] <= controlador_IO:io.HEX2[3]
HEX2[4] <= controlador_IO:io.HEX2[4]
HEX2[5] <= controlador_IO:io.HEX2[5]
HEX2[6] <= controlador_IO:io.HEX2[6]
HEX3[0] <= controlador_IO:io.HEX3[0]
HEX3[1] <= controlador_IO:io.HEX3[1]
HEX3[2] <= controlador_IO:io.HEX3[2]
HEX3[3] <= controlador_IO:io.HEX3[3]
HEX3[4] <= controlador_IO:io.HEX3[4]
HEX3[5] <= controlador_IO:io.HEX3[5]
HEX3[6] <= controlador_IO:io.HEX3[6]
SW[0] => controlador_IO:io.SW[0]
SW[1] => controlador_IO:io.SW[1]
SW[2] => controlador_IO:io.SW[2]
SW[3] => controlador_IO:io.SW[3]
SW[4] => controlador_IO:io.SW[4]
SW[5] => controlador_IO:io.SW[5]
SW[6] => controlador_IO:io.SW[6]
SW[7] => controlador_IO:io.SW[7]
SW[8] => controlador_IO:io.SW[8]
SW[9] => proc:pro0.boot
SW[9] => controlador_IO:io.boot
SW[9] => controlador_IO:io.SW[9]
SW[9] => vga_controller:vga.reset
KEY[0] => controlador_IO:io.KEY[0]
KEY[1] => controlador_IO:io.KEY[1]
KEY[2] => controlador_IO:io.KEY[2]
KEY[3] => controlador_IO:io.KEY[3]
PS2_CLK <> controlador_IO:io.ps2_clk
PS2_DAT <> controlador_IO:io.ps2_data
VGA_R[0] <= vga_controller:vga.red_out[0]
VGA_R[1] <= vga_controller:vga.red_out[1]
VGA_R[2] <= vga_controller:vga.red_out[2]
VGA_R[3] <= vga_controller:vga.red_out[3]
VGA_G[0] <= vga_controller:vga.green_out[0]
VGA_G[1] <= vga_controller:vga.green_out[1]
VGA_G[2] <= vga_controller:vga.green_out[2]
VGA_G[3] <= vga_controller:vga.green_out[3]
VGA_B[0] <= vga_controller:vga.blue_out[0]
VGA_B[1] <= vga_controller:vga.blue_out[1]
VGA_B[2] <= vga_controller:vga.blue_out[2]
VGA_B[3] <= vga_controller:vga.blue_out[3]
VGA_HS <= vga_controller:vga.horiz_sync_out
VGA_VS <= vga_controller:vga.vert_sync_out


|sisa|MemoryController:mem0
CLOCK_50 => SRAMController:sram.clk
addr[0] => LessThan0.IN32
addr[0] => LessThan1.IN32
addr[0] => LessThan2.IN32
addr[0] => mem_align.IN0
addr[0] => SRAMController:sram.address[0]
addr[0] => vga_addr[0].DATAIN
addr[1] => LessThan0.IN31
addr[1] => LessThan1.IN31
addr[1] => LessThan2.IN31
addr[1] => SRAMController:sram.address[1]
addr[1] => vga_addr[1].DATAIN
addr[2] => LessThan0.IN30
addr[2] => LessThan1.IN30
addr[2] => LessThan2.IN30
addr[2] => SRAMController:sram.address[2]
addr[2] => vga_addr[2].DATAIN
addr[3] => LessThan0.IN29
addr[3] => LessThan1.IN29
addr[3] => LessThan2.IN29
addr[3] => SRAMController:sram.address[3]
addr[3] => vga_addr[3].DATAIN
addr[4] => LessThan0.IN28
addr[4] => LessThan1.IN28
addr[4] => LessThan2.IN28
addr[4] => SRAMController:sram.address[4]
addr[4] => vga_addr[4].DATAIN
addr[5] => LessThan0.IN27
addr[5] => LessThan1.IN27
addr[5] => LessThan2.IN27
addr[5] => SRAMController:sram.address[5]
addr[5] => vga_addr[5].DATAIN
addr[6] => LessThan0.IN26
addr[6] => LessThan1.IN26
addr[6] => LessThan2.IN26
addr[6] => SRAMController:sram.address[6]
addr[6] => vga_addr[6].DATAIN
addr[7] => LessThan0.IN25
addr[7] => LessThan1.IN25
addr[7] => LessThan2.IN25
addr[7] => SRAMController:sram.address[7]
addr[7] => vga_addr[7].DATAIN
addr[8] => LessThan0.IN24
addr[8] => LessThan1.IN24
addr[8] => LessThan2.IN24
addr[8] => SRAMController:sram.address[8]
addr[8] => vga_addr[8].DATAIN
addr[9] => LessThan0.IN23
addr[9] => LessThan1.IN23
addr[9] => LessThan2.IN23
addr[9] => SRAMController:sram.address[9]
addr[9] => vga_addr[9].DATAIN
addr[10] => LessThan0.IN22
addr[10] => LessThan1.IN22
addr[10] => LessThan2.IN22
addr[10] => SRAMController:sram.address[10]
addr[10] => vga_addr[10].DATAIN
addr[11] => LessThan0.IN21
addr[11] => LessThan1.IN21
addr[11] => LessThan2.IN21
addr[11] => SRAMController:sram.address[11]
addr[11] => vga_addr[11].DATAIN
addr[12] => LessThan0.IN20
addr[12] => LessThan1.IN20
addr[12] => LessThan2.IN20
addr[12] => SRAMController:sram.address[12]
addr[12] => vga_addr[12].DATAIN
addr[13] => LessThan0.IN19
addr[13] => LessThan1.IN19
addr[13] => LessThan2.IN19
addr[13] => SRAMController:sram.address[13]
addr[14] => LessThan0.IN18
addr[14] => LessThan1.IN18
addr[14] => LessThan2.IN18
addr[14] => SRAMController:sram.address[14]
addr[15] => LessThan0.IN17
addr[15] => LessThan1.IN17
addr[15] => LessThan2.IN17
addr[15] => SRAMController:sram.address[15]
wr_data[0] => SRAMController:sram.dataToWrite[0]
wr_data[0] => vga_wr_data[0].DATAIN
wr_data[1] => SRAMController:sram.dataToWrite[1]
wr_data[1] => vga_wr_data[1].DATAIN
wr_data[2] => SRAMController:sram.dataToWrite[2]
wr_data[2] => vga_wr_data[2].DATAIN
wr_data[3] => SRAMController:sram.dataToWrite[3]
wr_data[3] => vga_wr_data[3].DATAIN
wr_data[4] => SRAMController:sram.dataToWrite[4]
wr_data[4] => vga_wr_data[4].DATAIN
wr_data[5] => SRAMController:sram.dataToWrite[5]
wr_data[5] => vga_wr_data[5].DATAIN
wr_data[6] => SRAMController:sram.dataToWrite[6]
wr_data[6] => vga_wr_data[6].DATAIN
wr_data[7] => SRAMController:sram.dataToWrite[7]
wr_data[7] => vga_wr_data[7].DATAIN
wr_data[8] => SRAMController:sram.dataToWrite[8]
wr_data[8] => vga_wr_data[8].DATAIN
wr_data[9] => SRAMController:sram.dataToWrite[9]
wr_data[9] => vga_wr_data[9].DATAIN
wr_data[10] => SRAMController:sram.dataToWrite[10]
wr_data[10] => vga_wr_data[10].DATAIN
wr_data[11] => SRAMController:sram.dataToWrite[11]
wr_data[11] => vga_wr_data[11].DATAIN
wr_data[12] => SRAMController:sram.dataToWrite[12]
wr_data[12] => vga_wr_data[12].DATAIN
wr_data[13] => SRAMController:sram.dataToWrite[13]
wr_data[13] => vga_wr_data[13].DATAIN
wr_data[14] => SRAMController:sram.dataToWrite[14]
wr_data[14] => vga_wr_data[14].DATAIN
wr_data[15] => SRAMController:sram.dataToWrite[15]
wr_data[15] => vga_wr_data[15].DATAIN
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
we => we_t.DATAA
we => vga_we.IN1
byte_m => SRAMController:sram.byte_m
byte_m => vga_byte_m.DATAIN
byte_m => mem_align.IN1
SRAM_ADDR[0] <= SRAMController:sram.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMController:sram.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMController:sram.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMController:sram.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMController:sram.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMController:sram.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMController:sram.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMController:sram.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMController:sram.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMController:sram.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMController:sram.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMController:sram.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMController:sram.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMController:sram.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMController:sram.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMController:sram.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMController:sram.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMController:sram.SRAM_ADDR[17]
SRAM_DQ[0] <> SRAMController:sram.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMController:sram.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMController:sram.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMController:sram.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMController:sram.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMController:sram.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMController:sram.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMController:sram.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMController:sram.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMController:sram.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMController:sram.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMController:sram.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMController:sram.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMController:sram.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMController:sram.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMController:sram.SRAM_DQ[15]
SRAM_UB_N <= SRAMController:sram.SRAM_UB_N
SRAM_LB_N <= SRAMController:sram.SRAM_LB_N
SRAM_CE_N <= SRAMController:sram.SRAM_CE_N
SRAM_OE_N <= SRAMController:sram.SRAM_OE_N
SRAM_WE_N <= SRAMController:sram.SRAM_WE_N
vga_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
vga_we <= vga_we.DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_rd_data[0] => rd_data.DATAB
vga_rd_data[1] => rd_data.DATAB
vga_rd_data[2] => rd_data.DATAB
vga_rd_data[3] => rd_data.DATAB
vga_rd_data[4] => rd_data.DATAB
vga_rd_data[5] => rd_data.DATAB
vga_rd_data[6] => rd_data.DATAB
vga_rd_data[7] => rd_data.DATAB
vga_rd_data[8] => rd_data.DATAB
vga_rd_data[9] => rd_data.DATAB
vga_rd_data[10] => rd_data.DATAB
vga_rd_data[11] => rd_data.DATAB
vga_rd_data[12] => rd_data.DATAB
vga_rd_data[13] => rd_data.DATAB
vga_rd_data[14] => rd_data.DATAB
vga_rd_data[15] => rd_data.DATAB
vga_byte_m <= byte_m.DB_MAX_OUTPUT_PORT_TYPE
mem_align <= mem_align.DB_MAX_OUTPUT_PORT_TYPE


|sisa|MemoryController:mem0|SRAMController:sram
clk => estado.CLK
SRAM_ADDR[0] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
address[0] => SRAM_UB_N.IN1
address[0] => SRAM_DQ[15].IN0
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => dataReaded.OUTPUTSELECT
address[0] => SRAM_DQ[7].IN0
address[0] => SRAM_LB_N.IN1
address[1] => SRAM_ADDR[0].DATAIN
address[2] => SRAM_ADDR[1].DATAIN
address[3] => SRAM_ADDR[2].DATAIN
address[4] => SRAM_ADDR[3].DATAIN
address[5] => SRAM_ADDR[4].DATAIN
address[6] => SRAM_ADDR[5].DATAIN
address[7] => SRAM_ADDR[6].DATAIN
address[8] => SRAM_ADDR[7].DATAIN
address[9] => SRAM_ADDR[8].DATAIN
address[10] => SRAM_ADDR[9].DATAIN
address[11] => SRAM_ADDR[10].DATAIN
address[12] => SRAM_ADDR[11].DATAIN
address[13] => SRAM_ADDR[12].DATAIN
address[14] => SRAM_ADDR[13].DATAIN
address[15] => SRAM_ADDR[14].DATAIN
dataReaded[0] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[1] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[2] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[3] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[4] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[5] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[6] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[7] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[8] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[9] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[10] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[11] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[12] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[13] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[14] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataReaded[15] <= dataReaded.DB_MAX_OUTPUT_PORT_TYPE
dataToWrite[0] => SRAM_DQ[8].DATAA
dataToWrite[0] => SRAM_DQ[0].DATAIN
dataToWrite[1] => SRAM_DQ[9].DATAA
dataToWrite[1] => SRAM_DQ[1].DATAIN
dataToWrite[2] => SRAM_DQ[10].DATAA
dataToWrite[2] => SRAM_DQ[2].DATAIN
dataToWrite[3] => SRAM_DQ[11].DATAA
dataToWrite[3] => SRAM_DQ[3].DATAIN
dataToWrite[4] => SRAM_DQ[12].DATAA
dataToWrite[4] => SRAM_DQ[4].DATAIN
dataToWrite[5] => SRAM_DQ[13].DATAA
dataToWrite[5] => SRAM_DQ[5].DATAIN
dataToWrite[6] => SRAM_DQ[14].DATAA
dataToWrite[6] => SRAM_DQ[6].DATAIN
dataToWrite[7] => SRAM_DQ[15].DATAA
dataToWrite[7] => SRAM_DQ[7].DATAIN
dataToWrite[8] => SRAM_DQ[8].DATAB
dataToWrite[9] => SRAM_DQ[9].DATAB
dataToWrite[10] => SRAM_DQ[10].DATAB
dataToWrite[11] => SRAM_DQ[11].DATAB
dataToWrite[12] => SRAM_DQ[12].DATAB
dataToWrite[13] => SRAM_DQ[13].DATAB
dataToWrite[14] => SRAM_DQ[14].DATAB
dataToWrite[15] => SRAM_DQ[15].DATAB
WR => estado.DATAIN
WR => SRAM_WE_N.IN1
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => dataReaded.OUTPUTSELECT
byte_m => SRAM_DQ[7].IN1
byte_m => SRAM_DQ[8].OUTPUTSELECT
byte_m => SRAM_DQ[9].OUTPUTSELECT
byte_m => SRAM_DQ[10].OUTPUTSELECT
byte_m => SRAM_DQ[11].OUTPUTSELECT
byte_m => SRAM_DQ[12].OUTPUTSELECT
byte_m => SRAM_DQ[13].OUTPUTSELECT
byte_m => SRAM_DQ[14].OUTPUTSELECT
byte_m => SRAM_DQ[15].OUTPUTSELECT
byte_m => SRAM_DQ[15].IN1
byte_m => SRAM_UB_N.IN1


|sisa|proc:pro0
clk => unidad_control:c0.clk
clk => datapath:e0.clk
boot => unidad_control:c0.boot
datard_m[0] => unidad_control:c0.datard_m[0]
datard_m[0] => datapath:e0.datard_m[0]
datard_m[1] => unidad_control:c0.datard_m[1]
datard_m[1] => datapath:e0.datard_m[1]
datard_m[2] => unidad_control:c0.datard_m[2]
datard_m[2] => datapath:e0.datard_m[2]
datard_m[3] => unidad_control:c0.datard_m[3]
datard_m[3] => datapath:e0.datard_m[3]
datard_m[4] => unidad_control:c0.datard_m[4]
datard_m[4] => datapath:e0.datard_m[4]
datard_m[5] => unidad_control:c0.datard_m[5]
datard_m[5] => datapath:e0.datard_m[5]
datard_m[6] => unidad_control:c0.datard_m[6]
datard_m[6] => datapath:e0.datard_m[6]
datard_m[7] => unidad_control:c0.datard_m[7]
datard_m[7] => datapath:e0.datard_m[7]
datard_m[8] => unidad_control:c0.datard_m[8]
datard_m[8] => datapath:e0.datard_m[8]
datard_m[9] => unidad_control:c0.datard_m[9]
datard_m[9] => datapath:e0.datard_m[9]
datard_m[10] => unidad_control:c0.datard_m[10]
datard_m[10] => datapath:e0.datard_m[10]
datard_m[11] => unidad_control:c0.datard_m[11]
datard_m[11] => datapath:e0.datard_m[11]
datard_m[12] => unidad_control:c0.datard_m[12]
datard_m[12] => datapath:e0.datard_m[12]
datard_m[13] => unidad_control:c0.datard_m[13]
datard_m[13] => datapath:e0.datard_m[13]
datard_m[14] => unidad_control:c0.datard_m[14]
datard_m[14] => datapath:e0.datard_m[14]
datard_m[15] => unidad_control:c0.datard_m[15]
datard_m[15] => datapath:e0.datard_m[15]
rd_io[0] => datapath:e0.rd_io[0]
rd_io[1] => datapath:e0.rd_io[1]
rd_io[2] => datapath:e0.rd_io[2]
rd_io[3] => datapath:e0.rd_io[3]
rd_io[4] => datapath:e0.rd_io[4]
rd_io[5] => datapath:e0.rd_io[5]
rd_io[6] => datapath:e0.rd_io[6]
rd_io[7] => datapath:e0.rd_io[7]
rd_io[8] => datapath:e0.rd_io[8]
rd_io[9] => datapath:e0.rd_io[9]
rd_io[10] => datapath:e0.rd_io[10]
rd_io[11] => datapath:e0.rd_io[11]
rd_io[12] => datapath:e0.rd_io[12]
rd_io[13] => datapath:e0.rd_io[13]
rd_io[14] => datapath:e0.rd_io[14]
rd_io[15] => datapath:e0.rd_io[15]
mem_align => unidad_control:c0.mem_align
intr => unidad_control:c0.intr
inta <= unidad_control:c0.inta
addr_m[0] <= datapath:e0.addr_m[0]
addr_m[1] <= datapath:e0.addr_m[1]
addr_m[2] <= datapath:e0.addr_m[2]
addr_m[3] <= datapath:e0.addr_m[3]
addr_m[4] <= datapath:e0.addr_m[4]
addr_m[5] <= datapath:e0.addr_m[5]
addr_m[6] <= datapath:e0.addr_m[6]
addr_m[7] <= datapath:e0.addr_m[7]
addr_m[8] <= datapath:e0.addr_m[8]
addr_m[9] <= datapath:e0.addr_m[9]
addr_m[10] <= datapath:e0.addr_m[10]
addr_m[11] <= datapath:e0.addr_m[11]
addr_m[12] <= datapath:e0.addr_m[12]
addr_m[13] <= datapath:e0.addr_m[13]
addr_m[14] <= datapath:e0.addr_m[14]
addr_m[15] <= datapath:e0.addr_m[15]
data_wr[0] <= datapath:e0.data_wr[0]
data_wr[1] <= datapath:e0.data_wr[1]
data_wr[2] <= datapath:e0.data_wr[2]
data_wr[3] <= datapath:e0.data_wr[3]
data_wr[4] <= datapath:e0.data_wr[4]
data_wr[5] <= datapath:e0.data_wr[5]
data_wr[6] <= datapath:e0.data_wr[6]
data_wr[7] <= datapath:e0.data_wr[7]
data_wr[8] <= datapath:e0.data_wr[8]
data_wr[9] <= datapath:e0.data_wr[9]
data_wr[10] <= datapath:e0.data_wr[10]
data_wr[11] <= datapath:e0.data_wr[11]
data_wr[12] <= datapath:e0.data_wr[12]
data_wr[13] <= datapath:e0.data_wr[13]
data_wr[14] <= datapath:e0.data_wr[14]
data_wr[15] <= datapath:e0.data_wr[15]
wr_m <= unidad_control:c0.wr_m
word_byte <= unidad_control:c0.word_byte
wr_io[0] <= datapath:e0.wr_io[0]
wr_io[1] <= datapath:e0.wr_io[1]
wr_io[2] <= datapath:e0.wr_io[2]
wr_io[3] <= datapath:e0.wr_io[3]
wr_io[4] <= datapath:e0.wr_io[4]
wr_io[5] <= datapath:e0.wr_io[5]
wr_io[6] <= datapath:e0.wr_io[6]
wr_io[7] <= datapath:e0.wr_io[7]
wr_io[8] <= datapath:e0.wr_io[8]
wr_io[9] <= datapath:e0.wr_io[9]
wr_io[10] <= datapath:e0.wr_io[10]
wr_io[11] <= datapath:e0.wr_io[11]
wr_io[12] <= datapath:e0.wr_io[12]
wr_io[13] <= datapath:e0.wr_io[13]
wr_io[14] <= datapath:e0.wr_io[14]
wr_io[15] <= datapath:e0.wr_io[15]
addr_io[0] <= unidad_control:c0.addr_io[0]
addr_io[1] <= unidad_control:c0.addr_io[1]
addr_io[2] <= unidad_control:c0.addr_io[2]
addr_io[3] <= unidad_control:c0.addr_io[3]
addr_io[4] <= unidad_control:c0.addr_io[4]
addr_io[5] <= unidad_control:c0.addr_io[5]
addr_io[6] <= unidad_control:c0.addr_io[6]
addr_io[7] <= unidad_control:c0.addr_io[7]
rd_in <= unidad_control:c0.rd_in
wr_out <= unidad_control:c0.wr_out


|sisa|proc:pro0|unidad_control:c0
boot => multi:m0.boot
boot => new_pc[0].ACLR
boot => new_pc[1].ACLR
boot => new_pc[2].ACLR
boot => new_pc[3].ACLR
boot => new_pc[4].ACLR
boot => new_pc[5].ACLR
boot => new_pc[6].ACLR
boot => new_pc[7].ACLR
boot => new_pc[8].ACLR
boot => new_pc[9].ACLR
boot => new_pc[10].ACLR
boot => new_pc[11].ACLR
boot => new_pc[12].ACLR
boot => new_pc[13].ACLR
boot => new_pc[14].PRESET
boot => new_pc[15].PRESET
boot => ir[15].ENA
boot => ir[14].ENA
boot => ir[13].ENA
boot => ir[12].ENA
boot => ir[11].ENA
boot => ir[10].ENA
boot => ir[9].ENA
boot => ir[8].ENA
boot => ir[7].ENA
boot => ir[6].ENA
boot => ir[5].ENA
boot => ir[4].ENA
boot => ir[3].ENA
boot => ir[2].ENA
boot => ir[1].ENA
boot => ir[0].ENA
clk => excepcions_controller:e0.clk
clk => ir[0].CLK
clk => ir[1].CLK
clk => ir[2].CLK
clk => ir[3].CLK
clk => ir[4].CLK
clk => ir[5].CLK
clk => ir[6].CLK
clk => ir[7].CLK
clk => ir[8].CLK
clk => ir[9].CLK
clk => ir[10].CLK
clk => ir[11].CLK
clk => ir[12].CLK
clk => ir[13].CLK
clk => ir[14].CLK
clk => ir[15].CLK
clk => new_pc[0].CLK
clk => new_pc[1].CLK
clk => new_pc[2].CLK
clk => new_pc[3].CLK
clk => new_pc[4].CLK
clk => new_pc[5].CLK
clk => new_pc[6].CLK
clk => new_pc[7].CLK
clk => new_pc[8].CLK
clk => new_pc[9].CLK
clk => new_pc[10].CLK
clk => new_pc[11].CLK
clk => new_pc[12].CLK
clk => new_pc[13].CLK
clk => new_pc[14].CLK
clk => new_pc[15].CLK
clk => multi:m0.clk
datard_m[0] => ir.DATAB
datard_m[1] => ir.DATAB
datard_m[2] => ir.DATAB
datard_m[3] => ir.DATAB
datard_m[4] => ir.DATAB
datard_m[5] => ir.DATAB
datard_m[6] => ir.DATAB
datard_m[7] => ir.DATAB
datard_m[8] => ir.DATAB
datard_m[9] => ir.DATAB
datard_m[10] => ir.DATAB
datard_m[11] => ir.DATAB
datard_m[12] => ir.DATAB
datard_m[13] => ir.DATAB
datard_m[14] => ir.DATAB
datard_m[15] => ir.DATAB
z => control_l:c0.z
aluout[0] => pc_calc[0].DATAA
aluout[0] => Mux15.IN0
aluout[1] => pc_calc[1].DATAA
aluout[1] => Mux14.IN2
aluout[2] => pc_calc[2].DATAA
aluout[2] => Mux13.IN2
aluout[3] => pc_calc[3].DATAA
aluout[3] => Mux12.IN2
aluout[4] => pc_calc[4].DATAA
aluout[4] => Mux11.IN2
aluout[5] => pc_calc[5].DATAA
aluout[5] => Mux10.IN2
aluout[6] => pc_calc[6].DATAA
aluout[6] => Mux9.IN2
aluout[7] => pc_calc[7].DATAA
aluout[7] => Mux8.IN2
aluout[8] => pc_calc[8].DATAA
aluout[8] => Mux7.IN2
aluout[9] => pc_calc[9].DATAA
aluout[9] => Mux6.IN2
aluout[10] => pc_calc[10].DATAA
aluout[10] => Mux5.IN2
aluout[11] => pc_calc[11].DATAA
aluout[11] => Mux4.IN2
aluout[12] => pc_calc[12].DATAA
aluout[12] => Mux3.IN2
aluout[13] => pc_calc[13].DATAA
aluout[13] => Mux2.IN2
aluout[14] => pc_calc[14].DATAA
aluout[14] => Mux1.IN2
aluout[15] => pc_calc[15].DATAA
aluout[15] => Mux0.IN2
intr => control_l:c0.intr
int_enable => control_l:c0.int_enable
mem_align => excepcions_controller:e0.mem_align
div_zero => excepcions_controller:e0.div_zero
inta <= multi:m0.inta
op[0] <= control_l:c0.op[0]
op[1] <= control_l:c0.op[1]
op[2] <= control_l:c0.op[2]
f[0] <= control_l:c0.f[0]
f[1] <= control_l:c0.f[1]
f[2] <= control_l:c0.f[2]
f[3] <= control_l:c0.f[3]
f[4] <= control_l:c0.f[4]
wrd <= multi:m0.wrd
addr_a[0] <= control_l:c0.addr_a[0]
addr_a[1] <= control_l:c0.addr_a[1]
addr_a[2] <= control_l:c0.addr_a[2]
addr_b[0] <= control_l:c0.addr_b[0]
addr_b[1] <= control_l:c0.addr_b[1]
addr_b[2] <= control_l:c0.addr_b[2]
addr_d[0] <= control_l:c0.addr_d[0]
addr_d[1] <= control_l:c0.addr_d[1]
addr_d[2] <= control_l:c0.addr_d[2]
immed[0] <= control_l:c0.immed[0]
immed[1] <= control_l:c0.immed[1]
immed[2] <= control_l:c0.immed[2]
immed[3] <= control_l:c0.immed[3]
immed[4] <= control_l:c0.immed[4]
immed[5] <= control_l:c0.immed[5]
immed[6] <= control_l:c0.immed[6]
immed[7] <= control_l:c0.immed[7]
immed[8] <= control_l:c0.immed[8]
immed[9] <= control_l:c0.immed[9]
immed[10] <= control_l:c0.immed[10]
immed[11] <= control_l:c0.immed[11]
immed[12] <= control_l:c0.immed[12]
immed[13] <= control_l:c0.immed[13]
immed[14] <= control_l:c0.immed[14]
immed[15] <= control_l:c0.immed[15]
pc[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= new_pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= new_pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= new_pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= new_pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= new_pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= new_pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= new_pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= new_pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= new_pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= new_pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= new_pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= new_pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= new_pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= new_pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= new_pc[15].DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= multi:m0.ins_dad
in_d[0] <= control_l:c0.in_d[0]
in_d[1] <= control_l:c0.in_d[1]
immed_x2 <= control_l:c0.immed_x2
wr_m <= multi:m0.wr_m
wr_out <= multi:m0.wr_out
br_n <= control_l:c0.br_n
in_op_mux <= control_l:c0.in_op_mux
addr_io[0] <= control_l:c0.addr_io[0]
addr_io[1] <= control_l:c0.addr_io[1]
addr_io[2] <= control_l:c0.addr_io[2]
addr_io[3] <= control_l:c0.addr_io[3]
addr_io[4] <= control_l:c0.addr_io[4]
addr_io[5] <= control_l:c0.addr_io[5]
addr_io[6] <= control_l:c0.addr_io[6]
addr_io[7] <= control_l:c0.addr_io[7]
rd_in <= control_l:c0.rd_in
word_byte <= multi:m0.word_byte
ei <= multi:m0.ei
di <= multi:m0.di
reti <= multi:m0.reti
wrd_rsys <= multi:m0.wrd_rsys
a_sys <= multi:m0.a_sys
intr_sys <= multi:m0.intr_sys
exc_code[0] <= excepcions_controller:e0.exc_code[0]
exc_code[1] <= excepcions_controller:e0.exc_code[1]
exc_code[2] <= excepcions_controller:e0.exc_code[2]
exc_code[3] <= excepcions_controller:e0.exc_code[3]


|sisa|proc:pro0|unidad_control:c0|excepcions_controller:e0
clk => exc_code[0]~reg0.CLK
clk => exc_code[1]~reg0.CLK
clk => exc_code[2]~reg0.CLK
clk => exc_code[3]~reg0.CLK
instr_il => code_excep[3].OUTPUTSELECT
instr_il => code_excep[2].OUTPUTSELECT
instr_il => code_excep[1].OUTPUTSELECT
instr_il => code_excep[0].OUTPUTSELECT
instr_il => system_t.IN0
mem_align => code_excep.OUTPUTSELECT
mem_align => code_excep.OUTPUTSELECT
mem_align => code_excep.OUTPUTSELECT
mem_align => code_excep.OUTPUTSELECT
mem_align => system_t.IN1
div_zero => code_excep.OUTPUTSELECT
div_zero => code_excep.OUTPUTSELECT
div_zero => system_t.IN1
div_zero => code_excep.DATAA
div_zero => code_excep.DATAA
system_l => code_excep.DATAA
system_l => code_excep.DATAA
system_l => system_t.IN1
exc_code[0] <= exc_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[1] <= exc_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[2] <= exc_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exc_code[3] <= exc_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
system <= system_t.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|unidad_control:c0|control_l:c0
ir[0] => addr_b.DATAA
ir[0] => immed[0].DATAIN
ir[0] => addr_io[0].DATAIN
ir[0] => Equal0.IN15
ir[0] => Equal13.IN4
ir[0] => Equal14.IN1
ir[0] => Equal15.IN2
ir[0] => Equal16.IN0
ir[0] => Equal17.IN4
ir[0] => Equal19.IN2
ir[0] => Equal20.IN4
ir[0] => Equal21.IN4
ir[0] => Equal22.IN0
ir[0] => Equal23.IN4
ir[1] => addr_b.DATAA
ir[1] => immed[1].DATAIN
ir[1] => addr_io[1].DATAIN
ir[1] => Equal0.IN14
ir[1] => Equal13.IN3
ir[1] => Equal14.IN0
ir[1] => Equal15.IN1
ir[1] => Equal16.IN2
ir[1] => Equal17.IN3
ir[1] => Equal19.IN1
ir[1] => Equal20.IN3
ir[1] => Equal21.IN3
ir[1] => Equal22.IN4
ir[1] => Equal23.IN3
ir[2] => addr_b.DATAA
ir[2] => immed[2].DATAIN
ir[2] => addr_io[2].DATAIN
ir[2] => Equal0.IN13
ir[2] => Equal13.IN2
ir[2] => Equal14.IN2
ir[2] => Equal15.IN0
ir[2] => Equal16.IN1
ir[2] => Equal17.IN0
ir[2] => Equal19.IN0
ir[2] => Equal20.IN1
ir[2] => Equal21.IN2
ir[2] => Equal22.IN3
ir[2] => Equal23.IN2
ir[3] => f.DATAA
ir[3] => immed[3].DATAIN
ir[3] => addr_io[3].DATAIN
ir[3] => Equal0.IN12
ir[3] => Equal13.IN0
ir[3] => Equal17.IN2
ir[3] => Equal20.IN0
ir[3] => Equal21.IN1
ir[3] => Equal22.IN2
ir[3] => Equal23.IN1
ir[4] => f.DATAA
ir[4] => immed[4].DATAIN
ir[4] => addr_io[4].DATAIN
ir[4] => Equal0.IN11
ir[4] => Equal13.IN1
ir[4] => Equal17.IN1
ir[4] => Equal20.IN2
ir[4] => Equal21.IN0
ir[4] => Equal22.IN1
ir[4] => Equal23.IN0
ir[5] => f.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed.DATAA
ir[5] => immed[5].DATAIN
ir[5] => addr_io[5].DATAIN
ir[5] => Equal0.IN10
ir[6] => Mux2.IN5
ir[6] => Mux2.IN6
ir[6] => Mux2.IN7
ir[6] => Mux2.IN8
ir[6] => Mux2.IN9
ir[6] => Mux2.IN10
ir[6] => Mux2.IN11
ir[6] => Mux2.IN12
ir[6] => Mux2.IN13
ir[6] => Mux2.IN14
ir[6] => Mux2.IN15
ir[6] => Mux2.IN16
ir[6] => Mux2.IN17
ir[6] => Mux2.IN18
ir[6] => Mux2.IN19
ir[6] => immed.DATAB
ir[6] => addr_io[6].DATAIN
ir[6] => Equal0.IN9
ir[7] => Mux1.IN5
ir[7] => Mux1.IN6
ir[7] => Mux1.IN7
ir[7] => Mux1.IN8
ir[7] => Mux1.IN9
ir[7] => Mux1.IN10
ir[7] => Mux1.IN11
ir[7] => Mux1.IN12
ir[7] => Mux1.IN13
ir[7] => Mux1.IN14
ir[7] => Mux1.IN15
ir[7] => Mux1.IN16
ir[7] => Mux1.IN17
ir[7] => Mux1.IN18
ir[7] => Mux1.IN19
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => immed.DATAB
ir[7] => addr_io[7].DATAIN
ir[7] => Equal0.IN8
ir[8] => f.IN1
ir[8] => Mux0.IN5
ir[8] => Mux0.IN6
ir[8] => Mux0.IN7
ir[8] => Mux0.IN8
ir[8] => Mux0.IN9
ir[8] => Mux0.IN10
ir[8] => Mux0.IN11
ir[8] => Mux0.IN12
ir[8] => Mux0.IN13
ir[8] => Mux0.IN14
ir[8] => Mux0.IN15
ir[8] => Mux0.IN16
ir[8] => Mux0.IN17
ir[8] => Mux0.IN18
ir[8] => Mux0.IN19
ir[8] => wrd.IN1
ir[8] => Equal0.IN7
ir[8] => f.IN1
ir[8] => tknbr.IN0
ir[8] => rd_in.IN1
ir[9] => Mux2.IN4
ir[9] => addr_b.DATAB
ir[9] => addr_d[0].DATAIN
ir[9] => Equal0.IN6
ir[10] => Mux1.IN4
ir[10] => addr_b.DATAB
ir[10] => addr_d[1].DATAIN
ir[10] => Equal0.IN5
ir[11] => Mux0.IN4
ir[11] => addr_b.DATAB
ir[11] => addr_d[2].DATAIN
ir[11] => Equal0.IN4
ir[12] => Mux0.IN3
ir[12] => Mux1.IN3
ir[12] => Mux2.IN3
ir[12] => Equal0.IN3
ir[12] => Equal1.IN3
ir[12] => Equal2.IN0
ir[12] => Equal3.IN1
ir[12] => Equal4.IN3
ir[12] => Equal5.IN3
ir[12] => Equal6.IN3
ir[12] => Equal7.IN1
ir[12] => Equal8.IN2
ir[12] => Equal9.IN3
ir[12] => Equal10.IN3
ir[12] => Equal11.IN2
ir[12] => Equal12.IN3
ir[12] => Equal18.IN3
ir[13] => Mux0.IN2
ir[13] => Mux1.IN2
ir[13] => Mux2.IN2
ir[13] => Equal0.IN2
ir[13] => Equal1.IN2
ir[13] => Equal2.IN3
ir[13] => Equal3.IN3
ir[13] => Equal4.IN1
ir[13] => Equal5.IN2
ir[13] => Equal6.IN2
ir[13] => Equal7.IN0
ir[13] => Equal8.IN3
ir[13] => Equal9.IN2
ir[13] => Equal10.IN0
ir[13] => Equal11.IN1
ir[13] => Equal12.IN2
ir[13] => Equal18.IN1
ir[14] => Mux0.IN1
ir[14] => Mux1.IN1
ir[14] => Mux2.IN1
ir[14] => Equal0.IN1
ir[14] => Equal1.IN1
ir[14] => Equal2.IN2
ir[14] => Equal3.IN0
ir[14] => Equal4.IN2
ir[14] => Equal5.IN0
ir[14] => Equal6.IN1
ir[14] => Equal7.IN3
ir[14] => Equal8.IN1
ir[14] => Equal9.IN1
ir[14] => Equal10.IN2
ir[14] => Equal11.IN0
ir[14] => Equal12.IN1
ir[14] => Equal18.IN0
ir[15] => Mux0.IN0
ir[15] => Mux1.IN0
ir[15] => Mux2.IN0
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => Equal2.IN1
ir[15] => Equal3.IN2
ir[15] => Equal4.IN0
ir[15] => Equal5.IN1
ir[15] => Equal6.IN0
ir[15] => Equal7.IN2
ir[15] => Equal8.IN0
ir[15] => Equal9.IN0
ir[15] => Equal10.IN1
ir[15] => Equal11.IN3
ir[15] => Equal12.IN0
ir[15] => Equal18.IN2
z => tknbr.IN1
z => tknbr.IN1
z => tknbr.IN1
intr => system.IN0
int_enable => system.IN1
inta <= inta.DB_MAX_OUTPUT_PORT_TYPE
op[0] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= <GND>
f[0] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= f.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= <GND>
f[4] <= <GND>
ldpc <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
immed[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
immed[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
immed[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
immed[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
immed[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
immed[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
immed[6] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[7] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[8] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[9] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[10] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[11] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[12] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[13] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[14] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[15] <= immed.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= op.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
immed_x2 <= immed_x2.DB_MAX_OUTPUT_PORT_TYPE
br_n <= br_n.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= immed_x2.DB_MAX_OUTPUT_PORT_TYPE
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
addr_io[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
addr_io[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
addr_io[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
addr_io[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
addr_io[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
addr_io[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
addr_io[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
addr_io[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
rd_in <= rd_in.DB_MAX_OUTPUT_PORT_TYPE
wr_out <= wrd.DB_MAX_OUTPUT_PORT_TYPE
in_op_mux <= in_op_mux.DB_MAX_OUTPUT_PORT_TYPE
ei <= ei.DB_MAX_OUTPUT_PORT_TYPE
di <= di.DB_MAX_OUTPUT_PORT_TYPE
reti <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
wrd_rsys <= wrd_rsys.DB_MAX_OUTPUT_PORT_TYPE
system <= system.DB_MAX_OUTPUT_PORT_TYPE
a_sys <= a_sys.DB_MAX_OUTPUT_PORT_TYPE
instr_il <= instr_il.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|unidad_control:c0|multi:m0
clk => estado~1.DATAIN
system => estado.DATAB
system => Selector0.IN2
boot => estado~3.DATAIN
wrout_l => wr_out.DATAB
ldpc_l => ldpc.DATAA
wrd_l => wrd.DATAB
wr_m_l => wr_m.DATAB
w_b => word_byte.DATAB
ei_l => ei.DATAB
di_l => di.DATAB
reti_l => reti.DATAB
wrd_rsys_l => wrd_rsys.DATAB
a_sys_l => a_sys.DATAB
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd <= wrd.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
ldir <= ldir.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= ins_dad.DB_MAX_OUTPUT_PORT_TYPE
wr_out <= wr_out.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
ei <= ei.DB_MAX_OUTPUT_PORT_TYPE
di <= di.DB_MAX_OUTPUT_PORT_TYPE
reti <= reti.DB_MAX_OUTPUT_PORT_TYPE
wrd_rsys <= wrd_rsys.DB_MAX_OUTPUT_PORT_TYPE
a_sys <= a_sys.DB_MAX_OUTPUT_PORT_TYPE
intr_sys <= intr_sys.DB_MAX_OUTPUT_PORT_TYPE
inta <= inta.DB_MAX_OUTPUT_PORT_TYPE
inta_l => inta.DATAB


|sisa|proc:pro0|datapath:e0
clk => regfile:reg0.clk
clk => regfile_system:regS.clk
op[0] => alu:alu0.op[0]
op[1] => alu:alu0.op[1]
op[2] => alu:alu0.op[2]
f[0] => alu:alu0.f[0]
f[1] => alu:alu0.f[1]
f[2] => alu:alu0.f[2]
f[3] => alu:alu0.f[3]
f[4] => alu:alu0.f[4]
wrd => regfile:reg0.wrd
ei => regfile_system:regS.ei
di => regfile_system:regS.di
reti => regfile_system:regS.reti
reti => aluout.IN0
wrd_rsys => regfile_system:regS.wrd
a_sys => reg_a[15].OUTPUTSELECT
a_sys => reg_a[14].OUTPUTSELECT
a_sys => reg_a[13].OUTPUTSELECT
a_sys => reg_a[12].OUTPUTSELECT
a_sys => reg_a[11].OUTPUTSELECT
a_sys => reg_a[10].OUTPUTSELECT
a_sys => reg_a[9].OUTPUTSELECT
a_sys => reg_a[8].OUTPUTSELECT
a_sys => reg_a[7].OUTPUTSELECT
a_sys => reg_a[6].OUTPUTSELECT
a_sys => reg_a[5].OUTPUTSELECT
a_sys => reg_a[4].OUTPUTSELECT
a_sys => reg_a[3].OUTPUTSELECT
a_sys => reg_a[2].OUTPUTSELECT
a_sys => reg_a[1].OUTPUTSELECT
a_sys => reg_a[0].OUTPUTSELECT
intr_sys => regfile_system:regS.intr_sys
intr_sys => d_in_S[15].OUTPUTSELECT
intr_sys => d_in_S[14].OUTPUTSELECT
intr_sys => d_in_S[13].OUTPUTSELECT
intr_sys => d_in_S[12].OUTPUTSELECT
intr_sys => d_in_S[11].OUTPUTSELECT
intr_sys => d_in_S[10].OUTPUTSELECT
intr_sys => d_in_S[9].OUTPUTSELECT
intr_sys => d_in_S[8].OUTPUTSELECT
intr_sys => d_in_S[7].OUTPUTSELECT
intr_sys => d_in_S[6].OUTPUTSELECT
intr_sys => d_in_S[5].OUTPUTSELECT
intr_sys => d_in_S[4].OUTPUTSELECT
intr_sys => d_in_S[3].OUTPUTSELECT
intr_sys => d_in_S[2].OUTPUTSELECT
intr_sys => d_in_S[1].OUTPUTSELECT
intr_sys => d_in_S[0].OUTPUTSELECT
intr_sys => aluout.IN1
in_op_mux => reg_in[15].OUTPUTSELECT
in_op_mux => reg_in[14].OUTPUTSELECT
in_op_mux => reg_in[13].OUTPUTSELECT
in_op_mux => reg_in[12].OUTPUTSELECT
in_op_mux => reg_in[11].OUTPUTSELECT
in_op_mux => reg_in[10].OUTPUTSELECT
in_op_mux => reg_in[9].OUTPUTSELECT
in_op_mux => reg_in[8].OUTPUTSELECT
in_op_mux => reg_in[7].OUTPUTSELECT
in_op_mux => reg_in[6].OUTPUTSELECT
in_op_mux => reg_in[5].OUTPUTSELECT
in_op_mux => reg_in[4].OUTPUTSELECT
in_op_mux => reg_in[3].OUTPUTSELECT
in_op_mux => reg_in[2].OUTPUTSELECT
in_op_mux => reg_in[1].OUTPUTSELECT
in_op_mux => reg_in[0].OUTPUTSELECT
addr_a[0] => regfile:reg0.addr_a[0]
addr_a[0] => regfile_system:regS.addr_a[0]
addr_a[1] => regfile:reg0.addr_a[1]
addr_a[1] => regfile_system:regS.addr_a[1]
addr_a[2] => regfile:reg0.addr_a[2]
addr_a[2] => regfile_system:regS.addr_a[2]
addr_b[0] => regfile:reg0.addr_b[0]
addr_b[1] => regfile:reg0.addr_b[1]
addr_b[2] => regfile:reg0.addr_b[2]
addr_d[0] => regfile:reg0.addr_d[0]
addr_d[0] => regfile_system:regS.addr_d[0]
addr_d[1] => regfile:reg0.addr_d[1]
addr_d[1] => regfile_system:regS.addr_d[1]
addr_d[2] => regfile:reg0.addr_d[2]
addr_d[2] => regfile_system:regS.addr_d[2]
rd_io[0] => reg_in[0].DATAB
rd_io[1] => reg_in[1].DATAB
rd_io[2] => reg_in[2].DATAB
rd_io[3] => reg_in[3].DATAB
rd_io[4] => reg_in[4].DATAB
rd_io[5] => reg_in[5].DATAB
rd_io[6] => reg_in[6].DATAB
rd_io[7] => reg_in[7].DATAB
rd_io[8] => reg_in[8].DATAB
rd_io[9] => reg_in[9].DATAB
rd_io[10] => reg_in[10].DATAB
rd_io[11] => reg_in[11].DATAB
rd_io[12] => reg_in[12].DATAB
rd_io[13] => reg_in[13].DATAB
rd_io[14] => reg_in[14].DATAB
rd_io[15] => reg_in[15].DATAB
immed[0] => immed_out[1].DATAA
immed[0] => immed_out[0].DATAB
immed[1] => immed_out[2].DATAA
immed[1] => immed_out[1].DATAB
immed[2] => immed_out[3].DATAA
immed[2] => immed_out[2].DATAB
immed[3] => immed_out[4].DATAA
immed[3] => immed_out[3].DATAB
immed[4] => immed_out[5].DATAA
immed[4] => immed_out[4].DATAB
immed[5] => immed_out[6].DATAA
immed[5] => immed_out[5].DATAB
immed[6] => immed_out[7].DATAA
immed[6] => immed_out[6].DATAB
immed[7] => immed_out[8].DATAA
immed[7] => immed_out[7].DATAB
immed[8] => immed_out[9].DATAA
immed[8] => immed_out[8].DATAB
immed[9] => immed_out[10].DATAA
immed[9] => immed_out[9].DATAB
immed[10] => immed_out[11].DATAA
immed[10] => immed_out[10].DATAB
immed[11] => immed_out[12].DATAA
immed[11] => immed_out[11].DATAB
immed[12] => immed_out[13].DATAA
immed[12] => immed_out[12].DATAB
immed[13] => immed_out[14].DATAA
immed[13] => immed_out[13].DATAB
immed[14] => immed_out[15].DATAA
immed[14] => immed_out[14].DATAB
immed[15] => immed_out[15].DATAB
immed_x2 => immed_out[15].OUTPUTSELECT
immed_x2 => immed_out[14].OUTPUTSELECT
immed_x2 => immed_out[13].OUTPUTSELECT
immed_x2 => immed_out[12].OUTPUTSELECT
immed_x2 => immed_out[11].OUTPUTSELECT
immed_x2 => immed_out[10].OUTPUTSELECT
immed_x2 => immed_out[9].OUTPUTSELECT
immed_x2 => immed_out[8].OUTPUTSELECT
immed_x2 => immed_out[7].OUTPUTSELECT
immed_x2 => immed_out[6].OUTPUTSELECT
immed_x2 => immed_out[5].OUTPUTSELECT
immed_x2 => immed_out[4].OUTPUTSELECT
immed_x2 => immed_out[3].OUTPUTSELECT
immed_x2 => immed_out[2].OUTPUTSELECT
immed_x2 => immed_out[1].OUTPUTSELECT
immed_x2 => immed_out[0].OUTPUTSELECT
datard_m[0] => Mux15.IN0
datard_m[1] => Mux14.IN1
datard_m[2] => Mux13.IN1
datard_m[3] => Mux12.IN1
datard_m[4] => Mux11.IN1
datard_m[5] => Mux10.IN1
datard_m[6] => Mux9.IN1
datard_m[7] => Mux8.IN1
datard_m[8] => Mux7.IN1
datard_m[9] => Mux6.IN1
datard_m[10] => Mux5.IN1
datard_m[11] => Mux4.IN1
datard_m[12] => Mux3.IN1
datard_m[13] => Mux2.IN1
datard_m[14] => Mux1.IN1
datard_m[15] => Mux0.IN1
ins_dad => addr_m_t[15].OUTPUTSELECT
ins_dad => addr_m_t[14].OUTPUTSELECT
ins_dad => addr_m_t[13].OUTPUTSELECT
ins_dad => addr_m_t[12].OUTPUTSELECT
ins_dad => addr_m_t[11].OUTPUTSELECT
ins_dad => addr_m_t[10].OUTPUTSELECT
ins_dad => addr_m_t[9].OUTPUTSELECT
ins_dad => addr_m_t[8].OUTPUTSELECT
ins_dad => addr_m_t[7].OUTPUTSELECT
ins_dad => addr_m_t[6].OUTPUTSELECT
ins_dad => addr_m_t[5].OUTPUTSELECT
ins_dad => addr_m_t[4].OUTPUTSELECT
ins_dad => addr_m_t[3].OUTPUTSELECT
ins_dad => addr_m_t[2].OUTPUTSELECT
ins_dad => addr_m_t[1].OUTPUTSELECT
ins_dad => addr_m_t[0].OUTPUTSELECT
pc[0] => Mux15.IN1
pc[0] => d_in_S[0].DATAA
pc[0] => addr_m_t[0].DATAB
pc[1] => Add0.IN30
pc[1] => d_in_S[1].DATAA
pc[1] => addr_m_t[1].DATAB
pc[2] => Add0.IN29
pc[2] => d_in_S[2].DATAA
pc[2] => addr_m_t[2].DATAB
pc[3] => Add0.IN28
pc[3] => d_in_S[3].DATAA
pc[3] => addr_m_t[3].DATAB
pc[4] => Add0.IN27
pc[4] => d_in_S[4].DATAA
pc[4] => addr_m_t[4].DATAB
pc[5] => Add0.IN26
pc[5] => d_in_S[5].DATAA
pc[5] => addr_m_t[5].DATAB
pc[6] => Add0.IN25
pc[6] => d_in_S[6].DATAA
pc[6] => addr_m_t[6].DATAB
pc[7] => Add0.IN24
pc[7] => d_in_S[7].DATAA
pc[7] => addr_m_t[7].DATAB
pc[8] => Add0.IN23
pc[8] => d_in_S[8].DATAA
pc[8] => addr_m_t[8].DATAB
pc[9] => Add0.IN22
pc[9] => d_in_S[9].DATAA
pc[9] => addr_m_t[9].DATAB
pc[10] => Add0.IN21
pc[10] => d_in_S[10].DATAA
pc[10] => addr_m_t[10].DATAB
pc[11] => Add0.IN20
pc[11] => d_in_S[11].DATAA
pc[11] => addr_m_t[11].DATAB
pc[12] => Add0.IN19
pc[12] => d_in_S[12].DATAA
pc[12] => addr_m_t[12].DATAB
pc[13] => Add0.IN18
pc[13] => d_in_S[13].DATAA
pc[13] => addr_m_t[13].DATAB
pc[14] => Add0.IN17
pc[14] => d_in_S[14].DATAA
pc[14] => addr_m_t[14].DATAB
pc[15] => Add0.IN16
pc[15] => d_in_S[15].DATAA
pc[15] => addr_m_t[15].DATAB
in_d[0] => Mux0.IN3
in_d[0] => Mux1.IN3
in_d[0] => Mux2.IN3
in_d[0] => Mux3.IN3
in_d[0] => Mux4.IN3
in_d[0] => Mux5.IN3
in_d[0] => Mux6.IN3
in_d[0] => Mux7.IN3
in_d[0] => Mux8.IN3
in_d[0] => Mux9.IN3
in_d[0] => Mux10.IN3
in_d[0] => Mux11.IN3
in_d[0] => Mux12.IN3
in_d[0] => Mux13.IN3
in_d[0] => Mux14.IN3
in_d[0] => Mux15.IN3
in_d[1] => Mux0.IN2
in_d[1] => Mux1.IN2
in_d[1] => Mux2.IN2
in_d[1] => Mux3.IN2
in_d[1] => Mux4.IN2
in_d[1] => Mux5.IN2
in_d[1] => Mux6.IN2
in_d[1] => Mux7.IN2
in_d[1] => Mux8.IN2
in_d[1] => Mux9.IN2
in_d[1] => Mux10.IN2
in_d[1] => Mux11.IN2
in_d[1] => Mux12.IN2
in_d[1] => Mux13.IN2
in_d[1] => Mux14.IN2
in_d[1] => Mux15.IN2
br_n => y_alu[15].OUTPUTSELECT
br_n => y_alu[14].OUTPUTSELECT
br_n => y_alu[13].OUTPUTSELECT
br_n => y_alu[12].OUTPUTSELECT
br_n => y_alu[11].OUTPUTSELECT
br_n => y_alu[10].OUTPUTSELECT
br_n => y_alu[9].OUTPUTSELECT
br_n => y_alu[8].OUTPUTSELECT
br_n => y_alu[7].OUTPUTSELECT
br_n => y_alu[6].OUTPUTSELECT
br_n => y_alu[5].OUTPUTSELECT
br_n => y_alu[4].OUTPUTSELECT
br_n => y_alu[3].OUTPUTSELECT
br_n => y_alu[2].OUTPUTSELECT
br_n => y_alu[1].OUTPUTSELECT
br_n => y_alu[0].OUTPUTSELECT
exc_code[0] => regfile_system:regS.exc_code[0]
exc_code[1] => regfile_system:regS.exc_code[1]
exc_code[2] => regfile_system:regS.exc_code[2]
exc_code[3] => regfile_system:regS.exc_code[3]
addr_m[0] <= addr_m_t[0].DB_MAX_OUTPUT_PORT_TYPE
addr_m[1] <= addr_m_t[1].DB_MAX_OUTPUT_PORT_TYPE
addr_m[2] <= addr_m_t[2].DB_MAX_OUTPUT_PORT_TYPE
addr_m[3] <= addr_m_t[3].DB_MAX_OUTPUT_PORT_TYPE
addr_m[4] <= addr_m_t[4].DB_MAX_OUTPUT_PORT_TYPE
addr_m[5] <= addr_m_t[5].DB_MAX_OUTPUT_PORT_TYPE
addr_m[6] <= addr_m_t[6].DB_MAX_OUTPUT_PORT_TYPE
addr_m[7] <= addr_m_t[7].DB_MAX_OUTPUT_PORT_TYPE
addr_m[8] <= addr_m_t[8].DB_MAX_OUTPUT_PORT_TYPE
addr_m[9] <= addr_m_t[9].DB_MAX_OUTPUT_PORT_TYPE
addr_m[10] <= addr_m_t[10].DB_MAX_OUTPUT_PORT_TYPE
addr_m[11] <= addr_m_t[11].DB_MAX_OUTPUT_PORT_TYPE
addr_m[12] <= addr_m_t[12].DB_MAX_OUTPUT_PORT_TYPE
addr_m[13] <= addr_m_t[13].DB_MAX_OUTPUT_PORT_TYPE
addr_m[14] <= addr_m_t[14].DB_MAX_OUTPUT_PORT_TYPE
addr_m[15] <= addr_m_t[15].DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= regfile:reg0.b[0]
data_wr[1] <= regfile:reg0.b[1]
data_wr[2] <= regfile:reg0.b[2]
data_wr[3] <= regfile:reg0.b[3]
data_wr[4] <= regfile:reg0.b[4]
data_wr[5] <= regfile:reg0.b[5]
data_wr[6] <= regfile:reg0.b[6]
data_wr[7] <= regfile:reg0.b[7]
data_wr[8] <= regfile:reg0.b[8]
data_wr[9] <= regfile:reg0.b[9]
data_wr[10] <= regfile:reg0.b[10]
data_wr[11] <= regfile:reg0.b[11]
data_wr[12] <= regfile:reg0.b[12]
data_wr[13] <= regfile:reg0.b[13]
data_wr[14] <= regfile:reg0.b[14]
data_wr[15] <= regfile:reg0.b[15]
z <= alu:alu0.z
aluout[0] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= aluout.DB_MAX_OUTPUT_PORT_TYPE
wr_io[0] <= regfile:reg0.b[0]
wr_io[1] <= regfile:reg0.b[1]
wr_io[2] <= regfile:reg0.b[2]
wr_io[3] <= regfile:reg0.b[3]
wr_io[4] <= regfile:reg0.b[4]
wr_io[5] <= regfile:reg0.b[5]
wr_io[6] <= regfile:reg0.b[6]
wr_io[7] <= regfile:reg0.b[7]
wr_io[8] <= regfile:reg0.b[8]
wr_io[9] <= regfile:reg0.b[9]
wr_io[10] <= regfile:reg0.b[10]
wr_io[11] <= regfile:reg0.b[11]
wr_io[12] <= regfile:reg0.b[12]
wr_io[13] <= regfile:reg0.b[13]
wr_io[14] <= regfile:reg0.b[14]
wr_io[15] <= regfile:reg0.b[15]
div_zero <= alu:alu0.div_zero
int_enable <= regfile_system:regS.int_enable


|sisa|proc:pro0|datapath:e0|regfile:reg0
clk => br~19.CLK
clk => br~0.CLK
clk => br~1.CLK
clk => br~2.CLK
clk => br~3.CLK
clk => br~4.CLK
clk => br~5.CLK
clk => br~6.CLK
clk => br~7.CLK
clk => br~8.CLK
clk => br~9.CLK
clk => br~10.CLK
clk => br~11.CLK
clk => br~12.CLK
clk => br~13.CLK
clk => br~14.CLK
clk => br~15.CLK
clk => br~16.CLK
clk => br~17.CLK
clk => br~18.CLK
clk => br.CLK0
wrd => br~19.DATAIN
wrd => br.WE
d[0] => br~18.DATAIN
d[0] => br.DATAIN
d[1] => br~17.DATAIN
d[1] => br.DATAIN1
d[2] => br~16.DATAIN
d[2] => br.DATAIN2
d[3] => br~15.DATAIN
d[3] => br.DATAIN3
d[4] => br~14.DATAIN
d[4] => br.DATAIN4
d[5] => br~13.DATAIN
d[5] => br.DATAIN5
d[6] => br~12.DATAIN
d[6] => br.DATAIN6
d[7] => br~11.DATAIN
d[7] => br.DATAIN7
d[8] => br~10.DATAIN
d[8] => br.DATAIN8
d[9] => br~9.DATAIN
d[9] => br.DATAIN9
d[10] => br~8.DATAIN
d[10] => br.DATAIN10
d[11] => br~7.DATAIN
d[11] => br.DATAIN11
d[12] => br~6.DATAIN
d[12] => br.DATAIN12
d[13] => br~5.DATAIN
d[13] => br.DATAIN13
d[14] => br~4.DATAIN
d[14] => br.DATAIN14
d[15] => br~3.DATAIN
d[15] => br.DATAIN15
addr_a[0] => br.RADDR
addr_a[1] => br.RADDR1
addr_a[2] => br.RADDR2
addr_b[0] => br.PORTBRADDR
addr_b[1] => br.PORTBRADDR1
addr_b[2] => br.PORTBRADDR2
addr_d[0] => br~2.DATAIN
addr_d[0] => br.WADDR
addr_d[1] => br~1.DATAIN
addr_d[1] => br.WADDR1
addr_d[2] => br~0.DATAIN
addr_d[2] => br.WADDR2
a[0] <= br.DATAOUT
a[1] <= br.DATAOUT1
a[2] <= br.DATAOUT2
a[3] <= br.DATAOUT3
a[4] <= br.DATAOUT4
a[5] <= br.DATAOUT5
a[6] <= br.DATAOUT6
a[7] <= br.DATAOUT7
a[8] <= br.DATAOUT8
a[9] <= br.DATAOUT9
a[10] <= br.DATAOUT10
a[11] <= br.DATAOUT11
a[12] <= br.DATAOUT12
a[13] <= br.DATAOUT13
a[14] <= br.DATAOUT14
a[15] <= br.DATAOUT15
b[0] <= br.PORTBDATAOUT
b[1] <= br.PORTBDATAOUT1
b[2] <= br.PORTBDATAOUT2
b[3] <= br.PORTBDATAOUT3
b[4] <= br.PORTBDATAOUT4
b[5] <= br.PORTBDATAOUT5
b[6] <= br.PORTBDATAOUT6
b[7] <= br.PORTBDATAOUT7
b[8] <= br.PORTBDATAOUT8
b[9] <= br.PORTBDATAOUT9
b[10] <= br.PORTBDATAOUT10
b[11] <= br.PORTBDATAOUT11
b[12] <= br.PORTBDATAOUT12
b[13] <= br.PORTBDATAOUT13
b[14] <= br.PORTBDATAOUT14
b[15] <= br.PORTBDATAOUT15


|sisa|proc:pro0|datapath:e0|regfile_system:regS
clk => bs[0][0].CLK
clk => bs[0][1].CLK
clk => bs[0][2].CLK
clk => bs[0][3].CLK
clk => bs[0][4].CLK
clk => bs[0][5].CLK
clk => bs[0][6].CLK
clk => bs[0][7].CLK
clk => bs[0][8].CLK
clk => bs[0][9].CLK
clk => bs[0][10].CLK
clk => bs[0][11].CLK
clk => bs[0][12].CLK
clk => bs[0][13].CLK
clk => bs[0][14].CLK
clk => bs[0][15].CLK
clk => bs[1][0].CLK
clk => bs[1][1].CLK
clk => bs[1][2].CLK
clk => bs[1][3].CLK
clk => bs[1][4].CLK
clk => bs[1][5].CLK
clk => bs[1][6].CLK
clk => bs[1][7].CLK
clk => bs[1][8].CLK
clk => bs[1][9].CLK
clk => bs[1][10].CLK
clk => bs[1][11].CLK
clk => bs[1][12].CLK
clk => bs[1][13].CLK
clk => bs[1][14].CLK
clk => bs[1][15].CLK
clk => bs[2][0].CLK
clk => bs[2][1].CLK
clk => bs[2][2].CLK
clk => bs[2][3].CLK
clk => bs[2][4].CLK
clk => bs[2][5].CLK
clk => bs[2][6].CLK
clk => bs[2][7].CLK
clk => bs[2][8].CLK
clk => bs[2][9].CLK
clk => bs[2][10].CLK
clk => bs[2][11].CLK
clk => bs[2][12].CLK
clk => bs[2][13].CLK
clk => bs[2][14].CLK
clk => bs[2][15].CLK
clk => bs[3][0].CLK
clk => bs[3][1].CLK
clk => bs[3][2].CLK
clk => bs[3][3].CLK
clk => bs[3][4].CLK
clk => bs[3][5].CLK
clk => bs[3][6].CLK
clk => bs[3][7].CLK
clk => bs[3][8].CLK
clk => bs[3][9].CLK
clk => bs[3][10].CLK
clk => bs[3][11].CLK
clk => bs[3][12].CLK
clk => bs[3][13].CLK
clk => bs[3][14].CLK
clk => bs[3][15].CLK
clk => bs[4][0].CLK
clk => bs[4][1].CLK
clk => bs[4][2].CLK
clk => bs[4][3].CLK
clk => bs[4][4].CLK
clk => bs[4][5].CLK
clk => bs[4][6].CLK
clk => bs[4][7].CLK
clk => bs[4][8].CLK
clk => bs[4][9].CLK
clk => bs[4][10].CLK
clk => bs[4][11].CLK
clk => bs[4][12].CLK
clk => bs[4][13].CLK
clk => bs[4][14].CLK
clk => bs[4][15].CLK
clk => bs[5][0].CLK
clk => bs[5][1].CLK
clk => bs[5][2].CLK
clk => bs[5][3].CLK
clk => bs[5][4].CLK
clk => bs[5][5].CLK
clk => bs[5][6].CLK
clk => bs[5][7].CLK
clk => bs[5][8].CLK
clk => bs[5][9].CLK
clk => bs[5][10].CLK
clk => bs[5][11].CLK
clk => bs[5][12].CLK
clk => bs[5][13].CLK
clk => bs[5][14].CLK
clk => bs[5][15].CLK
clk => bs[6][0].CLK
clk => bs[6][1].CLK
clk => bs[6][2].CLK
clk => bs[6][3].CLK
clk => bs[6][4].CLK
clk => bs[6][5].CLK
clk => bs[6][6].CLK
clk => bs[6][7].CLK
clk => bs[6][8].CLK
clk => bs[6][9].CLK
clk => bs[6][10].CLK
clk => bs[6][11].CLK
clk => bs[6][12].CLK
clk => bs[6][13].CLK
clk => bs[6][14].CLK
clk => bs[6][15].CLK
clk => bs[7][0].CLK
clk => bs[7][1].CLK
clk => bs[7][2].CLK
clk => bs[7][3].CLK
clk => bs[7][4].CLK
clk => bs[7][5].CLK
clk => bs[7][6].CLK
clk => bs[7][7].CLK
clk => bs[7][8].CLK
clk => bs[7][9].CLK
clk => bs[7][10].CLK
clk => bs[7][11].CLK
clk => bs[7][12].CLK
clk => bs[7][13].CLK
clk => bs[7][14].CLK
clk => bs[7][15].CLK
wrd => bs[0][0].OUTPUTSELECT
wrd => bs[0][1].OUTPUTSELECT
wrd => bs[0][2].OUTPUTSELECT
wrd => bs[0][3].OUTPUTSELECT
wrd => bs[0][4].OUTPUTSELECT
wrd => bs[0][5].OUTPUTSELECT
wrd => bs[0][6].OUTPUTSELECT
wrd => bs[0][7].OUTPUTSELECT
wrd => bs[0][8].OUTPUTSELECT
wrd => bs[0][9].OUTPUTSELECT
wrd => bs[0][10].OUTPUTSELECT
wrd => bs[0][11].OUTPUTSELECT
wrd => bs[0][12].OUTPUTSELECT
wrd => bs[0][13].OUTPUTSELECT
wrd => bs[0][14].OUTPUTSELECT
wrd => bs[0][15].OUTPUTSELECT
wrd => bs[1][0].OUTPUTSELECT
wrd => bs[1][1].OUTPUTSELECT
wrd => bs[1][2].OUTPUTSELECT
wrd => bs[1][3].OUTPUTSELECT
wrd => bs[1][4].OUTPUTSELECT
wrd => bs[1][5].OUTPUTSELECT
wrd => bs[1][6].OUTPUTSELECT
wrd => bs[1][7].OUTPUTSELECT
wrd => bs[1][8].OUTPUTSELECT
wrd => bs[1][9].OUTPUTSELECT
wrd => bs[1][10].OUTPUTSELECT
wrd => bs[1][11].OUTPUTSELECT
wrd => bs[1][12].OUTPUTSELECT
wrd => bs[1][13].OUTPUTSELECT
wrd => bs[1][14].OUTPUTSELECT
wrd => bs[1][15].OUTPUTSELECT
wrd => bs[2][0].OUTPUTSELECT
wrd => bs[2][1].OUTPUTSELECT
wrd => bs[2][2].OUTPUTSELECT
wrd => bs[2][3].OUTPUTSELECT
wrd => bs[2][4].OUTPUTSELECT
wrd => bs[2][5].OUTPUTSELECT
wrd => bs[2][6].OUTPUTSELECT
wrd => bs[2][7].OUTPUTSELECT
wrd => bs[2][8].OUTPUTSELECT
wrd => bs[2][9].OUTPUTSELECT
wrd => bs[2][10].OUTPUTSELECT
wrd => bs[2][11].OUTPUTSELECT
wrd => bs[2][12].OUTPUTSELECT
wrd => bs[2][13].OUTPUTSELECT
wrd => bs[2][14].OUTPUTSELECT
wrd => bs[2][15].OUTPUTSELECT
wrd => bs[3][0].OUTPUTSELECT
wrd => bs[3][1].OUTPUTSELECT
wrd => bs[3][2].OUTPUTSELECT
wrd => bs[3][3].OUTPUTSELECT
wrd => bs[3][4].OUTPUTSELECT
wrd => bs[3][5].OUTPUTSELECT
wrd => bs[3][6].OUTPUTSELECT
wrd => bs[3][7].OUTPUTSELECT
wrd => bs[3][8].OUTPUTSELECT
wrd => bs[3][9].OUTPUTSELECT
wrd => bs[3][10].OUTPUTSELECT
wrd => bs[3][11].OUTPUTSELECT
wrd => bs[3][12].OUTPUTSELECT
wrd => bs[3][13].OUTPUTSELECT
wrd => bs[3][14].OUTPUTSELECT
wrd => bs[3][15].OUTPUTSELECT
wrd => bs[7][1].OUTPUTSELECT
wrd => bs[4][0].ENA
wrd => bs[4][1].ENA
wrd => bs[4][2].ENA
wrd => bs[4][3].ENA
wrd => bs[4][4].ENA
wrd => bs[4][5].ENA
wrd => bs[4][6].ENA
wrd => bs[4][7].ENA
wrd => bs[4][8].ENA
wrd => bs[4][9].ENA
wrd => bs[4][10].ENA
wrd => bs[4][11].ENA
wrd => bs[4][12].ENA
wrd => bs[4][13].ENA
wrd => bs[4][14].ENA
wrd => bs[4][15].ENA
wrd => bs[5][0].ENA
wrd => bs[5][1].ENA
wrd => bs[5][2].ENA
wrd => bs[5][3].ENA
wrd => bs[5][4].ENA
wrd => bs[5][5].ENA
wrd => bs[5][6].ENA
wrd => bs[5][7].ENA
wrd => bs[5][8].ENA
wrd => bs[5][9].ENA
wrd => bs[5][10].ENA
wrd => bs[5][11].ENA
wrd => bs[5][12].ENA
wrd => bs[5][13].ENA
wrd => bs[5][14].ENA
wrd => bs[5][15].ENA
wrd => bs[6][0].ENA
wrd => bs[6][1].ENA
wrd => bs[6][2].ENA
wrd => bs[6][3].ENA
wrd => bs[6][4].ENA
wrd => bs[6][5].ENA
wrd => bs[6][6].ENA
wrd => bs[6][7].ENA
wrd => bs[6][8].ENA
wrd => bs[6][9].ENA
wrd => bs[6][10].ENA
wrd => bs[6][11].ENA
wrd => bs[6][12].ENA
wrd => bs[6][13].ENA
wrd => bs[6][14].ENA
wrd => bs[6][15].ENA
wrd => bs[7][0].ENA
wrd => bs[7][2].ENA
wrd => bs[7][3].ENA
wrd => bs[7][4].ENA
wrd => bs[7][5].ENA
wrd => bs[7][6].ENA
wrd => bs[7][7].ENA
wrd => bs[7][8].ENA
wrd => bs[7][9].ENA
wrd => bs[7][10].ENA
wrd => bs[7][11].ENA
wrd => bs[7][12].ENA
wrd => bs[7][13].ENA
wrd => bs[7][14].ENA
wrd => bs[7][15].ENA
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
ei => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
di => bs.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => a.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
reti => bs.OUTPUTSELECT
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs.DATAB
d[0] => bs[1][0].DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs.DATAB
d[1] => bs[1][1].DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs.DATAB
d[2] => bs[1][2].DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs.DATAB
d[3] => bs[1][3].DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs.DATAB
d[4] => bs[1][4].DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs.DATAB
d[5] => bs[1][5].DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs.DATAB
d[6] => bs[1][6].DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs.DATAB
d[7] => bs[1][7].DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs.DATAB
d[8] => bs[1][8].DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs.DATAB
d[9] => bs[1][9].DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs.DATAB
d[10] => bs[1][10].DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs.DATAB
d[11] => bs[1][11].DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs.DATAB
d[12] => bs[1][12].DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs.DATAB
d[13] => bs[1][13].DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs.DATAB
d[14] => bs[1][14].DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs.DATAB
d[15] => bs[1][15].DATAB
addr_a[0] => Mux0.IN2
addr_a[0] => Mux1.IN2
addr_a[0] => Mux2.IN2
addr_a[0] => Mux3.IN2
addr_a[0] => Mux4.IN2
addr_a[0] => Mux5.IN2
addr_a[0] => Mux6.IN2
addr_a[0] => Mux7.IN2
addr_a[0] => Mux8.IN2
addr_a[0] => Mux9.IN2
addr_a[0] => Mux10.IN2
addr_a[0] => Mux11.IN2
addr_a[0] => Mux12.IN2
addr_a[0] => Mux13.IN2
addr_a[0] => Mux14.IN2
addr_a[0] => Mux15.IN2
addr_a[1] => Mux0.IN1
addr_a[1] => Mux1.IN1
addr_a[1] => Mux2.IN1
addr_a[1] => Mux3.IN1
addr_a[1] => Mux4.IN1
addr_a[1] => Mux5.IN1
addr_a[1] => Mux6.IN1
addr_a[1] => Mux7.IN1
addr_a[1] => Mux8.IN1
addr_a[1] => Mux9.IN1
addr_a[1] => Mux10.IN1
addr_a[1] => Mux11.IN1
addr_a[1] => Mux12.IN1
addr_a[1] => Mux13.IN1
addr_a[1] => Mux14.IN1
addr_a[1] => Mux15.IN1
addr_a[2] => Mux0.IN0
addr_a[2] => Mux1.IN0
addr_a[2] => Mux2.IN0
addr_a[2] => Mux3.IN0
addr_a[2] => Mux4.IN0
addr_a[2] => Mux5.IN0
addr_a[2] => Mux6.IN0
addr_a[2] => Mux7.IN0
addr_a[2] => Mux8.IN0
addr_a[2] => Mux9.IN0
addr_a[2] => Mux10.IN0
addr_a[2] => Mux11.IN0
addr_a[2] => Mux12.IN0
addr_a[2] => Mux13.IN0
addr_a[2] => Mux14.IN0
addr_a[2] => Mux15.IN0
addr_d[0] => Decoder0.IN2
addr_d[1] => Decoder0.IN1
addr_d[2] => Decoder0.IN0
exc_code[0] => Equal0.IN7
exc_code[0] => bs[2][0].DATAB
exc_code[1] => Equal0.IN6
exc_code[1] => bs[2][1].DATAB
exc_code[2] => Equal0.IN5
exc_code[2] => bs[2][2].DATAB
exc_code[3] => Equal0.IN4
exc_code[3] => bs[2][3].DATAB
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => a.OUTPUTSELECT
intr_sys => bs[0][0].OUTPUTSELECT
intr_sys => bs[0][1].OUTPUTSELECT
intr_sys => bs[0][2].OUTPUTSELECT
intr_sys => bs[0][3].OUTPUTSELECT
intr_sys => bs[0][4].OUTPUTSELECT
intr_sys => bs[0][5].OUTPUTSELECT
intr_sys => bs[0][6].OUTPUTSELECT
intr_sys => bs[0][7].OUTPUTSELECT
intr_sys => bs[0][8].OUTPUTSELECT
intr_sys => bs[0][9].OUTPUTSELECT
intr_sys => bs[0][10].OUTPUTSELECT
intr_sys => bs[0][11].OUTPUTSELECT
intr_sys => bs[0][12].OUTPUTSELECT
intr_sys => bs[0][13].OUTPUTSELECT
intr_sys => bs[0][14].OUTPUTSELECT
intr_sys => bs[0][15].OUTPUTSELECT
intr_sys => bs[1][0].OUTPUTSELECT
intr_sys => bs[1][1].OUTPUTSELECT
intr_sys => bs[1][2].OUTPUTSELECT
intr_sys => bs[1][3].OUTPUTSELECT
intr_sys => bs[1][4].OUTPUTSELECT
intr_sys => bs[1][5].OUTPUTSELECT
intr_sys => bs[1][6].OUTPUTSELECT
intr_sys => bs[1][7].OUTPUTSELECT
intr_sys => bs[1][8].OUTPUTSELECT
intr_sys => bs[1][9].OUTPUTSELECT
intr_sys => bs[1][10].OUTPUTSELECT
intr_sys => bs[1][11].OUTPUTSELECT
intr_sys => bs[1][12].OUTPUTSELECT
intr_sys => bs[1][13].OUTPUTSELECT
intr_sys => bs[1][14].OUTPUTSELECT
intr_sys => bs[1][15].OUTPUTSELECT
intr_sys => bs[2][0].OUTPUTSELECT
intr_sys => bs[2][1].OUTPUTSELECT
intr_sys => bs[2][2].OUTPUTSELECT
intr_sys => bs[2][3].OUTPUTSELECT
intr_sys => bs[2][4].OUTPUTSELECT
intr_sys => bs[2][5].OUTPUTSELECT
intr_sys => bs[2][6].OUTPUTSELECT
intr_sys => bs[2][7].OUTPUTSELECT
intr_sys => bs[2][8].OUTPUTSELECT
intr_sys => bs[2][9].OUTPUTSELECT
intr_sys => bs[2][10].OUTPUTSELECT
intr_sys => bs[2][11].OUTPUTSELECT
intr_sys => bs[2][12].OUTPUTSELECT
intr_sys => bs[2][13].OUTPUTSELECT
intr_sys => bs[2][14].OUTPUTSELECT
intr_sys => bs[2][15].OUTPUTSELECT
intr_sys => bs[3][0].OUTPUTSELECT
intr_sys => bs[3][1].OUTPUTSELECT
intr_sys => bs[3][2].OUTPUTSELECT
intr_sys => bs[3][3].OUTPUTSELECT
intr_sys => bs[3][4].OUTPUTSELECT
intr_sys => bs[3][5].OUTPUTSELECT
intr_sys => bs[3][6].OUTPUTSELECT
intr_sys => bs[3][7].OUTPUTSELECT
intr_sys => bs[3][8].OUTPUTSELECT
intr_sys => bs[3][9].OUTPUTSELECT
intr_sys => bs[3][10].OUTPUTSELECT
intr_sys => bs[3][11].OUTPUTSELECT
intr_sys => bs[3][12].OUTPUTSELECT
intr_sys => bs[3][13].OUTPUTSELECT
intr_sys => bs[3][14].OUTPUTSELECT
intr_sys => bs[3][15].OUTPUTSELECT
intr_sys => bs[7][1].OUTPUTSELECT
int_enable <= bs[7][1].DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
addr_m[0] => bs.DATAB
addr_m[1] => bs.DATAB
addr_m[2] => bs.DATAB
addr_m[3] => bs.DATAB
addr_m[4] => bs.DATAB
addr_m[5] => bs.DATAB
addr_m[6] => bs.DATAB
addr_m[7] => bs.DATAB
addr_m[8] => bs.DATAB
addr_m[9] => bs.DATAB
addr_m[10] => bs.DATAB
addr_m[11] => bs.DATAB
addr_m[12] => bs.DATAB
addr_m[13] => bs.DATAB
addr_m[14] => bs.DATAB
addr_m[15] => bs.DATAB


|sisa|proc:pro0|datapath:e0|alu:alu0
x[0] => memory_alu:memory_alu0.x[0]
x[0] => arith_alu:arith_alu0.x[0]
x[0] => cmp_alu:cmp_alu0.x[0]
x[0] => mul_alu:mul_alu0.x[0]
x[1] => memory_alu:memory_alu0.x[1]
x[1] => arith_alu:arith_alu0.x[1]
x[1] => cmp_alu:cmp_alu0.x[1]
x[1] => mul_alu:mul_alu0.x[1]
x[2] => memory_alu:memory_alu0.x[2]
x[2] => arith_alu:arith_alu0.x[2]
x[2] => cmp_alu:cmp_alu0.x[2]
x[2] => mul_alu:mul_alu0.x[2]
x[3] => memory_alu:memory_alu0.x[3]
x[3] => arith_alu:arith_alu0.x[3]
x[3] => cmp_alu:cmp_alu0.x[3]
x[3] => mul_alu:mul_alu0.x[3]
x[4] => memory_alu:memory_alu0.x[4]
x[4] => arith_alu:arith_alu0.x[4]
x[4] => cmp_alu:cmp_alu0.x[4]
x[4] => mul_alu:mul_alu0.x[4]
x[5] => memory_alu:memory_alu0.x[5]
x[5] => arith_alu:arith_alu0.x[5]
x[5] => cmp_alu:cmp_alu0.x[5]
x[5] => mul_alu:mul_alu0.x[5]
x[6] => memory_alu:memory_alu0.x[6]
x[6] => arith_alu:arith_alu0.x[6]
x[6] => cmp_alu:cmp_alu0.x[6]
x[6] => mul_alu:mul_alu0.x[6]
x[7] => memory_alu:memory_alu0.x[7]
x[7] => arith_alu:arith_alu0.x[7]
x[7] => cmp_alu:cmp_alu0.x[7]
x[7] => mul_alu:mul_alu0.x[7]
x[8] => memory_alu:memory_alu0.x[8]
x[8] => arith_alu:arith_alu0.x[8]
x[8] => cmp_alu:cmp_alu0.x[8]
x[8] => mul_alu:mul_alu0.x[8]
x[9] => memory_alu:memory_alu0.x[9]
x[9] => arith_alu:arith_alu0.x[9]
x[9] => cmp_alu:cmp_alu0.x[9]
x[9] => mul_alu:mul_alu0.x[9]
x[10] => memory_alu:memory_alu0.x[10]
x[10] => arith_alu:arith_alu0.x[10]
x[10] => cmp_alu:cmp_alu0.x[10]
x[10] => mul_alu:mul_alu0.x[10]
x[11] => memory_alu:memory_alu0.x[11]
x[11] => arith_alu:arith_alu0.x[11]
x[11] => cmp_alu:cmp_alu0.x[11]
x[11] => mul_alu:mul_alu0.x[11]
x[12] => memory_alu:memory_alu0.x[12]
x[12] => arith_alu:arith_alu0.x[12]
x[12] => cmp_alu:cmp_alu0.x[12]
x[12] => mul_alu:mul_alu0.x[12]
x[13] => memory_alu:memory_alu0.x[13]
x[13] => arith_alu:arith_alu0.x[13]
x[13] => cmp_alu:cmp_alu0.x[13]
x[13] => mul_alu:mul_alu0.x[13]
x[14] => memory_alu:memory_alu0.x[14]
x[14] => arith_alu:arith_alu0.x[14]
x[14] => cmp_alu:cmp_alu0.x[14]
x[14] => mul_alu:mul_alu0.x[14]
x[15] => memory_alu:memory_alu0.x[15]
x[15] => arith_alu:arith_alu0.x[15]
x[15] => cmp_alu:cmp_alu0.x[15]
x[15] => mul_alu:mul_alu0.x[15]
y[0] => Equal0.IN31
y[0] => memory_alu:memory_alu0.y[0]
y[0] => arith_alu:arith_alu0.y[0]
y[0] => cmp_alu:cmp_alu0.y[0]
y[0] => mul_alu:mul_alu0.y[0]
y[1] => Equal0.IN30
y[1] => memory_alu:memory_alu0.y[1]
y[1] => arith_alu:arith_alu0.y[1]
y[1] => cmp_alu:cmp_alu0.y[1]
y[1] => mul_alu:mul_alu0.y[1]
y[2] => Equal0.IN29
y[2] => memory_alu:memory_alu0.y[2]
y[2] => arith_alu:arith_alu0.y[2]
y[2] => cmp_alu:cmp_alu0.y[2]
y[2] => mul_alu:mul_alu0.y[2]
y[3] => Equal0.IN28
y[3] => memory_alu:memory_alu0.y[3]
y[3] => arith_alu:arith_alu0.y[3]
y[3] => cmp_alu:cmp_alu0.y[3]
y[3] => mul_alu:mul_alu0.y[3]
y[4] => Equal0.IN27
y[4] => memory_alu:memory_alu0.y[4]
y[4] => arith_alu:arith_alu0.y[4]
y[4] => cmp_alu:cmp_alu0.y[4]
y[4] => mul_alu:mul_alu0.y[4]
y[5] => Equal0.IN26
y[5] => memory_alu:memory_alu0.y[5]
y[5] => arith_alu:arith_alu0.y[5]
y[5] => cmp_alu:cmp_alu0.y[5]
y[5] => mul_alu:mul_alu0.y[5]
y[6] => Equal0.IN25
y[6] => memory_alu:memory_alu0.y[6]
y[6] => arith_alu:arith_alu0.y[6]
y[6] => cmp_alu:cmp_alu0.y[6]
y[6] => mul_alu:mul_alu0.y[6]
y[7] => Equal0.IN24
y[7] => memory_alu:memory_alu0.y[7]
y[7] => arith_alu:arith_alu0.y[7]
y[7] => cmp_alu:cmp_alu0.y[7]
y[7] => mul_alu:mul_alu0.y[7]
y[8] => Equal0.IN23
y[8] => memory_alu:memory_alu0.y[8]
y[8] => arith_alu:arith_alu0.y[8]
y[8] => cmp_alu:cmp_alu0.y[8]
y[8] => mul_alu:mul_alu0.y[8]
y[9] => Equal0.IN22
y[9] => memory_alu:memory_alu0.y[9]
y[9] => arith_alu:arith_alu0.y[9]
y[9] => cmp_alu:cmp_alu0.y[9]
y[9] => mul_alu:mul_alu0.y[9]
y[10] => Equal0.IN21
y[10] => memory_alu:memory_alu0.y[10]
y[10] => arith_alu:arith_alu0.y[10]
y[10] => cmp_alu:cmp_alu0.y[10]
y[10] => mul_alu:mul_alu0.y[10]
y[11] => Equal0.IN20
y[11] => memory_alu:memory_alu0.y[11]
y[11] => arith_alu:arith_alu0.y[11]
y[11] => cmp_alu:cmp_alu0.y[11]
y[11] => mul_alu:mul_alu0.y[11]
y[12] => Equal0.IN19
y[12] => memory_alu:memory_alu0.y[12]
y[12] => arith_alu:arith_alu0.y[12]
y[12] => cmp_alu:cmp_alu0.y[12]
y[12] => mul_alu:mul_alu0.y[12]
y[13] => Equal0.IN18
y[13] => memory_alu:memory_alu0.y[13]
y[13] => arith_alu:arith_alu0.y[13]
y[13] => cmp_alu:cmp_alu0.y[13]
y[13] => mul_alu:mul_alu0.y[13]
y[14] => Equal0.IN17
y[14] => memory_alu:memory_alu0.y[14]
y[14] => arith_alu:arith_alu0.y[14]
y[14] => cmp_alu:cmp_alu0.y[14]
y[14] => mul_alu:mul_alu0.y[14]
y[15] => Equal0.IN16
y[15] => memory_alu:memory_alu0.y[15]
y[15] => arith_alu:arith_alu0.y[15]
y[15] => cmp_alu:cmp_alu0.y[15]
y[15] => mul_alu:mul_alu0.y[15]
op[0] => Mux0.IN6
op[0] => Mux1.IN6
op[0] => Mux2.IN6
op[0] => Mux3.IN6
op[0] => Mux4.IN6
op[0] => Mux5.IN6
op[0] => Mux6.IN6
op[0] => Mux7.IN6
op[0] => Mux8.IN6
op[0] => Mux9.IN6
op[0] => Mux10.IN6
op[0] => Mux11.IN6
op[0] => Mux12.IN6
op[0] => Mux13.IN6
op[0] => Mux14.IN6
op[0] => Mux15.IN6
op[0] => Mux16.IN9
op[1] => Mux0.IN5
op[1] => Mux1.IN5
op[1] => Mux2.IN5
op[1] => Mux3.IN5
op[1] => Mux4.IN5
op[1] => Mux5.IN5
op[1] => Mux6.IN5
op[1] => Mux7.IN5
op[1] => Mux8.IN5
op[1] => Mux9.IN5
op[1] => Mux10.IN5
op[1] => Mux11.IN5
op[1] => Mux12.IN5
op[1] => Mux13.IN5
op[1] => Mux14.IN5
op[1] => Mux15.IN5
op[1] => Mux16.IN8
op[2] => Mux0.IN4
op[2] => Mux1.IN4
op[2] => Mux2.IN4
op[2] => Mux3.IN4
op[2] => Mux4.IN4
op[2] => Mux5.IN4
op[2] => Mux6.IN4
op[2] => Mux7.IN4
op[2] => Mux8.IN4
op[2] => Mux9.IN4
op[2] => Mux10.IN4
op[2] => Mux11.IN4
op[2] => Mux12.IN4
op[2] => Mux13.IN4
op[2] => Mux14.IN4
op[2] => Mux15.IN4
op[2] => Mux16.IN7
f[0] => memory_alu:memory_alu0.f[0]
f[0] => arith_alu:arith_alu0.f[0]
f[0] => cmp_alu:cmp_alu0.f[0]
f[0] => mul_alu:mul_alu0.f[0]
f[1] => memory_alu:memory_alu0.f[1]
f[1] => arith_alu:arith_alu0.f[1]
f[1] => cmp_alu:cmp_alu0.f[1]
f[1] => mul_alu:mul_alu0.f[1]
f[2] => memory_alu:memory_alu0.f[2]
f[2] => arith_alu:arith_alu0.f[2]
f[2] => cmp_alu:cmp_alu0.f[2]
f[2] => mul_alu:mul_alu0.f[2]
f[3] => memory_alu:memory_alu0.f[3]
f[3] => arith_alu:arith_alu0.f[3]
f[3] => cmp_alu:cmp_alu0.f[3]
f[3] => mul_alu:mul_alu0.f[3]
f[4] => memory_alu:memory_alu0.f[4]
f[4] => arith_alu:arith_alu0.f[4]
f[4] => cmp_alu:cmp_alu0.f[4]
f[4] => mul_alu:mul_alu0.f[4]
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
div_zero <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
w[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|memory_alu:memory_alu0
x[0] => Mux15.IN29
x[0] => Mux15.IN30
x[1] => Mux14.IN29
x[1] => Mux14.IN30
x[2] => Mux13.IN29
x[2] => Mux13.IN30
x[3] => Mux12.IN29
x[3] => Mux12.IN30
x[4] => Mux11.IN29
x[4] => Mux11.IN30
x[5] => Mux10.IN29
x[5] => Mux10.IN30
x[6] => Mux9.IN29
x[6] => Mux9.IN30
x[7] => Mux8.IN29
x[7] => Mux8.IN30
x[8] => Mux7.IN29
x[9] => Mux6.IN29
x[10] => Mux5.IN29
x[11] => Mux4.IN29
x[12] => Mux3.IN29
x[13] => Mux2.IN29
x[14] => Mux1.IN29
x[15] => Mux0.IN29
y[0] => Mux7.IN31
y[0] => Mux15.IN31
y[1] => Mux6.IN31
y[1] => Mux14.IN31
y[2] => Mux5.IN31
y[2] => Mux13.IN31
y[3] => Mux4.IN31
y[3] => Mux12.IN31
y[4] => Mux3.IN31
y[4] => Mux11.IN31
y[5] => Mux2.IN31
y[5] => Mux10.IN31
y[6] => Mux1.IN31
y[6] => Mux9.IN31
y[7] => Mux0.IN31
y[7] => Mux8.IN31
y[8] => Mux7.IN30
y[9] => Mux6.IN30
y[10] => Mux5.IN30
y[11] => Mux4.IN30
y[12] => Mux3.IN30
y[13] => Mux2.IN30
y[14] => Mux1.IN30
y[15] => Mux0.IN30
f[0] => Mux0.IN36
f[0] => Mux1.IN36
f[0] => Mux2.IN36
f[0] => Mux3.IN36
f[0] => Mux4.IN36
f[0] => Mux5.IN36
f[0] => Mux6.IN36
f[0] => Mux7.IN36
f[0] => Mux8.IN36
f[0] => Mux9.IN36
f[0] => Mux10.IN36
f[0] => Mux11.IN36
f[0] => Mux12.IN36
f[0] => Mux13.IN36
f[0] => Mux14.IN36
f[0] => Mux15.IN36
f[1] => Mux0.IN35
f[1] => Mux1.IN35
f[1] => Mux2.IN35
f[1] => Mux3.IN35
f[1] => Mux4.IN35
f[1] => Mux5.IN35
f[1] => Mux6.IN35
f[1] => Mux7.IN35
f[1] => Mux8.IN35
f[1] => Mux9.IN35
f[1] => Mux10.IN35
f[1] => Mux11.IN35
f[1] => Mux12.IN35
f[1] => Mux13.IN35
f[1] => Mux14.IN35
f[1] => Mux15.IN35
f[2] => Mux0.IN34
f[2] => Mux1.IN34
f[2] => Mux2.IN34
f[2] => Mux3.IN34
f[2] => Mux4.IN34
f[2] => Mux5.IN34
f[2] => Mux6.IN34
f[2] => Mux7.IN34
f[2] => Mux8.IN34
f[2] => Mux9.IN34
f[2] => Mux10.IN34
f[2] => Mux11.IN34
f[2] => Mux12.IN34
f[2] => Mux13.IN34
f[2] => Mux14.IN34
f[2] => Mux15.IN34
f[3] => Mux0.IN33
f[3] => Mux1.IN33
f[3] => Mux2.IN33
f[3] => Mux3.IN33
f[3] => Mux4.IN33
f[3] => Mux5.IN33
f[3] => Mux6.IN33
f[3] => Mux7.IN33
f[3] => Mux8.IN33
f[3] => Mux9.IN33
f[3] => Mux10.IN33
f[3] => Mux11.IN33
f[3] => Mux12.IN33
f[3] => Mux13.IN33
f[3] => Mux14.IN33
f[3] => Mux15.IN33
f[4] => Mux0.IN32
f[4] => Mux1.IN32
f[4] => Mux2.IN32
f[4] => Mux3.IN32
f[4] => Mux4.IN32
f[4] => Mux5.IN32
f[4] => Mux6.IN32
f[4] => Mux7.IN32
f[4] => Mux8.IN32
f[4] => Mux9.IN32
f[4] => Mux10.IN32
f[4] => Mux11.IN32
f[4] => Mux12.IN32
f[4] => Mux13.IN32
f[4] => Mux14.IN32
f[4] => Mux15.IN32
w[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|arith_alu:arith_alu0
x[0] => ShiftRight0.IN21
x[0] => ShiftLeft0.IN16
x[0] => ShiftRight1.IN23
x[0] => Add2.IN32
x[0] => Add3.IN16
x[0] => w.IN0
x[0] => w.IN0
x[0] => w.IN0
x[0] => w.DATAB
x[1] => ShiftRight0.IN20
x[1] => ShiftLeft0.IN15
x[1] => ShiftRight1.IN22
x[1] => Add2.IN31
x[1] => Add3.IN15
x[1] => w.IN0
x[1] => w.IN0
x[1] => w.IN0
x[1] => w.DATAB
x[2] => ShiftRight0.IN19
x[2] => ShiftLeft0.IN14
x[2] => ShiftRight1.IN21
x[2] => Add2.IN30
x[2] => Add3.IN14
x[2] => w.IN0
x[2] => w.IN0
x[2] => w.IN0
x[2] => w.DATAB
x[3] => ShiftRight0.IN18
x[3] => ShiftLeft0.IN13
x[3] => ShiftRight1.IN20
x[3] => Add2.IN29
x[3] => Add3.IN13
x[3] => w.IN0
x[3] => w.IN0
x[3] => w.IN0
x[3] => w.DATAB
x[4] => ShiftRight0.IN17
x[4] => ShiftLeft0.IN12
x[4] => ShiftRight1.IN19
x[4] => Add2.IN28
x[4] => Add3.IN12
x[4] => w.IN0
x[4] => w.IN0
x[4] => w.IN0
x[4] => w.DATAB
x[5] => ShiftRight0.IN16
x[5] => ShiftLeft0.IN11
x[5] => ShiftRight1.IN18
x[5] => Add2.IN27
x[5] => Add3.IN11
x[5] => w.IN0
x[5] => w.IN0
x[5] => w.IN0
x[5] => w.DATAB
x[6] => ShiftRight0.IN15
x[6] => ShiftLeft0.IN10
x[6] => ShiftRight1.IN17
x[6] => Add2.IN26
x[6] => Add3.IN10
x[6] => w.IN0
x[6] => w.IN0
x[6] => w.IN0
x[6] => w.DATAB
x[7] => ShiftRight0.IN14
x[7] => ShiftLeft0.IN9
x[7] => ShiftRight1.IN16
x[7] => Add2.IN25
x[7] => Add3.IN9
x[7] => w.IN0
x[7] => w.IN0
x[7] => w.IN0
x[7] => w.DATAB
x[8] => ShiftRight0.IN13
x[8] => ShiftLeft0.IN8
x[8] => ShiftRight1.IN15
x[8] => Add2.IN24
x[8] => Add3.IN8
x[8] => w.IN0
x[8] => w.IN0
x[8] => w.IN0
x[8] => w.DATAB
x[9] => ShiftRight0.IN12
x[9] => ShiftLeft0.IN7
x[9] => ShiftRight1.IN14
x[9] => Add2.IN23
x[9] => Add3.IN7
x[9] => w.IN0
x[9] => w.IN0
x[9] => w.IN0
x[9] => w.DATAB
x[10] => ShiftRight0.IN11
x[10] => ShiftLeft0.IN6
x[10] => ShiftRight1.IN13
x[10] => Add2.IN22
x[10] => Add3.IN6
x[10] => w.IN0
x[10] => w.IN0
x[10] => w.IN0
x[10] => w.DATAB
x[11] => ShiftRight0.IN10
x[11] => ShiftLeft0.IN5
x[11] => ShiftRight1.IN12
x[11] => Add2.IN21
x[11] => Add3.IN5
x[11] => w.IN0
x[11] => w.IN0
x[11] => w.IN0
x[11] => w.DATAB
x[12] => ShiftRight0.IN9
x[12] => ShiftLeft0.IN4
x[12] => ShiftRight1.IN11
x[12] => Add2.IN20
x[12] => Add3.IN4
x[12] => w.IN0
x[12] => w.IN0
x[12] => w.IN0
x[12] => w.DATAB
x[13] => ShiftRight0.IN8
x[13] => ShiftLeft0.IN3
x[13] => ShiftRight1.IN10
x[13] => Add2.IN19
x[13] => Add3.IN3
x[13] => w.IN0
x[13] => w.IN0
x[13] => w.IN0
x[13] => w.DATAB
x[14] => ShiftRight0.IN7
x[14] => ShiftLeft0.IN2
x[14] => ShiftRight1.IN9
x[14] => Add2.IN18
x[14] => Add3.IN2
x[14] => w.IN0
x[14] => w.IN0
x[14] => w.IN0
x[14] => w.DATAB
x[15] => ShiftRight0.IN5
x[15] => ShiftRight0.IN6
x[15] => ShiftLeft0.IN1
x[15] => ShiftRight1.IN8
x[15] => Add2.IN17
x[15] => Add3.IN1
x[15] => w.IN0
x[15] => w.IN0
x[15] => w.IN0
x[15] => w.DATAB
y[0] => w.IN0
y[0] => ShiftLeft0.IN21
y[0] => Add3.IN32
y[0] => w.IN1
y[0] => w.IN1
y[0] => w.IN1
y[0] => Add1.IN12
y[0] => Add2.IN5
y[1] => w.IN0
y[1] => ShiftLeft0.IN20
y[1] => Add3.IN31
y[1] => w.IN1
y[1] => w.IN1
y[1] => w.IN1
y[1] => Add1.IN11
y[1] => Add2.IN4
y[2] => w.IN0
y[2] => ShiftLeft0.IN19
y[2] => Add3.IN30
y[2] => w.IN1
y[2] => w.IN1
y[2] => w.IN1
y[2] => Add1.IN10
y[2] => Add2.IN3
y[3] => w.IN0
y[3] => ShiftLeft0.IN18
y[3] => Add3.IN29
y[3] => w.IN1
y[3] => w.IN1
y[3] => w.IN1
y[3] => Add1.IN9
y[3] => Add2.IN2
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => ShiftLeft0.IN17
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => w.OUTPUTSELECT
y[4] => Add3.IN28
y[4] => w.IN1
y[4] => w.IN1
y[4] => w.IN1
y[4] => Add0.IN9
y[4] => Add1.IN7
y[4] => Add1.IN8
y[4] => w.IN1
y[4] => Add2.IN1
y[4] => Add1.IN15
y[5] => Add3.IN27
y[5] => w.IN1
y[5] => w.IN1
y[5] => w.IN1
y[5] => Add2.IN16
y[6] => Add3.IN26
y[6] => w.IN1
y[6] => w.IN1
y[6] => w.IN1
y[6] => Add2.IN15
y[7] => Add3.IN25
y[7] => w.IN1
y[7] => w.IN1
y[7] => w.IN1
y[7] => Add2.IN14
y[8] => Add3.IN24
y[8] => w.IN1
y[8] => w.IN1
y[8] => w.IN1
y[8] => Add2.IN13
y[9] => Add3.IN23
y[9] => w.IN1
y[9] => w.IN1
y[9] => w.IN1
y[9] => Add2.IN12
y[10] => Add3.IN22
y[10] => w.IN1
y[10] => w.IN1
y[10] => w.IN1
y[10] => Add2.IN11
y[11] => Add3.IN21
y[11] => w.IN1
y[11] => w.IN1
y[11] => w.IN1
y[11] => Add2.IN10
y[12] => Add3.IN20
y[12] => w.IN1
y[12] => w.IN1
y[12] => w.IN1
y[12] => Add2.IN9
y[13] => Add3.IN19
y[13] => w.IN1
y[13] => w.IN1
y[13] => w.IN1
y[13] => Add2.IN8
y[14] => Add3.IN18
y[14] => w.IN1
y[14] => w.IN1
y[14] => w.IN1
y[14] => Add2.IN7
y[15] => Add3.IN17
y[15] => w.IN1
y[15] => w.IN1
y[15] => w.IN1
y[15] => Add2.IN6
f[0] => Equal0.IN9
f[0] => Equal1.IN9
f[0] => Equal2.IN9
f[0] => Equal3.IN9
f[0] => Equal4.IN9
f[0] => Equal5.IN9
f[0] => Equal6.IN9
f[0] => Equal7.IN9
f[1] => Equal0.IN8
f[1] => Equal1.IN8
f[1] => Equal2.IN8
f[1] => Equal3.IN8
f[1] => Equal4.IN8
f[1] => Equal5.IN8
f[1] => Equal6.IN8
f[1] => Equal7.IN8
f[2] => Equal0.IN7
f[2] => Equal1.IN7
f[2] => Equal2.IN7
f[2] => Equal3.IN7
f[2] => Equal4.IN7
f[2] => Equal5.IN7
f[2] => Equal6.IN7
f[2] => Equal7.IN7
f[3] => Equal0.IN6
f[3] => Equal1.IN6
f[3] => Equal2.IN6
f[3] => Equal3.IN6
f[3] => Equal4.IN6
f[3] => Equal5.IN6
f[3] => Equal6.IN6
f[3] => Equal7.IN6
f[4] => Equal0.IN5
f[4] => Equal1.IN5
f[4] => Equal2.IN5
f[4] => Equal3.IN5
f[4] => Equal4.IN5
f[4] => Equal5.IN5
f[4] => Equal6.IN5
f[4] => Equal7.IN5
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:pro0|datapath:e0|alu:alu0|cmp_alu:cmp_alu0
x[0] => LessThan0.IN16
x[0] => LessThan1.IN16
x[0] => Equal3.IN15
x[0] => LessThan2.IN16
x[0] => LessThan3.IN16
x[1] => LessThan0.IN15
x[1] => LessThan1.IN15
x[1] => Equal3.IN14
x[1] => LessThan2.IN15
x[1] => LessThan3.IN15
x[2] => LessThan0.IN14
x[2] => LessThan1.IN14
x[2] => Equal3.IN13
x[2] => LessThan2.IN14
x[2] => LessThan3.IN14
x[3] => LessThan0.IN13
x[3] => LessThan1.IN13
x[3] => Equal3.IN12
x[3] => LessThan2.IN13
x[3] => LessThan3.IN13
x[4] => LessThan0.IN12
x[4] => LessThan1.IN12
x[4] => Equal3.IN11
x[4] => LessThan2.IN12
x[4] => LessThan3.IN12
x[5] => LessThan0.IN11
x[5] => LessThan1.IN11
x[5] => Equal3.IN10
x[5] => LessThan2.IN11
x[5] => LessThan3.IN11
x[6] => LessThan0.IN10
x[6] => LessThan1.IN10
x[6] => Equal3.IN9
x[6] => LessThan2.IN10
x[6] => LessThan3.IN10
x[7] => LessThan0.IN9
x[7] => LessThan1.IN9
x[7] => Equal3.IN8
x[7] => LessThan2.IN9
x[7] => LessThan3.IN9
x[8] => LessThan0.IN8
x[8] => LessThan1.IN8
x[8] => Equal3.IN7
x[8] => LessThan2.IN8
x[8] => LessThan3.IN8
x[9] => LessThan0.IN7
x[9] => LessThan1.IN7
x[9] => Equal3.IN6
x[9] => LessThan2.IN7
x[9] => LessThan3.IN7
x[10] => LessThan0.IN6
x[10] => LessThan1.IN6
x[10] => Equal3.IN5
x[10] => LessThan2.IN6
x[10] => LessThan3.IN6
x[11] => LessThan0.IN5
x[11] => LessThan1.IN5
x[11] => Equal3.IN4
x[11] => LessThan2.IN5
x[11] => LessThan3.IN5
x[12] => LessThan0.IN4
x[12] => LessThan1.IN4
x[12] => Equal3.IN3
x[12] => LessThan2.IN4
x[12] => LessThan3.IN4
x[13] => LessThan0.IN3
x[13] => LessThan1.IN3
x[13] => Equal3.IN2
x[13] => LessThan2.IN3
x[13] => LessThan3.IN3
x[14] => LessThan0.IN2
x[14] => LessThan1.IN2
x[14] => Equal3.IN1
x[14] => LessThan2.IN2
x[14] => LessThan3.IN2
x[15] => LessThan0.IN1
x[15] => LessThan1.IN1
x[15] => Equal3.IN0
x[15] => LessThan2.IN1
x[15] => LessThan3.IN1
y[0] => LessThan0.IN32
y[0] => LessThan1.IN32
y[0] => Equal3.IN31
y[0] => LessThan2.IN32
y[0] => LessThan3.IN32
y[1] => LessThan0.IN31
y[1] => LessThan1.IN31
y[1] => Equal3.IN30
y[1] => LessThan2.IN31
y[1] => LessThan3.IN31
y[2] => LessThan0.IN30
y[2] => LessThan1.IN30
y[2] => Equal3.IN29
y[2] => LessThan2.IN30
y[2] => LessThan3.IN30
y[3] => LessThan0.IN29
y[3] => LessThan1.IN29
y[3] => Equal3.IN28
y[3] => LessThan2.IN29
y[3] => LessThan3.IN29
y[4] => LessThan0.IN28
y[4] => LessThan1.IN28
y[4] => Equal3.IN27
y[4] => LessThan2.IN28
y[4] => LessThan3.IN28
y[5] => LessThan0.IN27
y[5] => LessThan1.IN27
y[5] => Equal3.IN26
y[5] => LessThan2.IN27
y[5] => LessThan3.IN27
y[6] => LessThan0.IN26
y[6] => LessThan1.IN26
y[6] => Equal3.IN25
y[6] => LessThan2.IN26
y[6] => LessThan3.IN26
y[7] => LessThan0.IN25
y[7] => LessThan1.IN25
y[7] => Equal3.IN24
y[7] => LessThan2.IN25
y[7] => LessThan3.IN25
y[8] => LessThan0.IN24
y[8] => LessThan1.IN24
y[8] => Equal3.IN23
y[8] => LessThan2.IN24
y[8] => LessThan3.IN24
y[9] => LessThan0.IN23
y[9] => LessThan1.IN23
y[9] => Equal3.IN22
y[9] => LessThan2.IN23
y[9] => LessThan3.IN23
y[10] => LessThan0.IN22
y[10] => LessThan1.IN22
y[10] => Equal3.IN21
y[10] => LessThan2.IN22
y[10] => LessThan3.IN22
y[11] => LessThan0.IN21
y[11] => LessThan1.IN21
y[11] => Equal3.IN20
y[11] => LessThan2.IN21
y[11] => LessThan3.IN21
y[12] => LessThan0.IN20
y[12] => LessThan1.IN20
y[12] => Equal3.IN19
y[12] => LessThan2.IN20
y[12] => LessThan3.IN20
y[13] => LessThan0.IN19
y[13] => LessThan1.IN19
y[13] => Equal3.IN18
y[13] => LessThan2.IN19
y[13] => LessThan3.IN19
y[14] => LessThan0.IN18
y[14] => LessThan1.IN18
y[14] => Equal3.IN17
y[14] => LessThan2.IN18
y[14] => LessThan3.IN18
y[15] => LessThan0.IN17
y[15] => LessThan1.IN17
y[15] => Equal3.IN16
y[15] => LessThan2.IN17
y[15] => LessThan3.IN17
f[0] => Equal0.IN9
f[0] => Equal1.IN9
f[0] => Equal2.IN9
f[0] => Equal4.IN9
f[0] => Equal5.IN9
f[1] => Equal0.IN8
f[1] => Equal1.IN8
f[1] => Equal2.IN8
f[1] => Equal4.IN8
f[1] => Equal5.IN8
f[2] => Equal0.IN7
f[2] => Equal1.IN7
f[2] => Equal2.IN7
f[2] => Equal4.IN7
f[2] => Equal5.IN7
f[3] => Equal0.IN6
f[3] => Equal1.IN6
f[3] => Equal2.IN6
f[3] => Equal4.IN6
f[3] => Equal5.IN6
f[4] => Equal0.IN5
f[4] => Equal1.IN5
f[4] => Equal2.IN5
f[4] => Equal4.IN5
f[4] => Equal5.IN5
w[0] <= res.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= <GND>
w[2] <= <GND>
w[3] <= <GND>
w[4] <= <GND>
w[5] <= <GND>
w[6] <= <GND>
w[7] <= <GND>
w[8] <= <GND>
w[9] <= <GND>
w[10] <= <GND>
w[11] <= <GND>
w[12] <= <GND>
w[13] <= <GND>
w[14] <= <GND>
w[15] <= <GND>


|sisa|proc:pro0|datapath:e0|alu:alu0|mul_alu:mul_alu0
x[0] => Div0.IN15
x[0] => Div1.IN15
x[0] => Mult0.IN15
x[0] => Mult1.IN15
x[1] => Div0.IN14
x[1] => Div1.IN14
x[1] => Mult0.IN14
x[1] => Mult1.IN14
x[2] => Div0.IN13
x[2] => Div1.IN13
x[2] => Mult0.IN13
x[2] => Mult1.IN13
x[3] => Div0.IN12
x[3] => Div1.IN12
x[3] => Mult0.IN12
x[3] => Mult1.IN12
x[4] => Div0.IN11
x[4] => Div1.IN11
x[4] => Mult0.IN11
x[4] => Mult1.IN11
x[5] => Div0.IN10
x[5] => Div1.IN10
x[5] => Mult0.IN10
x[5] => Mult1.IN10
x[6] => Div0.IN9
x[6] => Div1.IN9
x[6] => Mult0.IN9
x[6] => Mult1.IN9
x[7] => Div0.IN8
x[7] => Div1.IN8
x[7] => Mult0.IN8
x[7] => Mult1.IN8
x[8] => Div0.IN7
x[8] => Div1.IN7
x[8] => Mult0.IN7
x[8] => Mult1.IN7
x[9] => Div0.IN6
x[9] => Div1.IN6
x[9] => Mult0.IN6
x[9] => Mult1.IN6
x[10] => Div0.IN5
x[10] => Div1.IN5
x[10] => Mult0.IN5
x[10] => Mult1.IN5
x[11] => Div0.IN4
x[11] => Div1.IN4
x[11] => Mult0.IN4
x[11] => Mult1.IN4
x[12] => Div0.IN3
x[12] => Div1.IN3
x[12] => Mult0.IN3
x[12] => Mult1.IN3
x[13] => Div0.IN2
x[13] => Div1.IN2
x[13] => Mult0.IN2
x[13] => Mult1.IN2
x[14] => Div0.IN1
x[14] => Div1.IN1
x[14] => Mult0.IN1
x[14] => Mult1.IN1
x[15] => Div0.IN0
x[15] => Div1.IN0
x[15] => Mult0.IN0
x[15] => Mult1.IN0
y[0] => Div0.IN31
y[0] => Div1.IN31
y[0] => Mult0.IN31
y[0] => Mult1.IN31
y[0] => Equal5.IN33
y[1] => Div0.IN30
y[1] => Div1.IN30
y[1] => Mult0.IN30
y[1] => Mult1.IN30
y[1] => Equal5.IN32
y[2] => Div0.IN29
y[2] => Div1.IN29
y[2] => Mult0.IN29
y[2] => Mult1.IN29
y[2] => Equal5.IN31
y[3] => Div0.IN28
y[3] => Div1.IN28
y[3] => Mult0.IN28
y[3] => Mult1.IN28
y[3] => Equal5.IN30
y[4] => Div0.IN27
y[4] => Div1.IN27
y[4] => Mult0.IN27
y[4] => Mult1.IN27
y[4] => Equal5.IN29
y[5] => Div0.IN26
y[5] => Div1.IN26
y[5] => Mult0.IN26
y[5] => Mult1.IN26
y[5] => Equal5.IN28
y[6] => Div0.IN25
y[6] => Div1.IN25
y[6] => Mult0.IN25
y[6] => Mult1.IN25
y[6] => Equal5.IN27
y[7] => Div0.IN24
y[7] => Div1.IN24
y[7] => Mult0.IN24
y[7] => Mult1.IN24
y[7] => Equal5.IN26
y[8] => Div0.IN23
y[8] => Div1.IN23
y[8] => Mult0.IN23
y[8] => Mult1.IN23
y[8] => Equal5.IN25
y[9] => Div0.IN22
y[9] => Div1.IN22
y[9] => Mult0.IN22
y[9] => Mult1.IN22
y[9] => Equal5.IN24
y[10] => Div0.IN21
y[10] => Div1.IN21
y[10] => Mult0.IN21
y[10] => Mult1.IN21
y[10] => Equal5.IN23
y[11] => Div0.IN20
y[11] => Div1.IN20
y[11] => Mult0.IN20
y[11] => Mult1.IN20
y[11] => Equal5.IN22
y[12] => Div0.IN19
y[12] => Div1.IN19
y[12] => Mult0.IN19
y[12] => Mult1.IN19
y[12] => Equal5.IN21
y[13] => Div0.IN18
y[13] => Div1.IN18
y[13] => Mult0.IN18
y[13] => Mult1.IN18
y[13] => Equal5.IN20
y[14] => Div0.IN17
y[14] => Div1.IN17
y[14] => Mult0.IN17
y[14] => Mult1.IN17
y[14] => Equal5.IN19
y[15] => Div0.IN16
y[15] => Div1.IN16
y[15] => Mult0.IN16
y[15] => Mult1.IN16
y[15] => Equal5.IN18
f[0] => Equal0.IN9
f[0] => Equal1.IN9
f[0] => Equal2.IN9
f[0] => Equal3.IN9
f[0] => Equal4.IN9
f[1] => Equal0.IN8
f[1] => Equal1.IN8
f[1] => Equal2.IN8
f[1] => Equal3.IN8
f[1] => Equal4.IN8
f[2] => Equal0.IN7
f[2] => Equal1.IN7
f[2] => Equal2.IN7
f[2] => Equal3.IN7
f[2] => Equal4.IN7
f[3] => Equal0.IN6
f[3] => Equal1.IN6
f[3] => Equal2.IN6
f[3] => Equal3.IN6
f[3] => Equal4.IN6
f[4] => Equal0.IN5
f[4] => Equal1.IN5
f[4] => Equal2.IN5
f[4] => Equal3.IN5
f[4] => Equal4.IN5
div_zero <= div_zero.DB_MAX_OUTPUT_PORT_TYPE
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io
boot => keyboard_controller:keyboard.reset
boot => interruptores:sw0.boot
boot => timer:tmr0.boot
boot => pulsadores:key0.boot
boot => interrupt_controller:int0.boot
CLOCK_50 => keyboard_controller:keyboard.clk
CLOCK_50 => rd_io[0]~reg0.CLK
CLOCK_50 => rd_io[1]~reg0.CLK
CLOCK_50 => rd_io[2]~reg0.CLK
CLOCK_50 => rd_io[3]~reg0.CLK
CLOCK_50 => rd_io[4]~reg0.CLK
CLOCK_50 => rd_io[5]~reg0.CLK
CLOCK_50 => rd_io[6]~reg0.CLK
CLOCK_50 => rd_io[7]~reg0.CLK
CLOCK_50 => rd_io[8]~reg0.CLK
CLOCK_50 => rd_io[9]~reg0.CLK
CLOCK_50 => rd_io[10]~reg0.CLK
CLOCK_50 => rd_io[11]~reg0.CLK
CLOCK_50 => rd_io[12]~reg0.CLK
CLOCK_50 => rd_io[13]~reg0.CLK
CLOCK_50 => rd_io[14]~reg0.CLK
CLOCK_50 => rd_io[15]~reg0.CLK
CLOCK_50 => br_io[0][0].CLK
CLOCK_50 => br_io[0][1].CLK
CLOCK_50 => br_io[0][2].CLK
CLOCK_50 => br_io[0][3].CLK
CLOCK_50 => br_io[0][4].CLK
CLOCK_50 => br_io[0][5].CLK
CLOCK_50 => br_io[0][6].CLK
CLOCK_50 => br_io[0][7].CLK
CLOCK_50 => br_io[0][8].CLK
CLOCK_50 => br_io[0][9].CLK
CLOCK_50 => br_io[0][10].CLK
CLOCK_50 => br_io[0][11].CLK
CLOCK_50 => br_io[0][12].CLK
CLOCK_50 => br_io[0][13].CLK
CLOCK_50 => br_io[0][14].CLK
CLOCK_50 => br_io[0][15].CLK
CLOCK_50 => br_io[1][0].CLK
CLOCK_50 => br_io[1][1].CLK
CLOCK_50 => br_io[1][2].CLK
CLOCK_50 => br_io[1][3].CLK
CLOCK_50 => br_io[1][4].CLK
CLOCK_50 => br_io[1][5].CLK
CLOCK_50 => br_io[1][6].CLK
CLOCK_50 => br_io[1][7].CLK
CLOCK_50 => br_io[1][8].CLK
CLOCK_50 => br_io[1][9].CLK
CLOCK_50 => br_io[1][10].CLK
CLOCK_50 => br_io[1][11].CLK
CLOCK_50 => br_io[1][12].CLK
CLOCK_50 => br_io[1][13].CLK
CLOCK_50 => br_io[1][14].CLK
CLOCK_50 => br_io[1][15].CLK
CLOCK_50 => br_io[2][0].CLK
CLOCK_50 => br_io[2][1].CLK
CLOCK_50 => br_io[2][2].CLK
CLOCK_50 => br_io[2][3].CLK
CLOCK_50 => br_io[2][4].CLK
CLOCK_50 => br_io[2][5].CLK
CLOCK_50 => br_io[2][6].CLK
CLOCK_50 => br_io[2][7].CLK
CLOCK_50 => br_io[2][8].CLK
CLOCK_50 => br_io[2][9].CLK
CLOCK_50 => br_io[2][10].CLK
CLOCK_50 => br_io[2][11].CLK
CLOCK_50 => br_io[2][12].CLK
CLOCK_50 => br_io[2][13].CLK
CLOCK_50 => br_io[2][14].CLK
CLOCK_50 => br_io[2][15].CLK
CLOCK_50 => br_io[3][0].CLK
CLOCK_50 => br_io[3][1].CLK
CLOCK_50 => br_io[3][2].CLK
CLOCK_50 => br_io[3][3].CLK
CLOCK_50 => br_io[3][4].CLK
CLOCK_50 => br_io[3][5].CLK
CLOCK_50 => br_io[3][6].CLK
CLOCK_50 => br_io[3][7].CLK
CLOCK_50 => br_io[3][8].CLK
CLOCK_50 => br_io[3][9].CLK
CLOCK_50 => br_io[3][10].CLK
CLOCK_50 => br_io[3][11].CLK
CLOCK_50 => br_io[3][12].CLK
CLOCK_50 => br_io[3][13].CLK
CLOCK_50 => br_io[3][14].CLK
CLOCK_50 => br_io[3][15].CLK
CLOCK_50 => br_io[4][0].CLK
CLOCK_50 => br_io[4][1].CLK
CLOCK_50 => br_io[4][2].CLK
CLOCK_50 => br_io[4][3].CLK
CLOCK_50 => br_io[4][4].CLK
CLOCK_50 => br_io[4][5].CLK
CLOCK_50 => br_io[4][6].CLK
CLOCK_50 => br_io[4][7].CLK
CLOCK_50 => br_io[4][8].CLK
CLOCK_50 => br_io[4][9].CLK
CLOCK_50 => br_io[4][10].CLK
CLOCK_50 => br_io[4][11].CLK
CLOCK_50 => br_io[4][12].CLK
CLOCK_50 => br_io[4][13].CLK
CLOCK_50 => br_io[4][14].CLK
CLOCK_50 => br_io[4][15].CLK
CLOCK_50 => br_io[5][0].CLK
CLOCK_50 => br_io[5][1].CLK
CLOCK_50 => br_io[5][2].CLK
CLOCK_50 => br_io[5][3].CLK
CLOCK_50 => br_io[5][4].CLK
CLOCK_50 => br_io[5][5].CLK
CLOCK_50 => br_io[5][6].CLK
CLOCK_50 => br_io[5][7].CLK
CLOCK_50 => br_io[5][8].CLK
CLOCK_50 => br_io[5][9].CLK
CLOCK_50 => br_io[5][10].CLK
CLOCK_50 => br_io[5][11].CLK
CLOCK_50 => br_io[5][12].CLK
CLOCK_50 => br_io[5][13].CLK
CLOCK_50 => br_io[5][14].CLK
CLOCK_50 => br_io[5][15].CLK
CLOCK_50 => br_io[6][0].CLK
CLOCK_50 => br_io[6][1].CLK
CLOCK_50 => br_io[6][2].CLK
CLOCK_50 => br_io[6][3].CLK
CLOCK_50 => br_io[6][4].CLK
CLOCK_50 => br_io[6][5].CLK
CLOCK_50 => br_io[6][6].CLK
CLOCK_50 => br_io[6][7].CLK
CLOCK_50 => br_io[6][8].CLK
CLOCK_50 => br_io[6][9].CLK
CLOCK_50 => br_io[6][10].CLK
CLOCK_50 => br_io[6][11].CLK
CLOCK_50 => br_io[6][12].CLK
CLOCK_50 => br_io[6][13].CLK
CLOCK_50 => br_io[6][14].CLK
CLOCK_50 => br_io[6][15].CLK
CLOCK_50 => br_io[7][0].CLK
CLOCK_50 => br_io[7][1].CLK
CLOCK_50 => br_io[7][2].CLK
CLOCK_50 => br_io[7][3].CLK
CLOCK_50 => br_io[7][4].CLK
CLOCK_50 => br_io[7][5].CLK
CLOCK_50 => br_io[7][6].CLK
CLOCK_50 => br_io[7][7].CLK
CLOCK_50 => br_io[7][8].CLK
CLOCK_50 => br_io[7][9].CLK
CLOCK_50 => br_io[7][10].CLK
CLOCK_50 => br_io[7][11].CLK
CLOCK_50 => br_io[7][12].CLK
CLOCK_50 => br_io[7][13].CLK
CLOCK_50 => br_io[7][14].CLK
CLOCK_50 => br_io[7][15].CLK
CLOCK_50 => br_io[8][0].CLK
CLOCK_50 => br_io[8][1].CLK
CLOCK_50 => br_io[8][2].CLK
CLOCK_50 => br_io[8][3].CLK
CLOCK_50 => br_io[8][4].CLK
CLOCK_50 => br_io[8][5].CLK
CLOCK_50 => br_io[8][6].CLK
CLOCK_50 => br_io[8][7].CLK
CLOCK_50 => br_io[8][8].CLK
CLOCK_50 => br_io[8][9].CLK
CLOCK_50 => br_io[8][10].CLK
CLOCK_50 => br_io[8][11].CLK
CLOCK_50 => br_io[8][12].CLK
CLOCK_50 => br_io[8][13].CLK
CLOCK_50 => br_io[8][14].CLK
CLOCK_50 => br_io[8][15].CLK
CLOCK_50 => br_io[9][0].CLK
CLOCK_50 => br_io[9][1].CLK
CLOCK_50 => br_io[9][2].CLK
CLOCK_50 => br_io[9][3].CLK
CLOCK_50 => br_io[9][4].CLK
CLOCK_50 => br_io[9][5].CLK
CLOCK_50 => br_io[9][6].CLK
CLOCK_50 => br_io[9][7].CLK
CLOCK_50 => br_io[9][8].CLK
CLOCK_50 => br_io[9][9].CLK
CLOCK_50 => br_io[9][10].CLK
CLOCK_50 => br_io[9][11].CLK
CLOCK_50 => br_io[9][12].CLK
CLOCK_50 => br_io[9][13].CLK
CLOCK_50 => br_io[9][14].CLK
CLOCK_50 => br_io[9][15].CLK
CLOCK_50 => br_io[10][0].CLK
CLOCK_50 => br_io[10][1].CLK
CLOCK_50 => br_io[10][2].CLK
CLOCK_50 => br_io[10][3].CLK
CLOCK_50 => br_io[10][4].CLK
CLOCK_50 => br_io[10][5].CLK
CLOCK_50 => br_io[10][6].CLK
CLOCK_50 => br_io[10][7].CLK
CLOCK_50 => br_io[10][8].CLK
CLOCK_50 => br_io[10][9].CLK
CLOCK_50 => br_io[10][10].CLK
CLOCK_50 => br_io[10][11].CLK
CLOCK_50 => br_io[10][12].CLK
CLOCK_50 => br_io[10][13].CLK
CLOCK_50 => br_io[10][14].CLK
CLOCK_50 => br_io[10][15].CLK
CLOCK_50 => br_io[11][0].CLK
CLOCK_50 => br_io[11][1].CLK
CLOCK_50 => br_io[11][2].CLK
CLOCK_50 => br_io[11][3].CLK
CLOCK_50 => br_io[11][4].CLK
CLOCK_50 => br_io[11][5].CLK
CLOCK_50 => br_io[11][6].CLK
CLOCK_50 => br_io[11][7].CLK
CLOCK_50 => br_io[11][8].CLK
CLOCK_50 => br_io[11][9].CLK
CLOCK_50 => br_io[11][10].CLK
CLOCK_50 => br_io[11][11].CLK
CLOCK_50 => br_io[11][12].CLK
CLOCK_50 => br_io[11][13].CLK
CLOCK_50 => br_io[11][14].CLK
CLOCK_50 => br_io[11][15].CLK
CLOCK_50 => br_io[12][0].CLK
CLOCK_50 => br_io[12][1].CLK
CLOCK_50 => br_io[12][2].CLK
CLOCK_50 => br_io[12][3].CLK
CLOCK_50 => br_io[12][4].CLK
CLOCK_50 => br_io[12][5].CLK
CLOCK_50 => br_io[12][6].CLK
CLOCK_50 => br_io[12][7].CLK
CLOCK_50 => br_io[12][8].CLK
CLOCK_50 => br_io[12][9].CLK
CLOCK_50 => br_io[12][10].CLK
CLOCK_50 => br_io[12][11].CLK
CLOCK_50 => br_io[12][12].CLK
CLOCK_50 => br_io[12][13].CLK
CLOCK_50 => br_io[12][14].CLK
CLOCK_50 => br_io[12][15].CLK
CLOCK_50 => br_io[13][0].CLK
CLOCK_50 => br_io[13][1].CLK
CLOCK_50 => br_io[13][2].CLK
CLOCK_50 => br_io[13][3].CLK
CLOCK_50 => br_io[13][4].CLK
CLOCK_50 => br_io[13][5].CLK
CLOCK_50 => br_io[13][6].CLK
CLOCK_50 => br_io[13][7].CLK
CLOCK_50 => br_io[13][8].CLK
CLOCK_50 => br_io[13][9].CLK
CLOCK_50 => br_io[13][10].CLK
CLOCK_50 => br_io[13][11].CLK
CLOCK_50 => br_io[13][12].CLK
CLOCK_50 => br_io[13][13].CLK
CLOCK_50 => br_io[13][14].CLK
CLOCK_50 => br_io[13][15].CLK
CLOCK_50 => br_io[14][0].CLK
CLOCK_50 => br_io[14][1].CLK
CLOCK_50 => br_io[14][2].CLK
CLOCK_50 => br_io[14][3].CLK
CLOCK_50 => br_io[14][4].CLK
CLOCK_50 => br_io[14][5].CLK
CLOCK_50 => br_io[14][6].CLK
CLOCK_50 => br_io[14][7].CLK
CLOCK_50 => br_io[14][8].CLK
CLOCK_50 => br_io[14][9].CLK
CLOCK_50 => br_io[14][10].CLK
CLOCK_50 => br_io[14][11].CLK
CLOCK_50 => br_io[14][12].CLK
CLOCK_50 => br_io[14][13].CLK
CLOCK_50 => br_io[14][14].CLK
CLOCK_50 => br_io[14][15].CLK
CLOCK_50 => br_io[15][0].CLK
CLOCK_50 => br_io[15][1].CLK
CLOCK_50 => br_io[15][2].CLK
CLOCK_50 => br_io[15][3].CLK
CLOCK_50 => br_io[15][4].CLK
CLOCK_50 => br_io[15][5].CLK
CLOCK_50 => br_io[15][6].CLK
CLOCK_50 => br_io[15][7].CLK
CLOCK_50 => br_io[15][8].CLK
CLOCK_50 => br_io[15][9].CLK
CLOCK_50 => br_io[15][10].CLK
CLOCK_50 => br_io[15][11].CLK
CLOCK_50 => br_io[15][12].CLK
CLOCK_50 => br_io[15][13].CLK
CLOCK_50 => br_io[15][14].CLK
CLOCK_50 => br_io[15][15].CLK
CLOCK_50 => br_io[16][0].CLK
CLOCK_50 => br_io[16][1].CLK
CLOCK_50 => br_io[16][2].CLK
CLOCK_50 => br_io[16][3].CLK
CLOCK_50 => br_io[16][4].CLK
CLOCK_50 => br_io[16][5].CLK
CLOCK_50 => br_io[16][6].CLK
CLOCK_50 => br_io[16][7].CLK
CLOCK_50 => br_io[16][8].CLK
CLOCK_50 => br_io[16][9].CLK
CLOCK_50 => br_io[16][10].CLK
CLOCK_50 => br_io[16][11].CLK
CLOCK_50 => br_io[16][12].CLK
CLOCK_50 => br_io[16][13].CLK
CLOCK_50 => br_io[16][14].CLK
CLOCK_50 => br_io[16][15].CLK
CLOCK_50 => br_io[17][0].CLK
CLOCK_50 => br_io[17][1].CLK
CLOCK_50 => br_io[17][2].CLK
CLOCK_50 => br_io[17][3].CLK
CLOCK_50 => br_io[17][4].CLK
CLOCK_50 => br_io[17][5].CLK
CLOCK_50 => br_io[17][6].CLK
CLOCK_50 => br_io[17][7].CLK
CLOCK_50 => br_io[17][8].CLK
CLOCK_50 => br_io[17][9].CLK
CLOCK_50 => br_io[17][10].CLK
CLOCK_50 => br_io[17][11].CLK
CLOCK_50 => br_io[17][12].CLK
CLOCK_50 => br_io[17][13].CLK
CLOCK_50 => br_io[17][14].CLK
CLOCK_50 => br_io[17][15].CLK
CLOCK_50 => br_io[18][0].CLK
CLOCK_50 => br_io[18][1].CLK
CLOCK_50 => br_io[18][2].CLK
CLOCK_50 => br_io[18][3].CLK
CLOCK_50 => br_io[18][4].CLK
CLOCK_50 => br_io[18][5].CLK
CLOCK_50 => br_io[18][6].CLK
CLOCK_50 => br_io[18][7].CLK
CLOCK_50 => br_io[18][8].CLK
CLOCK_50 => br_io[18][9].CLK
CLOCK_50 => br_io[18][10].CLK
CLOCK_50 => br_io[18][11].CLK
CLOCK_50 => br_io[18][12].CLK
CLOCK_50 => br_io[18][13].CLK
CLOCK_50 => br_io[18][14].CLK
CLOCK_50 => br_io[18][15].CLK
CLOCK_50 => br_io[19][0].CLK
CLOCK_50 => br_io[19][1].CLK
CLOCK_50 => br_io[19][2].CLK
CLOCK_50 => br_io[19][3].CLK
CLOCK_50 => br_io[19][4].CLK
CLOCK_50 => br_io[19][5].CLK
CLOCK_50 => br_io[19][6].CLK
CLOCK_50 => br_io[19][7].CLK
CLOCK_50 => br_io[19][8].CLK
CLOCK_50 => br_io[19][9].CLK
CLOCK_50 => br_io[19][10].CLK
CLOCK_50 => br_io[19][11].CLK
CLOCK_50 => br_io[19][12].CLK
CLOCK_50 => br_io[19][13].CLK
CLOCK_50 => br_io[19][14].CLK
CLOCK_50 => br_io[19][15].CLK
CLOCK_50 => br_io[20][0].CLK
CLOCK_50 => br_io[20][1].CLK
CLOCK_50 => br_io[20][2].CLK
CLOCK_50 => br_io[20][3].CLK
CLOCK_50 => br_io[20][4].CLK
CLOCK_50 => br_io[20][5].CLK
CLOCK_50 => br_io[20][6].CLK
CLOCK_50 => br_io[20][7].CLK
CLOCK_50 => br_io[20][8].CLK
CLOCK_50 => br_io[20][9].CLK
CLOCK_50 => br_io[20][10].CLK
CLOCK_50 => br_io[20][11].CLK
CLOCK_50 => br_io[20][12].CLK
CLOCK_50 => br_io[20][13].CLK
CLOCK_50 => br_io[20][14].CLK
CLOCK_50 => br_io[20][15].CLK
CLOCK_50 => br_io[21][0].CLK
CLOCK_50 => br_io[21][1].CLK
CLOCK_50 => br_io[21][2].CLK
CLOCK_50 => br_io[21][3].CLK
CLOCK_50 => br_io[21][4].CLK
CLOCK_50 => br_io[21][5].CLK
CLOCK_50 => br_io[21][6].CLK
CLOCK_50 => br_io[21][7].CLK
CLOCK_50 => br_io[21][8].CLK
CLOCK_50 => br_io[21][9].CLK
CLOCK_50 => br_io[21][10].CLK
CLOCK_50 => br_io[21][11].CLK
CLOCK_50 => br_io[21][12].CLK
CLOCK_50 => br_io[21][13].CLK
CLOCK_50 => br_io[21][14].CLK
CLOCK_50 => br_io[21][15].CLK
CLOCK_50 => br_io[22][0].CLK
CLOCK_50 => br_io[22][1].CLK
CLOCK_50 => br_io[22][2].CLK
CLOCK_50 => br_io[22][3].CLK
CLOCK_50 => br_io[22][4].CLK
CLOCK_50 => br_io[22][5].CLK
CLOCK_50 => br_io[22][6].CLK
CLOCK_50 => br_io[22][7].CLK
CLOCK_50 => br_io[22][8].CLK
CLOCK_50 => br_io[22][9].CLK
CLOCK_50 => br_io[22][10].CLK
CLOCK_50 => br_io[22][11].CLK
CLOCK_50 => br_io[22][12].CLK
CLOCK_50 => br_io[22][13].CLK
CLOCK_50 => br_io[22][14].CLK
CLOCK_50 => br_io[22][15].CLK
CLOCK_50 => br_io[23][0].CLK
CLOCK_50 => br_io[23][1].CLK
CLOCK_50 => br_io[23][2].CLK
CLOCK_50 => br_io[23][3].CLK
CLOCK_50 => br_io[23][4].CLK
CLOCK_50 => br_io[23][5].CLK
CLOCK_50 => br_io[23][6].CLK
CLOCK_50 => br_io[23][7].CLK
CLOCK_50 => br_io[23][8].CLK
CLOCK_50 => br_io[23][9].CLK
CLOCK_50 => br_io[23][10].CLK
CLOCK_50 => br_io[23][11].CLK
CLOCK_50 => br_io[23][12].CLK
CLOCK_50 => br_io[23][13].CLK
CLOCK_50 => br_io[23][14].CLK
CLOCK_50 => br_io[23][15].CLK
CLOCK_50 => br_io[24][0].CLK
CLOCK_50 => br_io[24][1].CLK
CLOCK_50 => br_io[24][2].CLK
CLOCK_50 => br_io[24][3].CLK
CLOCK_50 => br_io[24][4].CLK
CLOCK_50 => br_io[24][5].CLK
CLOCK_50 => br_io[24][6].CLK
CLOCK_50 => br_io[24][7].CLK
CLOCK_50 => br_io[24][8].CLK
CLOCK_50 => br_io[24][9].CLK
CLOCK_50 => br_io[24][10].CLK
CLOCK_50 => br_io[24][11].CLK
CLOCK_50 => br_io[24][12].CLK
CLOCK_50 => br_io[24][13].CLK
CLOCK_50 => br_io[24][14].CLK
CLOCK_50 => br_io[24][15].CLK
CLOCK_50 => br_io[25][0].CLK
CLOCK_50 => br_io[25][1].CLK
CLOCK_50 => br_io[25][2].CLK
CLOCK_50 => br_io[25][3].CLK
CLOCK_50 => br_io[25][4].CLK
CLOCK_50 => br_io[25][5].CLK
CLOCK_50 => br_io[25][6].CLK
CLOCK_50 => br_io[25][7].CLK
CLOCK_50 => br_io[25][8].CLK
CLOCK_50 => br_io[25][9].CLK
CLOCK_50 => br_io[25][10].CLK
CLOCK_50 => br_io[25][11].CLK
CLOCK_50 => br_io[25][12].CLK
CLOCK_50 => br_io[25][13].CLK
CLOCK_50 => br_io[25][14].CLK
CLOCK_50 => br_io[25][15].CLK
CLOCK_50 => br_io[26][0].CLK
CLOCK_50 => br_io[26][1].CLK
CLOCK_50 => br_io[26][2].CLK
CLOCK_50 => br_io[26][3].CLK
CLOCK_50 => br_io[26][4].CLK
CLOCK_50 => br_io[26][5].CLK
CLOCK_50 => br_io[26][6].CLK
CLOCK_50 => br_io[26][7].CLK
CLOCK_50 => br_io[26][8].CLK
CLOCK_50 => br_io[26][9].CLK
CLOCK_50 => br_io[26][10].CLK
CLOCK_50 => br_io[26][11].CLK
CLOCK_50 => br_io[26][12].CLK
CLOCK_50 => br_io[26][13].CLK
CLOCK_50 => br_io[26][14].CLK
CLOCK_50 => br_io[26][15].CLK
CLOCK_50 => br_io[27][0].CLK
CLOCK_50 => br_io[27][1].CLK
CLOCK_50 => br_io[27][2].CLK
CLOCK_50 => br_io[27][3].CLK
CLOCK_50 => br_io[27][4].CLK
CLOCK_50 => br_io[27][5].CLK
CLOCK_50 => br_io[27][6].CLK
CLOCK_50 => br_io[27][7].CLK
CLOCK_50 => br_io[27][8].CLK
CLOCK_50 => br_io[27][9].CLK
CLOCK_50 => br_io[27][10].CLK
CLOCK_50 => br_io[27][11].CLK
CLOCK_50 => br_io[27][12].CLK
CLOCK_50 => br_io[27][13].CLK
CLOCK_50 => br_io[27][14].CLK
CLOCK_50 => br_io[27][15].CLK
CLOCK_50 => br_io[28][0].CLK
CLOCK_50 => br_io[28][1].CLK
CLOCK_50 => br_io[28][2].CLK
CLOCK_50 => br_io[28][3].CLK
CLOCK_50 => br_io[28][4].CLK
CLOCK_50 => br_io[28][5].CLK
CLOCK_50 => br_io[28][6].CLK
CLOCK_50 => br_io[28][7].CLK
CLOCK_50 => br_io[28][8].CLK
CLOCK_50 => br_io[28][9].CLK
CLOCK_50 => br_io[28][10].CLK
CLOCK_50 => br_io[28][11].CLK
CLOCK_50 => br_io[28][12].CLK
CLOCK_50 => br_io[28][13].CLK
CLOCK_50 => br_io[28][14].CLK
CLOCK_50 => br_io[28][15].CLK
CLOCK_50 => br_io[29][0].CLK
CLOCK_50 => br_io[29][1].CLK
CLOCK_50 => br_io[29][2].CLK
CLOCK_50 => br_io[29][3].CLK
CLOCK_50 => br_io[29][4].CLK
CLOCK_50 => br_io[29][5].CLK
CLOCK_50 => br_io[29][6].CLK
CLOCK_50 => br_io[29][7].CLK
CLOCK_50 => br_io[29][8].CLK
CLOCK_50 => br_io[29][9].CLK
CLOCK_50 => br_io[29][10].CLK
CLOCK_50 => br_io[29][11].CLK
CLOCK_50 => br_io[29][12].CLK
CLOCK_50 => br_io[29][13].CLK
CLOCK_50 => br_io[29][14].CLK
CLOCK_50 => br_io[29][15].CLK
CLOCK_50 => br_io[30][0].CLK
CLOCK_50 => br_io[30][1].CLK
CLOCK_50 => br_io[30][2].CLK
CLOCK_50 => br_io[30][3].CLK
CLOCK_50 => br_io[30][4].CLK
CLOCK_50 => br_io[30][5].CLK
CLOCK_50 => br_io[30][6].CLK
CLOCK_50 => br_io[30][7].CLK
CLOCK_50 => br_io[30][8].CLK
CLOCK_50 => br_io[30][9].CLK
CLOCK_50 => br_io[30][10].CLK
CLOCK_50 => br_io[30][11].CLK
CLOCK_50 => br_io[30][12].CLK
CLOCK_50 => br_io[30][13].CLK
CLOCK_50 => br_io[30][14].CLK
CLOCK_50 => br_io[30][15].CLK
CLOCK_50 => br_io[31][0].CLK
CLOCK_50 => br_io[31][1].CLK
CLOCK_50 => br_io[31][2].CLK
CLOCK_50 => br_io[31][3].CLK
CLOCK_50 => br_io[31][4].CLK
CLOCK_50 => br_io[31][5].CLK
CLOCK_50 => br_io[31][6].CLK
CLOCK_50 => br_io[31][7].CLK
CLOCK_50 => br_io[31][8].CLK
CLOCK_50 => br_io[31][9].CLK
CLOCK_50 => br_io[31][10].CLK
CLOCK_50 => br_io[31][11].CLK
CLOCK_50 => br_io[31][12].CLK
CLOCK_50 => br_io[31][13].CLK
CLOCK_50 => br_io[31][14].CLK
CLOCK_50 => br_io[31][15].CLK
CLOCK_50 => br_io[32][0].CLK
CLOCK_50 => br_io[32][1].CLK
CLOCK_50 => br_io[32][2].CLK
CLOCK_50 => br_io[32][3].CLK
CLOCK_50 => br_io[32][4].CLK
CLOCK_50 => br_io[32][5].CLK
CLOCK_50 => br_io[32][6].CLK
CLOCK_50 => br_io[32][7].CLK
CLOCK_50 => br_io[32][8].CLK
CLOCK_50 => br_io[32][9].CLK
CLOCK_50 => br_io[32][10].CLK
CLOCK_50 => br_io[32][11].CLK
CLOCK_50 => br_io[32][12].CLK
CLOCK_50 => br_io[32][13].CLK
CLOCK_50 => br_io[32][14].CLK
CLOCK_50 => br_io[32][15].CLK
CLOCK_50 => br_io[33][0].CLK
CLOCK_50 => br_io[33][1].CLK
CLOCK_50 => br_io[33][2].CLK
CLOCK_50 => br_io[33][3].CLK
CLOCK_50 => br_io[33][4].CLK
CLOCK_50 => br_io[33][5].CLK
CLOCK_50 => br_io[33][6].CLK
CLOCK_50 => br_io[33][7].CLK
CLOCK_50 => br_io[33][8].CLK
CLOCK_50 => br_io[33][9].CLK
CLOCK_50 => br_io[33][10].CLK
CLOCK_50 => br_io[33][11].CLK
CLOCK_50 => br_io[33][12].CLK
CLOCK_50 => br_io[33][13].CLK
CLOCK_50 => br_io[33][14].CLK
CLOCK_50 => br_io[33][15].CLK
CLOCK_50 => br_io[34][0].CLK
CLOCK_50 => br_io[34][1].CLK
CLOCK_50 => br_io[34][2].CLK
CLOCK_50 => br_io[34][3].CLK
CLOCK_50 => br_io[34][4].CLK
CLOCK_50 => br_io[34][5].CLK
CLOCK_50 => br_io[34][6].CLK
CLOCK_50 => br_io[34][7].CLK
CLOCK_50 => br_io[34][8].CLK
CLOCK_50 => br_io[34][9].CLK
CLOCK_50 => br_io[34][10].CLK
CLOCK_50 => br_io[34][11].CLK
CLOCK_50 => br_io[34][12].CLK
CLOCK_50 => br_io[34][13].CLK
CLOCK_50 => br_io[34][14].CLK
CLOCK_50 => br_io[34][15].CLK
CLOCK_50 => br_io[35][0].CLK
CLOCK_50 => br_io[35][1].CLK
CLOCK_50 => br_io[35][2].CLK
CLOCK_50 => br_io[35][3].CLK
CLOCK_50 => br_io[35][4].CLK
CLOCK_50 => br_io[35][5].CLK
CLOCK_50 => br_io[35][6].CLK
CLOCK_50 => br_io[35][7].CLK
CLOCK_50 => br_io[35][8].CLK
CLOCK_50 => br_io[35][9].CLK
CLOCK_50 => br_io[35][10].CLK
CLOCK_50 => br_io[35][11].CLK
CLOCK_50 => br_io[35][12].CLK
CLOCK_50 => br_io[35][13].CLK
CLOCK_50 => br_io[35][14].CLK
CLOCK_50 => br_io[35][15].CLK
CLOCK_50 => br_io[36][0].CLK
CLOCK_50 => br_io[36][1].CLK
CLOCK_50 => br_io[36][2].CLK
CLOCK_50 => br_io[36][3].CLK
CLOCK_50 => br_io[36][4].CLK
CLOCK_50 => br_io[36][5].CLK
CLOCK_50 => br_io[36][6].CLK
CLOCK_50 => br_io[36][7].CLK
CLOCK_50 => br_io[36][8].CLK
CLOCK_50 => br_io[36][9].CLK
CLOCK_50 => br_io[36][10].CLK
CLOCK_50 => br_io[36][11].CLK
CLOCK_50 => br_io[36][12].CLK
CLOCK_50 => br_io[36][13].CLK
CLOCK_50 => br_io[36][14].CLK
CLOCK_50 => br_io[36][15].CLK
CLOCK_50 => br_io[37][0].CLK
CLOCK_50 => br_io[37][1].CLK
CLOCK_50 => br_io[37][2].CLK
CLOCK_50 => br_io[37][3].CLK
CLOCK_50 => br_io[37][4].CLK
CLOCK_50 => br_io[37][5].CLK
CLOCK_50 => br_io[37][6].CLK
CLOCK_50 => br_io[37][7].CLK
CLOCK_50 => br_io[37][8].CLK
CLOCK_50 => br_io[37][9].CLK
CLOCK_50 => br_io[37][10].CLK
CLOCK_50 => br_io[37][11].CLK
CLOCK_50 => br_io[37][12].CLK
CLOCK_50 => br_io[37][13].CLK
CLOCK_50 => br_io[37][14].CLK
CLOCK_50 => br_io[37][15].CLK
CLOCK_50 => br_io[38][0].CLK
CLOCK_50 => br_io[38][1].CLK
CLOCK_50 => br_io[38][2].CLK
CLOCK_50 => br_io[38][3].CLK
CLOCK_50 => br_io[38][4].CLK
CLOCK_50 => br_io[38][5].CLK
CLOCK_50 => br_io[38][6].CLK
CLOCK_50 => br_io[38][7].CLK
CLOCK_50 => br_io[38][8].CLK
CLOCK_50 => br_io[38][9].CLK
CLOCK_50 => br_io[38][10].CLK
CLOCK_50 => br_io[38][11].CLK
CLOCK_50 => br_io[38][12].CLK
CLOCK_50 => br_io[38][13].CLK
CLOCK_50 => br_io[38][14].CLK
CLOCK_50 => br_io[38][15].CLK
CLOCK_50 => br_io[39][0].CLK
CLOCK_50 => br_io[39][1].CLK
CLOCK_50 => br_io[39][2].CLK
CLOCK_50 => br_io[39][3].CLK
CLOCK_50 => br_io[39][4].CLK
CLOCK_50 => br_io[39][5].CLK
CLOCK_50 => br_io[39][6].CLK
CLOCK_50 => br_io[39][7].CLK
CLOCK_50 => br_io[39][8].CLK
CLOCK_50 => br_io[39][9].CLK
CLOCK_50 => br_io[39][10].CLK
CLOCK_50 => br_io[39][11].CLK
CLOCK_50 => br_io[39][12].CLK
CLOCK_50 => br_io[39][13].CLK
CLOCK_50 => br_io[39][14].CLK
CLOCK_50 => br_io[39][15].CLK
CLOCK_50 => br_io[40][0].CLK
CLOCK_50 => br_io[40][1].CLK
CLOCK_50 => br_io[40][2].CLK
CLOCK_50 => br_io[40][3].CLK
CLOCK_50 => br_io[40][4].CLK
CLOCK_50 => br_io[40][5].CLK
CLOCK_50 => br_io[40][6].CLK
CLOCK_50 => br_io[40][7].CLK
CLOCK_50 => br_io[40][8].CLK
CLOCK_50 => br_io[40][9].CLK
CLOCK_50 => br_io[40][10].CLK
CLOCK_50 => br_io[40][11].CLK
CLOCK_50 => br_io[40][12].CLK
CLOCK_50 => br_io[40][13].CLK
CLOCK_50 => br_io[40][14].CLK
CLOCK_50 => br_io[40][15].CLK
CLOCK_50 => br_io[41][0].CLK
CLOCK_50 => br_io[41][1].CLK
CLOCK_50 => br_io[41][2].CLK
CLOCK_50 => br_io[41][3].CLK
CLOCK_50 => br_io[41][4].CLK
CLOCK_50 => br_io[41][5].CLK
CLOCK_50 => br_io[41][6].CLK
CLOCK_50 => br_io[41][7].CLK
CLOCK_50 => br_io[41][8].CLK
CLOCK_50 => br_io[41][9].CLK
CLOCK_50 => br_io[41][10].CLK
CLOCK_50 => br_io[41][11].CLK
CLOCK_50 => br_io[41][12].CLK
CLOCK_50 => br_io[41][13].CLK
CLOCK_50 => br_io[41][14].CLK
CLOCK_50 => br_io[41][15].CLK
CLOCK_50 => br_io[42][0].CLK
CLOCK_50 => br_io[42][1].CLK
CLOCK_50 => br_io[42][2].CLK
CLOCK_50 => br_io[42][3].CLK
CLOCK_50 => br_io[42][4].CLK
CLOCK_50 => br_io[42][5].CLK
CLOCK_50 => br_io[42][6].CLK
CLOCK_50 => br_io[42][7].CLK
CLOCK_50 => br_io[42][8].CLK
CLOCK_50 => br_io[42][9].CLK
CLOCK_50 => br_io[42][10].CLK
CLOCK_50 => br_io[42][11].CLK
CLOCK_50 => br_io[42][12].CLK
CLOCK_50 => br_io[42][13].CLK
CLOCK_50 => br_io[42][14].CLK
CLOCK_50 => br_io[42][15].CLK
CLOCK_50 => br_io[43][0].CLK
CLOCK_50 => br_io[43][1].CLK
CLOCK_50 => br_io[43][2].CLK
CLOCK_50 => br_io[43][3].CLK
CLOCK_50 => br_io[43][4].CLK
CLOCK_50 => br_io[43][5].CLK
CLOCK_50 => br_io[43][6].CLK
CLOCK_50 => br_io[43][7].CLK
CLOCK_50 => br_io[43][8].CLK
CLOCK_50 => br_io[43][9].CLK
CLOCK_50 => br_io[43][10].CLK
CLOCK_50 => br_io[43][11].CLK
CLOCK_50 => br_io[43][12].CLK
CLOCK_50 => br_io[43][13].CLK
CLOCK_50 => br_io[43][14].CLK
CLOCK_50 => br_io[43][15].CLK
CLOCK_50 => br_io[44][0].CLK
CLOCK_50 => br_io[44][1].CLK
CLOCK_50 => br_io[44][2].CLK
CLOCK_50 => br_io[44][3].CLK
CLOCK_50 => br_io[44][4].CLK
CLOCK_50 => br_io[44][5].CLK
CLOCK_50 => br_io[44][6].CLK
CLOCK_50 => br_io[44][7].CLK
CLOCK_50 => br_io[44][8].CLK
CLOCK_50 => br_io[44][9].CLK
CLOCK_50 => br_io[44][10].CLK
CLOCK_50 => br_io[44][11].CLK
CLOCK_50 => br_io[44][12].CLK
CLOCK_50 => br_io[44][13].CLK
CLOCK_50 => br_io[44][14].CLK
CLOCK_50 => br_io[44][15].CLK
CLOCK_50 => br_io[45][0].CLK
CLOCK_50 => br_io[45][1].CLK
CLOCK_50 => br_io[45][2].CLK
CLOCK_50 => br_io[45][3].CLK
CLOCK_50 => br_io[45][4].CLK
CLOCK_50 => br_io[45][5].CLK
CLOCK_50 => br_io[45][6].CLK
CLOCK_50 => br_io[45][7].CLK
CLOCK_50 => br_io[45][8].CLK
CLOCK_50 => br_io[45][9].CLK
CLOCK_50 => br_io[45][10].CLK
CLOCK_50 => br_io[45][11].CLK
CLOCK_50 => br_io[45][12].CLK
CLOCK_50 => br_io[45][13].CLK
CLOCK_50 => br_io[45][14].CLK
CLOCK_50 => br_io[45][15].CLK
CLOCK_50 => br_io[46][0].CLK
CLOCK_50 => br_io[46][1].CLK
CLOCK_50 => br_io[46][2].CLK
CLOCK_50 => br_io[46][3].CLK
CLOCK_50 => br_io[46][4].CLK
CLOCK_50 => br_io[46][5].CLK
CLOCK_50 => br_io[46][6].CLK
CLOCK_50 => br_io[46][7].CLK
CLOCK_50 => br_io[46][8].CLK
CLOCK_50 => br_io[46][9].CLK
CLOCK_50 => br_io[46][10].CLK
CLOCK_50 => br_io[46][11].CLK
CLOCK_50 => br_io[46][12].CLK
CLOCK_50 => br_io[46][13].CLK
CLOCK_50 => br_io[46][14].CLK
CLOCK_50 => br_io[46][15].CLK
CLOCK_50 => br_io[47][0].CLK
CLOCK_50 => br_io[47][1].CLK
CLOCK_50 => br_io[47][2].CLK
CLOCK_50 => br_io[47][3].CLK
CLOCK_50 => br_io[47][4].CLK
CLOCK_50 => br_io[47][5].CLK
CLOCK_50 => br_io[47][6].CLK
CLOCK_50 => br_io[47][7].CLK
CLOCK_50 => br_io[47][8].CLK
CLOCK_50 => br_io[47][9].CLK
CLOCK_50 => br_io[47][10].CLK
CLOCK_50 => br_io[47][11].CLK
CLOCK_50 => br_io[47][12].CLK
CLOCK_50 => br_io[47][13].CLK
CLOCK_50 => br_io[47][14].CLK
CLOCK_50 => br_io[47][15].CLK
CLOCK_50 => br_io[48][0].CLK
CLOCK_50 => br_io[48][1].CLK
CLOCK_50 => br_io[48][2].CLK
CLOCK_50 => br_io[48][3].CLK
CLOCK_50 => br_io[48][4].CLK
CLOCK_50 => br_io[48][5].CLK
CLOCK_50 => br_io[48][6].CLK
CLOCK_50 => br_io[48][7].CLK
CLOCK_50 => br_io[48][8].CLK
CLOCK_50 => br_io[48][9].CLK
CLOCK_50 => br_io[48][10].CLK
CLOCK_50 => br_io[48][11].CLK
CLOCK_50 => br_io[48][12].CLK
CLOCK_50 => br_io[48][13].CLK
CLOCK_50 => br_io[48][14].CLK
CLOCK_50 => br_io[48][15].CLK
CLOCK_50 => br_io[49][0].CLK
CLOCK_50 => br_io[49][1].CLK
CLOCK_50 => br_io[49][2].CLK
CLOCK_50 => br_io[49][3].CLK
CLOCK_50 => br_io[49][4].CLK
CLOCK_50 => br_io[49][5].CLK
CLOCK_50 => br_io[49][6].CLK
CLOCK_50 => br_io[49][7].CLK
CLOCK_50 => br_io[49][8].CLK
CLOCK_50 => br_io[49][9].CLK
CLOCK_50 => br_io[49][10].CLK
CLOCK_50 => br_io[49][11].CLK
CLOCK_50 => br_io[49][12].CLK
CLOCK_50 => br_io[49][13].CLK
CLOCK_50 => br_io[49][14].CLK
CLOCK_50 => br_io[49][15].CLK
CLOCK_50 => br_io[50][0].CLK
CLOCK_50 => br_io[50][1].CLK
CLOCK_50 => br_io[50][2].CLK
CLOCK_50 => br_io[50][3].CLK
CLOCK_50 => br_io[50][4].CLK
CLOCK_50 => br_io[50][5].CLK
CLOCK_50 => br_io[50][6].CLK
CLOCK_50 => br_io[50][7].CLK
CLOCK_50 => br_io[50][8].CLK
CLOCK_50 => br_io[50][9].CLK
CLOCK_50 => br_io[50][10].CLK
CLOCK_50 => br_io[50][11].CLK
CLOCK_50 => br_io[50][12].CLK
CLOCK_50 => br_io[50][13].CLK
CLOCK_50 => br_io[50][14].CLK
CLOCK_50 => br_io[50][15].CLK
CLOCK_50 => bit_clear_char.CLK
CLOCK_50 => contador_milisegundos[0].CLK
CLOCK_50 => contador_milisegundos[1].CLK
CLOCK_50 => contador_milisegundos[2].CLK
CLOCK_50 => contador_milisegundos[3].CLK
CLOCK_50 => contador_milisegundos[4].CLK
CLOCK_50 => contador_milisegundos[5].CLK
CLOCK_50 => contador_milisegundos[6].CLK
CLOCK_50 => contador_milisegundos[7].CLK
CLOCK_50 => contador_milisegundos[8].CLK
CLOCK_50 => contador_milisegundos[9].CLK
CLOCK_50 => contador_milisegundos[10].CLK
CLOCK_50 => contador_milisegundos[11].CLK
CLOCK_50 => contador_milisegundos[12].CLK
CLOCK_50 => contador_milisegundos[13].CLK
CLOCK_50 => contador_milisegundos[14].CLK
CLOCK_50 => contador_milisegundos[15].CLK
CLOCK_50 => contador_ciclos[0].CLK
CLOCK_50 => contador_ciclos[1].CLK
CLOCK_50 => contador_ciclos[2].CLK
CLOCK_50 => contador_ciclos[3].CLK
CLOCK_50 => contador_ciclos[4].CLK
CLOCK_50 => contador_ciclos[5].CLK
CLOCK_50 => contador_ciclos[6].CLK
CLOCK_50 => contador_ciclos[7].CLK
CLOCK_50 => contador_ciclos[8].CLK
CLOCK_50 => contador_ciclos[9].CLK
CLOCK_50 => contador_ciclos[10].CLK
CLOCK_50 => contador_ciclos[11].CLK
CLOCK_50 => contador_ciclos[12].CLK
CLOCK_50 => contador_ciclos[13].CLK
CLOCK_50 => contador_ciclos[14].CLK
CLOCK_50 => contador_ciclos[15].CLK
CLOCK_50 => timer:tmr0.CLOCK_50
clk => interruptores:sw0.clk
clk => pulsadores:key0.clk
clk => interrupt_controller:int0.clk
addr_io[0] => Decoder0.IN5
addr_io[0] => Mux0.IN69
addr_io[0] => Mux1.IN69
addr_io[0] => Mux2.IN69
addr_io[0] => Mux3.IN69
addr_io[0] => Mux4.IN69
addr_io[0] => Mux5.IN69
addr_io[0] => Mux6.IN69
addr_io[0] => Mux7.IN69
addr_io[0] => Mux8.IN69
addr_io[0] => Mux9.IN69
addr_io[0] => Mux10.IN69
addr_io[0] => Mux11.IN69
addr_io[0] => Mux12.IN69
addr_io[0] => Mux13.IN69
addr_io[0] => Mux14.IN69
addr_io[0] => Mux15.IN69
addr_io[0] => Equal1.IN6
addr_io[1] => Decoder0.IN4
addr_io[1] => Mux0.IN68
addr_io[1] => Mux1.IN68
addr_io[1] => Mux2.IN68
addr_io[1] => Mux3.IN68
addr_io[1] => Mux4.IN68
addr_io[1] => Mux5.IN68
addr_io[1] => Mux6.IN68
addr_io[1] => Mux7.IN68
addr_io[1] => Mux8.IN68
addr_io[1] => Mux9.IN68
addr_io[1] => Mux10.IN68
addr_io[1] => Mux11.IN68
addr_io[1] => Mux12.IN68
addr_io[1] => Mux13.IN68
addr_io[1] => Mux14.IN68
addr_io[1] => Mux15.IN68
addr_io[1] => Equal1.IN5
addr_io[2] => Decoder0.IN3
addr_io[2] => Mux0.IN67
addr_io[2] => Mux1.IN67
addr_io[2] => Mux2.IN67
addr_io[2] => Mux3.IN67
addr_io[2] => Mux4.IN67
addr_io[2] => Mux5.IN67
addr_io[2] => Mux6.IN67
addr_io[2] => Mux7.IN67
addr_io[2] => Mux8.IN67
addr_io[2] => Mux9.IN67
addr_io[2] => Mux10.IN67
addr_io[2] => Mux11.IN67
addr_io[2] => Mux12.IN67
addr_io[2] => Mux13.IN67
addr_io[2] => Mux14.IN67
addr_io[2] => Mux15.IN67
addr_io[2] => Equal1.IN4
addr_io[3] => Decoder0.IN2
addr_io[3] => Mux0.IN66
addr_io[3] => Mux1.IN66
addr_io[3] => Mux2.IN66
addr_io[3] => Mux3.IN66
addr_io[3] => Mux4.IN66
addr_io[3] => Mux5.IN66
addr_io[3] => Mux6.IN66
addr_io[3] => Mux7.IN66
addr_io[3] => Mux8.IN66
addr_io[3] => Mux9.IN66
addr_io[3] => Mux10.IN66
addr_io[3] => Mux11.IN66
addr_io[3] => Mux12.IN66
addr_io[3] => Mux13.IN66
addr_io[3] => Mux14.IN66
addr_io[3] => Mux15.IN66
addr_io[3] => Equal1.IN3
addr_io[4] => Decoder0.IN1
addr_io[4] => Mux0.IN65
addr_io[4] => Mux1.IN65
addr_io[4] => Mux2.IN65
addr_io[4] => Mux3.IN65
addr_io[4] => Mux4.IN65
addr_io[4] => Mux5.IN65
addr_io[4] => Mux6.IN65
addr_io[4] => Mux7.IN65
addr_io[4] => Mux8.IN65
addr_io[4] => Mux9.IN65
addr_io[4] => Mux10.IN65
addr_io[4] => Mux11.IN65
addr_io[4] => Mux12.IN65
addr_io[4] => Mux13.IN65
addr_io[4] => Mux14.IN65
addr_io[4] => Mux15.IN65
addr_io[4] => Equal1.IN7
addr_io[5] => Decoder0.IN0
addr_io[5] => Mux0.IN64
addr_io[5] => Mux1.IN64
addr_io[5] => Mux2.IN64
addr_io[5] => Mux3.IN64
addr_io[5] => Mux4.IN64
addr_io[5] => Mux5.IN64
addr_io[5] => Mux6.IN64
addr_io[5] => Mux7.IN64
addr_io[5] => Mux8.IN64
addr_io[5] => Mux9.IN64
addr_io[5] => Mux10.IN64
addr_io[5] => Mux11.IN64
addr_io[5] => Mux12.IN64
addr_io[5] => Mux13.IN64
addr_io[5] => Mux14.IN64
addr_io[5] => Mux15.IN64
addr_io[5] => Equal1.IN2
addr_io[6] => Equal1.IN1
addr_io[7] => Equal1.IN0
wr_out => br_io[7][0].OUTPUTSELECT
wr_out => br_io[7][1].OUTPUTSELECT
wr_out => br_io[7][2].OUTPUTSELECT
wr_out => br_io[7][3].OUTPUTSELECT
wr_out => br_io[7][4].OUTPUTSELECT
wr_out => br_io[7][5].OUTPUTSELECT
wr_out => br_io[7][6].OUTPUTSELECT
wr_out => br_io[7][7].OUTPUTSELECT
wr_out => br_io[7][8].OUTPUTSELECT
wr_out => br_io[7][9].OUTPUTSELECT
wr_out => br_io[7][10].OUTPUTSELECT
wr_out => br_io[7][11].OUTPUTSELECT
wr_out => br_io[7][12].OUTPUTSELECT
wr_out => br_io[7][13].OUTPUTSELECT
wr_out => br_io[7][14].OUTPUTSELECT
wr_out => br_io[7][15].OUTPUTSELECT
wr_out => br_io[8][0].OUTPUTSELECT
wr_out => br_io[8][1].OUTPUTSELECT
wr_out => br_io[8][2].OUTPUTSELECT
wr_out => br_io[8][3].OUTPUTSELECT
wr_out => br_io[8][4].OUTPUTSELECT
wr_out => br_io[8][5].OUTPUTSELECT
wr_out => br_io[8][6].OUTPUTSELECT
wr_out => br_io[8][7].OUTPUTSELECT
wr_out => br_io[8][8].OUTPUTSELECT
wr_out => br_io[8][9].OUTPUTSELECT
wr_out => br_io[8][10].OUTPUTSELECT
wr_out => br_io[8][11].OUTPUTSELECT
wr_out => br_io[8][12].OUTPUTSELECT
wr_out => br_io[8][13].OUTPUTSELECT
wr_out => br_io[8][14].OUTPUTSELECT
wr_out => br_io[8][15].OUTPUTSELECT
wr_out => br_io[15][0].OUTPUTSELECT
wr_out => br_io[15][1].OUTPUTSELECT
wr_out => br_io[15][2].OUTPUTSELECT
wr_out => br_io[15][3].OUTPUTSELECT
wr_out => br_io[15][4].OUTPUTSELECT
wr_out => br_io[15][5].OUTPUTSELECT
wr_out => br_io[15][6].OUTPUTSELECT
wr_out => br_io[15][7].OUTPUTSELECT
wr_out => br_io[16][0].OUTPUTSELECT
wr_out => br_io[20][0].OUTPUTSELECT
wr_out => br_io[20][1].OUTPUTSELECT
wr_out => br_io[20][2].OUTPUTSELECT
wr_out => br_io[20][3].OUTPUTSELECT
wr_out => br_io[20][4].OUTPUTSELECT
wr_out => br_io[20][5].OUTPUTSELECT
wr_out => br_io[20][6].OUTPUTSELECT
wr_out => br_io[20][7].OUTPUTSELECT
wr_out => br_io[20][8].OUTPUTSELECT
wr_out => br_io[20][9].OUTPUTSELECT
wr_out => br_io[20][10].OUTPUTSELECT
wr_out => br_io[20][11].OUTPUTSELECT
wr_out => br_io[20][12].OUTPUTSELECT
wr_out => br_io[20][13].OUTPUTSELECT
wr_out => br_io[20][14].OUTPUTSELECT
wr_out => br_io[20][15].OUTPUTSELECT
wr_out => br_io[21][0].OUTPUTSELECT
wr_out => br_io[21][1].OUTPUTSELECT
wr_out => br_io[21][2].OUTPUTSELECT
wr_out => br_io[21][3].OUTPUTSELECT
wr_out => br_io[21][4].OUTPUTSELECT
wr_out => br_io[21][5].OUTPUTSELECT
wr_out => br_io[21][6].OUTPUTSELECT
wr_out => br_io[21][7].OUTPUTSELECT
wr_out => br_io[21][8].OUTPUTSELECT
wr_out => br_io[21][9].OUTPUTSELECT
wr_out => br_io[21][10].OUTPUTSELECT
wr_out => br_io[21][11].OUTPUTSELECT
wr_out => br_io[21][12].OUTPUTSELECT
wr_out => br_io[21][13].OUTPUTSELECT
wr_out => br_io[21][14].OUTPUTSELECT
wr_out => br_io[21][15].OUTPUTSELECT
wr_out => br_io[22][0].ENA
wr_out => br_io[0][0].ENA
wr_out => br_io[0][1].ENA
wr_out => br_io[0][2].ENA
wr_out => br_io[0][3].ENA
wr_out => br_io[0][4].ENA
wr_out => br_io[0][5].ENA
wr_out => br_io[0][6].ENA
wr_out => br_io[0][7].ENA
wr_out => br_io[0][8].ENA
wr_out => br_io[0][9].ENA
wr_out => br_io[0][10].ENA
wr_out => br_io[0][11].ENA
wr_out => br_io[0][12].ENA
wr_out => br_io[0][13].ENA
wr_out => br_io[0][14].ENA
wr_out => br_io[0][15].ENA
wr_out => br_io[1][0].ENA
wr_out => br_io[1][1].ENA
wr_out => br_io[1][2].ENA
wr_out => br_io[1][3].ENA
wr_out => br_io[1][4].ENA
wr_out => br_io[1][5].ENA
wr_out => br_io[1][6].ENA
wr_out => br_io[1][7].ENA
wr_out => br_io[1][8].ENA
wr_out => br_io[1][9].ENA
wr_out => br_io[1][10].ENA
wr_out => br_io[1][11].ENA
wr_out => br_io[1][12].ENA
wr_out => br_io[1][13].ENA
wr_out => br_io[1][14].ENA
wr_out => br_io[1][15].ENA
wr_out => br_io[2][0].ENA
wr_out => br_io[2][1].ENA
wr_out => br_io[2][2].ENA
wr_out => br_io[2][3].ENA
wr_out => br_io[2][4].ENA
wr_out => br_io[2][5].ENA
wr_out => br_io[2][6].ENA
wr_out => br_io[2][7].ENA
wr_out => br_io[2][8].ENA
wr_out => br_io[2][9].ENA
wr_out => br_io[2][10].ENA
wr_out => br_io[2][11].ENA
wr_out => br_io[2][12].ENA
wr_out => br_io[2][13].ENA
wr_out => br_io[2][14].ENA
wr_out => br_io[2][15].ENA
wr_out => br_io[3][0].ENA
wr_out => br_io[3][1].ENA
wr_out => br_io[3][2].ENA
wr_out => br_io[3][3].ENA
wr_out => br_io[3][4].ENA
wr_out => br_io[3][5].ENA
wr_out => br_io[3][6].ENA
wr_out => br_io[3][7].ENA
wr_out => br_io[3][8].ENA
wr_out => br_io[3][9].ENA
wr_out => br_io[3][10].ENA
wr_out => br_io[3][11].ENA
wr_out => br_io[3][12].ENA
wr_out => br_io[3][13].ENA
wr_out => br_io[3][14].ENA
wr_out => br_io[3][15].ENA
wr_out => br_io[4][0].ENA
wr_out => br_io[4][1].ENA
wr_out => br_io[4][2].ENA
wr_out => br_io[4][3].ENA
wr_out => br_io[4][4].ENA
wr_out => br_io[4][5].ENA
wr_out => br_io[4][6].ENA
wr_out => br_io[4][7].ENA
wr_out => br_io[4][8].ENA
wr_out => br_io[4][9].ENA
wr_out => br_io[4][10].ENA
wr_out => br_io[4][11].ENA
wr_out => br_io[4][12].ENA
wr_out => br_io[4][13].ENA
wr_out => br_io[4][14].ENA
wr_out => br_io[4][15].ENA
wr_out => br_io[5][0].ENA
wr_out => br_io[5][1].ENA
wr_out => br_io[5][2].ENA
wr_out => br_io[5][3].ENA
wr_out => br_io[5][4].ENA
wr_out => br_io[5][5].ENA
wr_out => br_io[5][6].ENA
wr_out => br_io[5][7].ENA
wr_out => br_io[5][8].ENA
wr_out => br_io[5][9].ENA
wr_out => br_io[5][10].ENA
wr_out => br_io[5][11].ENA
wr_out => br_io[5][12].ENA
wr_out => br_io[5][13].ENA
wr_out => br_io[5][14].ENA
wr_out => br_io[5][15].ENA
wr_out => br_io[6][0].ENA
wr_out => br_io[6][1].ENA
wr_out => br_io[6][2].ENA
wr_out => br_io[6][3].ENA
wr_out => br_io[6][4].ENA
wr_out => br_io[6][5].ENA
wr_out => br_io[6][6].ENA
wr_out => br_io[6][7].ENA
wr_out => br_io[6][8].ENA
wr_out => br_io[6][9].ENA
wr_out => br_io[6][10].ENA
wr_out => br_io[6][11].ENA
wr_out => br_io[6][12].ENA
wr_out => br_io[6][13].ENA
wr_out => br_io[6][14].ENA
wr_out => br_io[6][15].ENA
wr_out => br_io[9][0].ENA
wr_out => br_io[9][1].ENA
wr_out => br_io[9][2].ENA
wr_out => br_io[9][3].ENA
wr_out => br_io[9][4].ENA
wr_out => br_io[9][5].ENA
wr_out => br_io[9][6].ENA
wr_out => br_io[9][7].ENA
wr_out => br_io[9][8].ENA
wr_out => br_io[9][9].ENA
wr_out => br_io[9][10].ENA
wr_out => br_io[9][11].ENA
wr_out => br_io[9][12].ENA
wr_out => br_io[9][13].ENA
wr_out => br_io[9][14].ENA
wr_out => br_io[9][15].ENA
wr_out => br_io[10][0].ENA
wr_out => br_io[10][1].ENA
wr_out => br_io[10][2].ENA
wr_out => br_io[10][3].ENA
wr_out => br_io[10][4].ENA
wr_out => br_io[10][5].ENA
wr_out => br_io[10][6].ENA
wr_out => br_io[10][7].ENA
wr_out => br_io[10][8].ENA
wr_out => br_io[10][9].ENA
wr_out => br_io[10][10].ENA
wr_out => br_io[10][11].ENA
wr_out => br_io[10][12].ENA
wr_out => br_io[10][13].ENA
wr_out => br_io[10][14].ENA
wr_out => br_io[10][15].ENA
wr_out => br_io[11][0].ENA
wr_out => br_io[11][1].ENA
wr_out => br_io[11][2].ENA
wr_out => br_io[11][3].ENA
wr_out => br_io[11][4].ENA
wr_out => br_io[11][5].ENA
wr_out => br_io[11][6].ENA
wr_out => br_io[11][7].ENA
wr_out => br_io[11][8].ENA
wr_out => br_io[11][9].ENA
wr_out => br_io[11][10].ENA
wr_out => br_io[11][11].ENA
wr_out => br_io[11][12].ENA
wr_out => br_io[11][13].ENA
wr_out => br_io[11][14].ENA
wr_out => br_io[11][15].ENA
wr_out => br_io[12][0].ENA
wr_out => br_io[12][1].ENA
wr_out => br_io[12][2].ENA
wr_out => br_io[12][3].ENA
wr_out => br_io[12][4].ENA
wr_out => br_io[12][5].ENA
wr_out => br_io[12][6].ENA
wr_out => br_io[12][7].ENA
wr_out => br_io[12][8].ENA
wr_out => br_io[12][9].ENA
wr_out => br_io[12][10].ENA
wr_out => br_io[12][11].ENA
wr_out => br_io[12][12].ENA
wr_out => br_io[12][13].ENA
wr_out => br_io[12][14].ENA
wr_out => br_io[12][15].ENA
wr_out => br_io[13][0].ENA
wr_out => br_io[13][1].ENA
wr_out => br_io[13][2].ENA
wr_out => br_io[13][3].ENA
wr_out => br_io[13][4].ENA
wr_out => br_io[13][5].ENA
wr_out => br_io[13][6].ENA
wr_out => br_io[13][7].ENA
wr_out => br_io[13][8].ENA
wr_out => br_io[13][9].ENA
wr_out => br_io[13][10].ENA
wr_out => br_io[13][11].ENA
wr_out => br_io[13][12].ENA
wr_out => br_io[13][13].ENA
wr_out => br_io[13][14].ENA
wr_out => br_io[13][15].ENA
wr_out => br_io[14][0].ENA
wr_out => br_io[14][1].ENA
wr_out => br_io[14][2].ENA
wr_out => br_io[14][3].ENA
wr_out => br_io[14][4].ENA
wr_out => br_io[14][5].ENA
wr_out => br_io[14][6].ENA
wr_out => br_io[14][7].ENA
wr_out => br_io[14][8].ENA
wr_out => br_io[14][9].ENA
wr_out => br_io[14][10].ENA
wr_out => br_io[14][11].ENA
wr_out => br_io[14][12].ENA
wr_out => br_io[14][13].ENA
wr_out => br_io[14][14].ENA
wr_out => br_io[14][15].ENA
wr_out => br_io[15][8].ENA
wr_out => br_io[15][9].ENA
wr_out => br_io[15][10].ENA
wr_out => br_io[15][11].ENA
wr_out => br_io[15][12].ENA
wr_out => br_io[15][13].ENA
wr_out => br_io[15][14].ENA
wr_out => br_io[15][15].ENA
wr_out => br_io[16][1].ENA
wr_out => br_io[16][2].ENA
wr_out => br_io[16][3].ENA
wr_out => br_io[16][4].ENA
wr_out => br_io[16][5].ENA
wr_out => br_io[16][6].ENA
wr_out => br_io[16][7].ENA
wr_out => br_io[16][8].ENA
wr_out => br_io[16][9].ENA
wr_out => br_io[16][10].ENA
wr_out => br_io[16][11].ENA
wr_out => br_io[16][12].ENA
wr_out => br_io[16][13].ENA
wr_out => br_io[16][14].ENA
wr_out => br_io[16][15].ENA
wr_out => br_io[17][0].ENA
wr_out => br_io[17][1].ENA
wr_out => br_io[17][2].ENA
wr_out => br_io[17][3].ENA
wr_out => br_io[17][4].ENA
wr_out => br_io[17][5].ENA
wr_out => br_io[17][6].ENA
wr_out => br_io[17][7].ENA
wr_out => br_io[17][8].ENA
wr_out => br_io[17][9].ENA
wr_out => br_io[17][10].ENA
wr_out => br_io[17][11].ENA
wr_out => br_io[17][12].ENA
wr_out => br_io[17][13].ENA
wr_out => br_io[17][14].ENA
wr_out => br_io[17][15].ENA
wr_out => br_io[18][0].ENA
wr_out => br_io[18][1].ENA
wr_out => br_io[18][2].ENA
wr_out => br_io[18][3].ENA
wr_out => br_io[18][4].ENA
wr_out => br_io[18][5].ENA
wr_out => br_io[18][6].ENA
wr_out => br_io[18][7].ENA
wr_out => br_io[18][8].ENA
wr_out => br_io[18][9].ENA
wr_out => br_io[18][10].ENA
wr_out => br_io[18][11].ENA
wr_out => br_io[18][12].ENA
wr_out => br_io[18][13].ENA
wr_out => br_io[18][14].ENA
wr_out => br_io[18][15].ENA
wr_out => br_io[19][0].ENA
wr_out => br_io[19][1].ENA
wr_out => br_io[19][2].ENA
wr_out => br_io[19][3].ENA
wr_out => br_io[19][4].ENA
wr_out => br_io[19][5].ENA
wr_out => br_io[19][6].ENA
wr_out => br_io[19][7].ENA
wr_out => br_io[19][8].ENA
wr_out => br_io[19][9].ENA
wr_out => br_io[19][10].ENA
wr_out => br_io[19][11].ENA
wr_out => br_io[19][12].ENA
wr_out => br_io[19][13].ENA
wr_out => br_io[19][14].ENA
wr_out => br_io[19][15].ENA
wr_out => br_io[22][1].ENA
wr_out => br_io[22][2].ENA
wr_out => br_io[22][3].ENA
wr_out => br_io[22][4].ENA
wr_out => br_io[22][5].ENA
wr_out => br_io[22][6].ENA
wr_out => br_io[22][7].ENA
wr_out => br_io[22][8].ENA
wr_out => br_io[22][9].ENA
wr_out => br_io[22][10].ENA
wr_out => br_io[22][11].ENA
wr_out => br_io[22][12].ENA
wr_out => br_io[22][13].ENA
wr_out => br_io[22][14].ENA
wr_out => br_io[22][15].ENA
wr_out => br_io[23][0].ENA
wr_out => br_io[23][1].ENA
wr_out => br_io[23][2].ENA
wr_out => br_io[23][3].ENA
wr_out => br_io[23][4].ENA
wr_out => br_io[23][5].ENA
wr_out => br_io[23][6].ENA
wr_out => br_io[23][7].ENA
wr_out => br_io[23][8].ENA
wr_out => br_io[23][9].ENA
wr_out => br_io[23][10].ENA
wr_out => br_io[23][11].ENA
wr_out => br_io[23][12].ENA
wr_out => br_io[23][13].ENA
wr_out => br_io[23][14].ENA
wr_out => br_io[23][15].ENA
wr_out => br_io[24][0].ENA
wr_out => br_io[24][1].ENA
wr_out => br_io[24][2].ENA
wr_out => br_io[24][3].ENA
wr_out => br_io[24][4].ENA
wr_out => br_io[24][5].ENA
wr_out => br_io[24][6].ENA
wr_out => br_io[24][7].ENA
wr_out => br_io[24][8].ENA
wr_out => br_io[24][9].ENA
wr_out => br_io[24][10].ENA
wr_out => br_io[24][11].ENA
wr_out => br_io[24][12].ENA
wr_out => br_io[24][13].ENA
wr_out => br_io[24][14].ENA
wr_out => br_io[24][15].ENA
wr_out => br_io[25][0].ENA
wr_out => br_io[25][1].ENA
wr_out => br_io[25][2].ENA
wr_out => br_io[25][3].ENA
wr_out => br_io[25][4].ENA
wr_out => br_io[25][5].ENA
wr_out => br_io[25][6].ENA
wr_out => br_io[25][7].ENA
wr_out => br_io[25][8].ENA
wr_out => br_io[25][9].ENA
wr_out => br_io[25][10].ENA
wr_out => br_io[25][11].ENA
wr_out => br_io[25][12].ENA
wr_out => br_io[25][13].ENA
wr_out => br_io[25][14].ENA
wr_out => br_io[25][15].ENA
wr_out => br_io[26][0].ENA
wr_out => br_io[26][1].ENA
wr_out => br_io[26][2].ENA
wr_out => br_io[26][3].ENA
wr_out => br_io[26][4].ENA
wr_out => br_io[26][5].ENA
wr_out => br_io[26][6].ENA
wr_out => br_io[26][7].ENA
wr_out => br_io[26][8].ENA
wr_out => br_io[26][9].ENA
wr_out => br_io[26][10].ENA
wr_out => br_io[26][11].ENA
wr_out => br_io[26][12].ENA
wr_out => br_io[26][13].ENA
wr_out => br_io[26][14].ENA
wr_out => br_io[26][15].ENA
wr_out => br_io[27][0].ENA
wr_out => br_io[27][1].ENA
wr_out => br_io[27][2].ENA
wr_out => br_io[27][3].ENA
wr_out => br_io[27][4].ENA
wr_out => br_io[27][5].ENA
wr_out => br_io[27][6].ENA
wr_out => br_io[27][7].ENA
wr_out => br_io[27][8].ENA
wr_out => br_io[27][9].ENA
wr_out => br_io[27][10].ENA
wr_out => br_io[27][11].ENA
wr_out => br_io[27][12].ENA
wr_out => br_io[27][13].ENA
wr_out => br_io[27][14].ENA
wr_out => br_io[27][15].ENA
wr_out => br_io[28][0].ENA
wr_out => br_io[28][1].ENA
wr_out => br_io[28][2].ENA
wr_out => br_io[28][3].ENA
wr_out => br_io[28][4].ENA
wr_out => br_io[28][5].ENA
wr_out => br_io[28][6].ENA
wr_out => br_io[28][7].ENA
wr_out => br_io[28][8].ENA
wr_out => br_io[28][9].ENA
wr_out => br_io[28][10].ENA
wr_out => br_io[28][11].ENA
wr_out => br_io[28][12].ENA
wr_out => br_io[28][13].ENA
wr_out => br_io[28][14].ENA
wr_out => br_io[28][15].ENA
wr_out => br_io[29][0].ENA
wr_out => br_io[29][1].ENA
wr_out => br_io[29][2].ENA
wr_out => br_io[29][3].ENA
wr_out => br_io[29][4].ENA
wr_out => br_io[29][5].ENA
wr_out => br_io[29][6].ENA
wr_out => br_io[29][7].ENA
wr_out => br_io[29][8].ENA
wr_out => br_io[29][9].ENA
wr_out => br_io[29][10].ENA
wr_out => br_io[29][11].ENA
wr_out => br_io[29][12].ENA
wr_out => br_io[29][13].ENA
wr_out => br_io[29][14].ENA
wr_out => br_io[29][15].ENA
wr_out => br_io[30][0].ENA
wr_out => br_io[30][1].ENA
wr_out => br_io[30][2].ENA
wr_out => br_io[30][3].ENA
wr_out => br_io[30][4].ENA
wr_out => br_io[30][5].ENA
wr_out => br_io[30][6].ENA
wr_out => br_io[30][7].ENA
wr_out => br_io[30][8].ENA
wr_out => br_io[30][9].ENA
wr_out => br_io[30][10].ENA
wr_out => br_io[30][11].ENA
wr_out => br_io[30][12].ENA
wr_out => br_io[30][13].ENA
wr_out => br_io[30][14].ENA
wr_out => br_io[30][15].ENA
wr_out => br_io[31][0].ENA
wr_out => br_io[31][1].ENA
wr_out => br_io[31][2].ENA
wr_out => br_io[31][3].ENA
wr_out => br_io[31][4].ENA
wr_out => br_io[31][5].ENA
wr_out => br_io[31][6].ENA
wr_out => br_io[31][7].ENA
wr_out => br_io[31][8].ENA
wr_out => br_io[31][9].ENA
wr_out => br_io[31][10].ENA
wr_out => br_io[31][11].ENA
wr_out => br_io[31][12].ENA
wr_out => br_io[31][13].ENA
wr_out => br_io[31][14].ENA
wr_out => br_io[31][15].ENA
wr_out => br_io[32][0].ENA
wr_out => br_io[32][1].ENA
wr_out => br_io[32][2].ENA
wr_out => br_io[32][3].ENA
wr_out => br_io[32][4].ENA
wr_out => br_io[32][5].ENA
wr_out => br_io[32][6].ENA
wr_out => br_io[32][7].ENA
wr_out => br_io[32][8].ENA
wr_out => br_io[32][9].ENA
wr_out => br_io[32][10].ENA
wr_out => br_io[32][11].ENA
wr_out => br_io[32][12].ENA
wr_out => br_io[32][13].ENA
wr_out => br_io[32][14].ENA
wr_out => br_io[32][15].ENA
wr_out => br_io[33][0].ENA
wr_out => br_io[33][1].ENA
wr_out => br_io[33][2].ENA
wr_out => br_io[33][3].ENA
wr_out => br_io[33][4].ENA
wr_out => br_io[33][5].ENA
wr_out => br_io[33][6].ENA
wr_out => br_io[33][7].ENA
wr_out => br_io[33][8].ENA
wr_out => br_io[33][9].ENA
wr_out => br_io[33][10].ENA
wr_out => br_io[33][11].ENA
wr_out => br_io[33][12].ENA
wr_out => br_io[33][13].ENA
wr_out => br_io[33][14].ENA
wr_out => br_io[33][15].ENA
wr_out => br_io[34][0].ENA
wr_out => br_io[34][1].ENA
wr_out => br_io[34][2].ENA
wr_out => br_io[34][3].ENA
wr_out => br_io[34][4].ENA
wr_out => br_io[34][5].ENA
wr_out => br_io[34][6].ENA
wr_out => br_io[34][7].ENA
wr_out => br_io[34][8].ENA
wr_out => br_io[34][9].ENA
wr_out => br_io[34][10].ENA
wr_out => br_io[34][11].ENA
wr_out => br_io[34][12].ENA
wr_out => br_io[34][13].ENA
wr_out => br_io[34][14].ENA
wr_out => br_io[34][15].ENA
wr_out => br_io[35][0].ENA
wr_out => br_io[35][1].ENA
wr_out => br_io[35][2].ENA
wr_out => br_io[35][3].ENA
wr_out => br_io[35][4].ENA
wr_out => br_io[35][5].ENA
wr_out => br_io[35][6].ENA
wr_out => br_io[35][7].ENA
wr_out => br_io[35][8].ENA
wr_out => br_io[35][9].ENA
wr_out => br_io[35][10].ENA
wr_out => br_io[35][11].ENA
wr_out => br_io[35][12].ENA
wr_out => br_io[35][13].ENA
wr_out => br_io[35][14].ENA
wr_out => br_io[35][15].ENA
wr_out => br_io[36][0].ENA
wr_out => br_io[36][1].ENA
wr_out => br_io[36][2].ENA
wr_out => br_io[36][3].ENA
wr_out => br_io[36][4].ENA
wr_out => br_io[36][5].ENA
wr_out => br_io[36][6].ENA
wr_out => br_io[36][7].ENA
wr_out => br_io[36][8].ENA
wr_out => br_io[36][9].ENA
wr_out => br_io[36][10].ENA
wr_out => br_io[36][11].ENA
wr_out => br_io[36][12].ENA
wr_out => br_io[36][13].ENA
wr_out => br_io[36][14].ENA
wr_out => br_io[36][15].ENA
wr_out => br_io[37][0].ENA
wr_out => br_io[37][1].ENA
wr_out => br_io[37][2].ENA
wr_out => br_io[37][3].ENA
wr_out => br_io[37][4].ENA
wr_out => br_io[37][5].ENA
wr_out => br_io[37][6].ENA
wr_out => br_io[37][7].ENA
wr_out => br_io[37][8].ENA
wr_out => br_io[37][9].ENA
wr_out => br_io[37][10].ENA
wr_out => br_io[37][11].ENA
wr_out => br_io[37][12].ENA
wr_out => br_io[37][13].ENA
wr_out => br_io[37][14].ENA
wr_out => br_io[37][15].ENA
wr_out => br_io[38][0].ENA
wr_out => br_io[38][1].ENA
wr_out => br_io[38][2].ENA
wr_out => br_io[38][3].ENA
wr_out => br_io[38][4].ENA
wr_out => br_io[38][5].ENA
wr_out => br_io[38][6].ENA
wr_out => br_io[38][7].ENA
wr_out => br_io[38][8].ENA
wr_out => br_io[38][9].ENA
wr_out => br_io[38][10].ENA
wr_out => br_io[38][11].ENA
wr_out => br_io[38][12].ENA
wr_out => br_io[38][13].ENA
wr_out => br_io[38][14].ENA
wr_out => br_io[38][15].ENA
wr_out => br_io[39][0].ENA
wr_out => br_io[39][1].ENA
wr_out => br_io[39][2].ENA
wr_out => br_io[39][3].ENA
wr_out => br_io[39][4].ENA
wr_out => br_io[39][5].ENA
wr_out => br_io[39][6].ENA
wr_out => br_io[39][7].ENA
wr_out => br_io[39][8].ENA
wr_out => br_io[39][9].ENA
wr_out => br_io[39][10].ENA
wr_out => br_io[39][11].ENA
wr_out => br_io[39][12].ENA
wr_out => br_io[39][13].ENA
wr_out => br_io[39][14].ENA
wr_out => br_io[39][15].ENA
wr_out => br_io[40][0].ENA
wr_out => br_io[40][1].ENA
wr_out => br_io[40][2].ENA
wr_out => br_io[40][3].ENA
wr_out => br_io[40][4].ENA
wr_out => br_io[40][5].ENA
wr_out => br_io[40][6].ENA
wr_out => br_io[40][7].ENA
wr_out => br_io[40][8].ENA
wr_out => br_io[40][9].ENA
wr_out => br_io[40][10].ENA
wr_out => br_io[40][11].ENA
wr_out => br_io[40][12].ENA
wr_out => br_io[40][13].ENA
wr_out => br_io[40][14].ENA
wr_out => br_io[40][15].ENA
wr_out => br_io[41][0].ENA
wr_out => br_io[41][1].ENA
wr_out => br_io[41][2].ENA
wr_out => br_io[41][3].ENA
wr_out => br_io[41][4].ENA
wr_out => br_io[41][5].ENA
wr_out => br_io[41][6].ENA
wr_out => br_io[41][7].ENA
wr_out => br_io[41][8].ENA
wr_out => br_io[41][9].ENA
wr_out => br_io[41][10].ENA
wr_out => br_io[41][11].ENA
wr_out => br_io[41][12].ENA
wr_out => br_io[41][13].ENA
wr_out => br_io[41][14].ENA
wr_out => br_io[41][15].ENA
wr_out => br_io[42][0].ENA
wr_out => br_io[42][1].ENA
wr_out => br_io[42][2].ENA
wr_out => br_io[42][3].ENA
wr_out => br_io[42][4].ENA
wr_out => br_io[42][5].ENA
wr_out => br_io[42][6].ENA
wr_out => br_io[42][7].ENA
wr_out => br_io[42][8].ENA
wr_out => br_io[42][9].ENA
wr_out => br_io[42][10].ENA
wr_out => br_io[42][11].ENA
wr_out => br_io[42][12].ENA
wr_out => br_io[42][13].ENA
wr_out => br_io[42][14].ENA
wr_out => br_io[42][15].ENA
wr_out => br_io[43][0].ENA
wr_out => br_io[43][1].ENA
wr_out => br_io[43][2].ENA
wr_out => br_io[43][3].ENA
wr_out => br_io[43][4].ENA
wr_out => br_io[43][5].ENA
wr_out => br_io[43][6].ENA
wr_out => br_io[43][7].ENA
wr_out => br_io[43][8].ENA
wr_out => br_io[43][9].ENA
wr_out => br_io[43][10].ENA
wr_out => br_io[43][11].ENA
wr_out => br_io[43][12].ENA
wr_out => br_io[43][13].ENA
wr_out => br_io[43][14].ENA
wr_out => br_io[43][15].ENA
wr_out => br_io[44][0].ENA
wr_out => br_io[44][1].ENA
wr_out => br_io[44][2].ENA
wr_out => br_io[44][3].ENA
wr_out => br_io[44][4].ENA
wr_out => br_io[44][5].ENA
wr_out => br_io[44][6].ENA
wr_out => br_io[44][7].ENA
wr_out => br_io[44][8].ENA
wr_out => br_io[44][9].ENA
wr_out => br_io[44][10].ENA
wr_out => br_io[44][11].ENA
wr_out => br_io[44][12].ENA
wr_out => br_io[44][13].ENA
wr_out => br_io[44][14].ENA
wr_out => br_io[44][15].ENA
wr_out => br_io[45][0].ENA
wr_out => br_io[45][1].ENA
wr_out => br_io[45][2].ENA
wr_out => br_io[45][3].ENA
wr_out => br_io[45][4].ENA
wr_out => br_io[45][5].ENA
wr_out => br_io[45][6].ENA
wr_out => br_io[45][7].ENA
wr_out => br_io[45][8].ENA
wr_out => br_io[45][9].ENA
wr_out => br_io[45][10].ENA
wr_out => br_io[45][11].ENA
wr_out => br_io[45][12].ENA
wr_out => br_io[45][13].ENA
wr_out => br_io[45][14].ENA
wr_out => br_io[45][15].ENA
wr_out => br_io[46][0].ENA
wr_out => br_io[46][1].ENA
wr_out => br_io[46][2].ENA
wr_out => br_io[46][3].ENA
wr_out => br_io[46][4].ENA
wr_out => br_io[46][5].ENA
wr_out => br_io[46][6].ENA
wr_out => br_io[46][7].ENA
wr_out => br_io[46][8].ENA
wr_out => br_io[46][9].ENA
wr_out => br_io[46][10].ENA
wr_out => br_io[46][11].ENA
wr_out => br_io[46][12].ENA
wr_out => br_io[46][13].ENA
wr_out => br_io[46][14].ENA
wr_out => br_io[46][15].ENA
wr_out => br_io[47][0].ENA
wr_out => br_io[47][1].ENA
wr_out => br_io[47][2].ENA
wr_out => br_io[47][3].ENA
wr_out => br_io[47][4].ENA
wr_out => br_io[47][5].ENA
wr_out => br_io[47][6].ENA
wr_out => br_io[47][7].ENA
wr_out => br_io[47][8].ENA
wr_out => br_io[47][9].ENA
wr_out => br_io[47][10].ENA
wr_out => br_io[47][11].ENA
wr_out => br_io[47][12].ENA
wr_out => br_io[47][13].ENA
wr_out => br_io[47][14].ENA
wr_out => br_io[47][15].ENA
wr_out => br_io[48][0].ENA
wr_out => br_io[48][1].ENA
wr_out => br_io[48][2].ENA
wr_out => br_io[48][3].ENA
wr_out => br_io[48][4].ENA
wr_out => br_io[48][5].ENA
wr_out => br_io[48][6].ENA
wr_out => br_io[48][7].ENA
wr_out => br_io[48][8].ENA
wr_out => br_io[48][9].ENA
wr_out => br_io[48][10].ENA
wr_out => br_io[48][11].ENA
wr_out => br_io[48][12].ENA
wr_out => br_io[48][13].ENA
wr_out => br_io[48][14].ENA
wr_out => br_io[48][15].ENA
wr_out => br_io[49][0].ENA
wr_out => br_io[49][1].ENA
wr_out => br_io[49][2].ENA
wr_out => br_io[49][3].ENA
wr_out => br_io[49][4].ENA
wr_out => br_io[49][5].ENA
wr_out => br_io[49][6].ENA
wr_out => br_io[49][7].ENA
wr_out => br_io[49][8].ENA
wr_out => br_io[49][9].ENA
wr_out => br_io[49][10].ENA
wr_out => br_io[49][11].ENA
wr_out => br_io[49][12].ENA
wr_out => br_io[49][13].ENA
wr_out => br_io[49][14].ENA
wr_out => br_io[49][15].ENA
wr_out => br_io[50][0].ENA
wr_out => br_io[50][1].ENA
wr_out => br_io[50][2].ENA
wr_out => br_io[50][3].ENA
wr_out => br_io[50][4].ENA
wr_out => br_io[50][5].ENA
wr_out => br_io[50][6].ENA
wr_out => br_io[50][7].ENA
wr_out => br_io[50][8].ENA
wr_out => br_io[50][9].ENA
wr_out => br_io[50][10].ENA
wr_out => br_io[50][11].ENA
wr_out => br_io[50][12].ENA
wr_out => br_io[50][13].ENA
wr_out => br_io[50][14].ENA
wr_out => br_io[50][15].ENA
wr_out => bit_clear_char.ENA
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[0] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[1] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[2] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[3] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[4] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[5] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[6] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[7] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[8] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[9] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[10] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[11] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[12] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[13] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[14] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
wr_io[15] => br_io.DATAB
rd_io[0] <= rd_io[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[1] <= rd_io[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[2] <= rd_io[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[3] <= rd_io[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[4] <= rd_io[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[5] <= rd_io[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[6] <= rd_io[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[7] <= rd_io[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[8] <= rd_io[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[9] <= rd_io[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[10] <= rd_io[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[11] <= rd_io[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[12] <= rd_io[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[13] <= rd_io[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[14] <= rd_io[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_io[15] <= rd_io[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => rd_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
rd_in => br_io.OUTPUTSELECT
led_verdes[0] <= br_io[5][0].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[1] <= br_io[5][1].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[2] <= br_io[5][2].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[3] <= br_io[5][3].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[4] <= br_io[5][4].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[5] <= br_io[5][5].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[6] <= br_io[5][6].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[7] <= br_io[5][7].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[0] <= br_io[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[1] <= br_io[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[2] <= br_io[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[3] <= br_io[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[4] <= br_io[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[5] <= br_io[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[6] <= br_io[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[7] <= br_io[6][7].DB_MAX_OUTPUT_PORT_TYPE
ps2_clk <> keyboard_controller:keyboard.ps2_clk
ps2_data <> keyboard_controller:keyboard.ps2_data
vga_cursor[0] <= vga_cursor[0].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[1] <= vga_cursor[1].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[2] <= vga_cursor[2].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[3] <= vga_cursor[3].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[4] <= vga_cursor[4].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[5] <= vga_cursor[5].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[6] <= vga_cursor[6].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[7] <= vga_cursor[7].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[8] <= vga_cursor[8].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[9] <= vga_cursor[9].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[10] <= vga_cursor[10].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[11] <= vga_cursor[11].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[12] <= vga_cursor[12].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[13] <= vga_cursor[13].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[14] <= vga_cursor[14].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor[15] <= vga_cursor[15].DB_MAX_OUTPUT_PORT_TYPE
vga_cursor_enable <= comb.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => interruptores:sw0.switch[0]
SW[1] => interruptores:sw0.switch[1]
SW[2] => interruptores:sw0.switch[2]
SW[3] => interruptores:sw0.switch[3]
SW[4] => interruptores:sw0.switch[4]
SW[5] => interruptores:sw0.switch[5]
SW[6] => interruptores:sw0.switch[6]
SW[7] => interruptores:sw0.switch[7]
SW[8] => interruptores:sw0.switch[8]
SW[9] => interruptores:sw0.switch[9]
KEY[0] => pulsadores:key0.keys[0]
KEY[1] => pulsadores:key0.keys[1]
KEY[2] => pulsadores:key0.keys[2]
KEY[3] => pulsadores:key0.keys[3]
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => rd_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => br_io.OUTPUTSELECT
inta => interrupt_controller:int0.inta
intr <= interrupt_controller:int0.intr


|sisa|controlador_IO:io|keyboard_controller:keyboard
clk => ps2_keyboard_interface:k0.clk
clk => read_char[0]~reg0.CLK
clk => read_char[1]~reg0.CLK
clk => read_char[2]~reg0.CLK
clk => read_char[3]~reg0.CLK
clk => read_char[4]~reg0.CLK
clk => read_char[5]~reg0.CLK
clk => read_char[6]~reg0.CLK
clk => read_char[7]~reg0.CLK
clk => data_ready~reg0.CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => ps2_keyboard_interface:k0.reset
inta => process_0.IN0
ps2_clk <> ps2_keyboard_interface:k0.ps2_clk
ps2_data <> ps2_keyboard_interface:k0.ps2_data
intr <= current_interrupt.DB_MAX_OUTPUT_PORT_TYPE
read_char[0] <= read_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[1] <= read_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[2] <= read_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[3] <= read_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[4] <= read_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[5] <= read_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[6] <= read_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[7] <= read_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_char => process_0.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => process_5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => process_9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk <> ps2_clk
ps2_data <> ps2_data
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on_xhdl0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= m2_state.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAA
tx_data[0] => rtn.IN1
tx_data[0] => q.DATAB
tx_data[1] => rtn.IN1
tx_data[1] => q.DATAB
tx_data[2] => rtn.IN1
tx_data[2] => q.DATAB
tx_data[3] => rtn.IN1
tx_data[3] => q.DATAB
tx_data[4] => rtn.IN1
tx_data[4] => q.DATAB
tx_data[5] => rtn.IN1
tx_data[5] => q.DATAB
tx_data[6] => rtn.IN0
tx_data[6] => q.DATAB
tx_data[7] => rtn.IN1
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.m1_tx_reset_timer.DATAB
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write_ack_o <= tx_write_ack_o_xhdl1.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|interruptores:sw0
boot => current_interrupt.ACLR
boot => state[0].ALOAD
boot => state[1].ALOAD
boot => state[2].ALOAD
boot => state[3].ALOAD
boot => state[4].ALOAD
boot => state[5].ALOAD
boot => state[6].ALOAD
boot => state[7].ALOAD
boot => state[8].ALOAD
boot => state[9].ALOAD
clk => current_interrupt.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
inta => current_interrupt.OUTPUTSELECT
inta => state[9].ENA
inta => state[8].ENA
inta => state[7].ENA
inta => state[6].ENA
inta => state[5].ENA
inta => state[4].ENA
inta => state[3].ENA
inta => state[2].ENA
inta => state[1].ENA
inta => state[0].ENA
switch[0] => Equal0.IN9
switch[0] => state[0].ADATA
switch[0] => state[0].DATAIN
switch[1] => Equal0.IN8
switch[1] => state[1].ADATA
switch[1] => state[1].DATAIN
switch[2] => Equal0.IN7
switch[2] => state[2].ADATA
switch[2] => state[2].DATAIN
switch[3] => Equal0.IN6
switch[3] => state[3].ADATA
switch[3] => state[3].DATAIN
switch[4] => Equal0.IN5
switch[4] => state[4].ADATA
switch[4] => state[4].DATAIN
switch[5] => Equal0.IN4
switch[5] => state[5].ADATA
switch[5] => state[5].DATAIN
switch[6] => Equal0.IN3
switch[6] => state[6].ADATA
switch[6] => state[6].DATAIN
switch[7] => Equal0.IN2
switch[7] => state[7].ADATA
switch[7] => state[7].DATAIN
switch[8] => Equal0.IN1
switch[8] => state[8].ADATA
switch[8] => state[8].DATAIN
switch[9] => Equal0.IN0
switch[9] => state[9].ADATA
switch[9] => state[9].DATAIN
intr <= current_interrupt.DB_MAX_OUTPUT_PORT_TYPE
rd_switch[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
rd_switch[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|timer:tmr0
boot => process_0.IN0
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => count[20].CLK
CLOCK_50 => count[21].CLK
CLOCK_50 => count[22].CLK
CLOCK_50 => count[23].CLK
CLOCK_50 => current_interrupt.CLK
inta => process_0.IN1
intr <= current_interrupt.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|pulsadores:key0
boot => current_interrupt.ACLR
boot => state[0].ALOAD
boot => state[1].ALOAD
boot => state[2].ALOAD
boot => state[3].ALOAD
clk => current_interrupt.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
inta => current_interrupt.OUTPUTSELECT
inta => state[3].ENA
inta => state[2].ENA
inta => state[1].ENA
inta => state[0].ENA
keys[0] => Equal0.IN3
keys[0] => state[0].ADATA
keys[0] => state[0].DATAIN
keys[1] => Equal0.IN2
keys[1] => state[1].ADATA
keys[1] => state[1].DATAIN
keys[2] => Equal0.IN1
keys[2] => state[2].ADATA
keys[2] => state[2].DATAIN
keys[3] => Equal0.IN0
keys[3] => state[3].ADATA
keys[3] => state[3].DATAIN
intr <= current_interrupt.DB_MAX_OUTPUT_PORT_TYPE
rd_keys[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
rd_keys[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
rd_keys[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
rd_keys[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|interrupt_controller:int0
boot => ~NO_FANOUT~
clk => iid[0]~reg0.CLK
clk => iid[1]~reg0.CLK
clk => iid[2]~reg0.CLK
clk => iid[3]~reg0.CLK
clk => iid[4]~reg0.CLK
clk => iid[5]~reg0.CLK
clk => iid[6]~reg0.CLK
clk => iid[7]~reg0.CLK
inta => timer_inta.IN0
inta => key_inta.IN0
inta => switch_inta.IN0
inta => ps2_inta.IN0
key_intr => intr_t.IN0
key_intr => curr_iid.OUTPUTSELECT
key_intr => curr_iid.OUTPUTSELECT
key_intr => key_inta.IN1
key_intr => switch_inta.IN1
key_intr => ps2_inta.IN1
key_intr => curr_iid[1].DATAA
timer_intr => intr_t.IN1
timer_intr => curr_iid[7].OUTPUTSELECT
timer_intr => curr_iid[6].OUTPUTSELECT
timer_intr => curr_iid[3].OUTPUTSELECT
timer_intr => curr_iid[1].OUTPUTSELECT
timer_intr => curr_iid[0].OUTPUTSELECT
timer_intr => timer_inta.IN1
timer_intr => key_inta.IN1
timer_intr => switch_inta.IN1
timer_intr => ps2_inta.IN1
switch_intr => intr_t.IN1
switch_intr => curr_iid.OUTPUTSELECT
switch_intr => curr_iid.OUTPUTSELECT
switch_intr => switch_inta.IN1
switch_intr => ps2_inta.IN1
ps2_intr => intr_t.IN1
ps2_intr => curr_iid.DATAA
ps2_intr => ps2_inta.IN1
ps2_intr => curr_iid.DATAA
key_inta <= key_inta.DB_MAX_OUTPUT_PORT_TYPE
timer_inta <= timer_inta.DB_MAX_OUTPUT_PORT_TYPE
switch_inta <= switch_inta.DB_MAX_OUTPUT_PORT_TYPE
ps2_inta <= ps2_inta.DB_MAX_OUTPUT_PORT_TYPE
intr <= intr_t.DB_MAX_OUTPUT_PORT_TYPE
iid[0] <= iid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[1] <= iid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[2] <= iid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[3] <= iid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[4] <= iid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[5] <= iid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[6] <= iid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iid[7] <= iid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|driver7segmentos:driverHEX0
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|driver7segmentos:driverHEX1
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|driver7segmentos:driverHEX2
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controlador_IO:io|driver7segmentos:driverHEX3
codigoCaracter[0] => Mux0.IN19
codigoCaracter[0] => Mux1.IN19
codigoCaracter[0] => Mux2.IN19
codigoCaracter[0] => Mux3.IN19
codigoCaracter[0] => Mux4.IN19
codigoCaracter[0] => Mux5.IN19
codigoCaracter[0] => Mux6.IN19
codigoCaracter[1] => Mux0.IN18
codigoCaracter[1] => Mux1.IN18
codigoCaracter[1] => Mux2.IN18
codigoCaracter[1] => Mux3.IN18
codigoCaracter[1] => Mux4.IN18
codigoCaracter[1] => Mux5.IN18
codigoCaracter[1] => Mux6.IN18
codigoCaracter[2] => Mux0.IN17
codigoCaracter[2] => Mux1.IN17
codigoCaracter[2] => Mux2.IN17
codigoCaracter[2] => Mux3.IN17
codigoCaracter[2] => Mux4.IN17
codigoCaracter[2] => Mux5.IN17
codigoCaracter[2] => Mux6.IN17
codigoCaracter[3] => Mux0.IN16
codigoCaracter[3] => Mux1.IN16
codigoCaracter[3] => Mux2.IN16
codigoCaracter[3] => Mux3.IN16
codigoCaracter[3] => Mux4.IN16
codigoCaracter[3] => Mux5.IN16
codigoCaracter[3] => Mux6.IN16
bitsCaracter[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga
clk_50mhz => clk_25mhz.CLK
reset => vga_sync:u_vga_sync.reset
reset => clk_25mhz.ACLR
blank_out <= <VCC>
csync_out <= <VCC>
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= <GND>
red_out[5] <= <GND>
red_out[6] <= <GND>
red_out[7] <= <GND>
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= <GND>
green_out[5] <= <GND>
green_out[6] <= <GND>
green_out[7] <= <GND>
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= <GND>
blue_out[5] <= <GND>
blue_out[6] <= <GND>
blue_out[7] <= <GND>
horiz_sync_out <= vga_sync:u_vga_sync.horiz_sync_out
vert_sync_out <= vga_sync:u_vga_sync.vert_sync_out
addr_vga[0] => vga_ram_dual:U_MonitorRam.addr1[0]
addr_vga[1] => vga_ram_dual:U_MonitorRam.addr1[1]
addr_vga[2] => vga_ram_dual:U_MonitorRam.addr1[2]
addr_vga[3] => vga_ram_dual:U_MonitorRam.addr1[3]
addr_vga[4] => vga_ram_dual:U_MonitorRam.addr1[4]
addr_vga[5] => vga_ram_dual:U_MonitorRam.addr1[5]
addr_vga[6] => vga_ram_dual:U_MonitorRam.addr1[6]
addr_vga[7] => vga_ram_dual:U_MonitorRam.addr1[7]
addr_vga[8] => vga_ram_dual:U_MonitorRam.addr1[8]
addr_vga[9] => vga_ram_dual:U_MonitorRam.addr1[9]
addr_vga[10] => vga_ram_dual:U_MonitorRam.addr1[10]
addr_vga[11] => vga_ram_dual:U_MonitorRam.addr1[11]
addr_vga[12] => vga_ram_dual:U_MonitorRam.addr1[12]
we => vga_ram_dual:U_MonitorRam.we1
wr_data[0] => vga_ram_dual:U_MonitorRam.d1[0]
wr_data[1] => vga_ram_dual:U_MonitorRam.d1[1]
wr_data[2] => vga_ram_dual:U_MonitorRam.d1[2]
wr_data[3] => vga_ram_dual:U_MonitorRam.d1[3]
wr_data[4] => vga_ram_dual:U_MonitorRam.d1[4]
wr_data[5] => vga_ram_dual:U_MonitorRam.d1[5]
wr_data[6] => vga_ram_dual:U_MonitorRam.d1[6]
wr_data[7] => vga_ram_dual:U_MonitorRam.d1[7]
wr_data[8] => vga_ram_dual:U_MonitorRam.d1[8]
wr_data[9] => vga_ram_dual:U_MonitorRam.d1[9]
wr_data[10] => vga_ram_dual:U_MonitorRam.d1[10]
wr_data[11] => vga_ram_dual:U_MonitorRam.d1[11]
wr_data[12] => vga_ram_dual:U_MonitorRam.d1[12]
wr_data[13] => vga_ram_dual:U_MonitorRam.d1[13]
wr_data[14] => vga_ram_dual:U_MonitorRam.d1[14]
wr_data[15] => vga_ram_dual:U_MonitorRam.d1[15]
rd_data[0] <= vga_ram_dual:U_MonitorRam.o2[0]
rd_data[1] <= vga_ram_dual:U_MonitorRam.o2[1]
rd_data[2] <= vga_ram_dual:U_MonitorRam.o2[2]
rd_data[3] <= vga_ram_dual:U_MonitorRam.o2[3]
rd_data[4] <= vga_ram_dual:U_MonitorRam.o2[4]
rd_data[5] <= vga_ram_dual:U_MonitorRam.o2[5]
rd_data[6] <= vga_ram_dual:U_MonitorRam.o2[6]
rd_data[7] <= vga_ram_dual:U_MonitorRam.o2[7]
rd_data[8] <= vga_ram_dual:U_MonitorRam.o2[8]
rd_data[9] <= vga_ram_dual:U_MonitorRam.o2[9]
rd_data[10] <= vga_ram_dual:U_MonitorRam.o2[10]
rd_data[11] <= vga_ram_dual:U_MonitorRam.o2[11]
rd_data[12] <= vga_ram_dual:U_MonitorRam.o2[12]
rd_data[13] <= vga_ram_dual:U_MonitorRam.o2[13]
rd_data[14] <= vga_ram_dual:U_MonitorRam.o2[14]
rd_data[15] <= vga_ram_dual:U_MonitorRam.o2[15]
byte_m => vga_ram_dual:U_MonitorRam.byte_m
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => ~NO_FANOUT~
vga_cursor[2] => ~NO_FANOUT~
vga_cursor[3] => ~NO_FANOUT~
vga_cursor[4] => ~NO_FANOUT~
vga_cursor[5] => ~NO_FANOUT~
vga_cursor[6] => ~NO_FANOUT~
vga_cursor[7] => ~NO_FANOUT~
vga_cursor[8] => ~NO_FANOUT~
vga_cursor[9] => ~NO_FANOUT~
vga_cursor[10] => ~NO_FANOUT~
vga_cursor[11] => ~NO_FANOUT~
vga_cursor[12] => ~NO_FANOUT~
vga_cursor[13] => ~NO_FANOUT~
vga_cursor[14] => ~NO_FANOUT~
vga_cursor[15] => ~NO_FANOUT~
vga_cursor_enable => ~NO_FANOUT~


|sisa|vga_controller:vga|vga_sync:u_vga_sync
clk_25mhz => v_count_reg[0].CLK
clk_25mhz => v_count_reg[1].CLK
clk_25mhz => v_count_reg[2].CLK
clk_25mhz => v_count_reg[3].CLK
clk_25mhz => v_count_reg[4].CLK
clk_25mhz => v_count_reg[5].CLK
clk_25mhz => v_count_reg[6].CLK
clk_25mhz => v_count_reg[7].CLK
clk_25mhz => v_count_reg[8].CLK
clk_25mhz => v_count_reg[9].CLK
clk_25mhz => h_count_reg[0].CLK
clk_25mhz => h_count_reg[1].CLK
clk_25mhz => h_count_reg[2].CLK
clk_25mhz => h_count_reg[3].CLK
clk_25mhz => h_count_reg[4].CLK
clk_25mhz => h_count_reg[5].CLK
clk_25mhz => h_count_reg[6].CLK
clk_25mhz => h_count_reg[7].CLK
clk_25mhz => h_count_reg[8].CLK
clk_25mhz => h_count_reg[9].CLK
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga|vga_font_rom:u_font_rom
clk => ~NO_FANOUT~
addr[0] => Mux0.IN4107
addr[0] => Mux1.IN4107
addr[0] => Mux2.IN4107
addr[0] => Mux3.IN4107
addr[0] => Mux4.IN4107
addr[0] => Mux5.IN4107
addr[0] => Mux6.IN4107
addr[0] => Mux7.IN4107
addr[1] => Mux0.IN4106
addr[1] => Mux1.IN4106
addr[1] => Mux2.IN4106
addr[1] => Mux3.IN4106
addr[1] => Mux4.IN4106
addr[1] => Mux5.IN4106
addr[1] => Mux6.IN4106
addr[1] => Mux7.IN4106
addr[2] => Mux0.IN4105
addr[2] => Mux1.IN4105
addr[2] => Mux2.IN4105
addr[2] => Mux3.IN4105
addr[2] => Mux4.IN4105
addr[2] => Mux5.IN4105
addr[2] => Mux6.IN4105
addr[2] => Mux7.IN4105
addr[3] => Mux0.IN4104
addr[3] => Mux1.IN4104
addr[3] => Mux2.IN4104
addr[3] => Mux3.IN4104
addr[3] => Mux4.IN4104
addr[3] => Mux5.IN4104
addr[3] => Mux6.IN4104
addr[3] => Mux7.IN4104
addr[4] => Mux0.IN4103
addr[4] => Mux1.IN4103
addr[4] => Mux2.IN4103
addr[4] => Mux3.IN4103
addr[4] => Mux4.IN4103
addr[4] => Mux5.IN4103
addr[4] => Mux6.IN4103
addr[4] => Mux7.IN4103
addr[5] => Mux0.IN4102
addr[5] => Mux1.IN4102
addr[5] => Mux2.IN4102
addr[5] => Mux3.IN4102
addr[5] => Mux4.IN4102
addr[5] => Mux5.IN4102
addr[5] => Mux6.IN4102
addr[5] => Mux7.IN4102
addr[6] => Mux0.IN4101
addr[6] => Mux1.IN4101
addr[6] => Mux2.IN4101
addr[6] => Mux3.IN4101
addr[6] => Mux4.IN4101
addr[6] => Mux5.IN4101
addr[6] => Mux6.IN4101
addr[6] => Mux7.IN4101
addr[7] => Mux0.IN4100
addr[7] => Mux1.IN4100
addr[7] => Mux2.IN4100
addr[7] => Mux3.IN4100
addr[7] => Mux4.IN4100
addr[7] => Mux5.IN4100
addr[7] => Mux6.IN4100
addr[7] => Mux7.IN4100
addr[8] => Mux0.IN4099
addr[8] => Mux1.IN4099
addr[8] => Mux2.IN4099
addr[8] => Mux3.IN4099
addr[8] => Mux4.IN4099
addr[8] => Mux5.IN4099
addr[8] => Mux6.IN4099
addr[8] => Mux7.IN4099
addr[9] => Mux0.IN4098
addr[9] => Mux1.IN4098
addr[9] => Mux2.IN4098
addr[9] => Mux3.IN4098
addr[9] => Mux4.IN4098
addr[9] => Mux5.IN4098
addr[9] => Mux6.IN4098
addr[9] => Mux7.IN4098
addr[10] => Mux0.IN4097
addr[10] => Mux1.IN4097
addr[10] => Mux2.IN4097
addr[10] => Mux3.IN4097
addr[10] => Mux4.IN4097
addr[10] => Mux5.IN4097
addr[10] => Mux6.IN4097
addr[10] => Mux7.IN4097
addr[11] => Mux0.IN4096
addr[11] => Mux1.IN4096
addr[11] => Mux2.IN4096
addr[11] => Mux3.IN4096
addr[11] => Mux4.IN4096
addr[11] => Mux5.IN4096
addr[11] => Mux6.IN4096
addr[11] => Mux7.IN4096
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam
o2[0] <= o2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= o2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= o2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= o2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[4] <= o2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[5] <= o2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[6] <= o2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[7] <= o2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[8] <= o2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[9] <= o2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[10] <= o2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[11] <= o2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[12] <= o2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[13] <= o2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[14] <= o2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[15] <= o2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem0.OUTPUTSELECT
we1 => mem1.OUTPUTSELECT
clk => mem0~20.CLK
clk => mem0~0.CLK
clk => mem0~1.CLK
clk => mem0~2.CLK
clk => mem0~3.CLK
clk => mem0~4.CLK
clk => mem0~5.CLK
clk => mem0~6.CLK
clk => mem0~7.CLK
clk => mem0~8.CLK
clk => mem0~9.CLK
clk => mem0~10.CLK
clk => mem0~11.CLK
clk => mem0~12.CLK
clk => mem0~13.CLK
clk => mem0~14.CLK
clk => mem0~15.CLK
clk => mem0~16.CLK
clk => mem0~17.CLK
clk => mem0~18.CLK
clk => mem0~19.CLK
clk => mem1~0.CLK
clk => mem1~1.CLK
clk => mem1~2.CLK
clk => mem1~3.CLK
clk => mem1~4.CLK
clk => mem1~5.CLK
clk => mem1~6.CLK
clk => mem1~7.CLK
clk => mem1~8.CLK
clk => mem1~9.CLK
clk => mem1~10.CLK
clk => mem1~11.CLK
clk => mem1~12.CLK
clk => mem1~13.CLK
clk => mem1~14.CLK
clk => mem1~15.CLK
clk => mem1~16.CLK
clk => mem1~17.CLK
clk => mem1~18.CLK
clk => mem1~19.CLK
clk => mem1~20.CLK
clk => o2[0]~reg0.CLK
clk => o2[1]~reg0.CLK
clk => o2[2]~reg0.CLK
clk => o2[3]~reg0.CLK
clk => o2[4]~reg0.CLK
clk => o2[5]~reg0.CLK
clk => o2[6]~reg0.CLK
clk => o2[7]~reg0.CLK
clk => o2[8]~reg0.CLK
clk => o2[9]~reg0.CLK
clk => o2[10]~reg0.CLK
clk => o2[11]~reg0.CLK
clk => o2[12]~reg0.CLK
clk => o2[13]~reg0.CLK
clk => o2[14]~reg0.CLK
clk => o2[15]~reg0.CLK
clk => mem0.CLK0
clk => mem1.CLK0
d1[0] => mem1.DATAB
d1[0] => mem0~19.DATAIN
d1[0] => mem0.DATAIN
d1[1] => mem1.DATAB
d1[1] => mem0~18.DATAIN
d1[1] => mem0.DATAIN1
d1[2] => mem1.DATAB
d1[2] => mem0~17.DATAIN
d1[2] => mem0.DATAIN2
d1[3] => mem1.DATAB
d1[3] => mem0~16.DATAIN
d1[3] => mem0.DATAIN3
d1[4] => mem1.DATAB
d1[4] => mem0~15.DATAIN
d1[4] => mem0.DATAIN4
d1[5] => mem1.DATAB
d1[5] => mem0~14.DATAIN
d1[5] => mem0.DATAIN5
d1[6] => mem1.DATAB
d1[6] => mem0~13.DATAIN
d1[6] => mem0.DATAIN6
d1[7] => mem1.DATAB
d1[7] => mem0~12.DATAIN
d1[7] => mem0.DATAIN7
d1[8] => mem1.DATAA
d1[9] => mem1.DATAA
d1[10] => mem1.DATAA
d1[11] => mem1.DATAA
d1[12] => mem1.DATAA
d1[13] => mem1.DATAA
d1[14] => mem1.DATAA
d1[15] => mem1.DATAA
addr1[0] => mem1.DATAB
addr1[0] => mem0.DATAB
addr1[1] => mem0~11.DATAIN
addr1[1] => mem1~12.DATAIN
addr1[1] => mem0.WADDR
addr1[1] => mem1.WADDR
addr1[2] => mem0~10.DATAIN
addr1[2] => mem1~11.DATAIN
addr1[2] => mem0.WADDR1
addr1[2] => mem1.WADDR1
addr1[3] => mem0~9.DATAIN
addr1[3] => mem1~10.DATAIN
addr1[3] => mem0.WADDR2
addr1[3] => mem1.WADDR2
addr1[4] => mem0~8.DATAIN
addr1[4] => mem1~9.DATAIN
addr1[4] => mem0.WADDR3
addr1[4] => mem1.WADDR3
addr1[5] => mem0~7.DATAIN
addr1[5] => mem1~8.DATAIN
addr1[5] => mem0.WADDR4
addr1[5] => mem1.WADDR4
addr1[6] => mem0~6.DATAIN
addr1[6] => mem1~7.DATAIN
addr1[6] => mem0.WADDR5
addr1[6] => mem1.WADDR5
addr1[7] => mem0~5.DATAIN
addr1[7] => mem1~6.DATAIN
addr1[7] => mem0.WADDR6
addr1[7] => mem1.WADDR6
addr1[8] => mem0~4.DATAIN
addr1[8] => mem1~5.DATAIN
addr1[8] => mem0.WADDR7
addr1[8] => mem1.WADDR7
addr1[9] => mem0~3.DATAIN
addr1[9] => mem1~4.DATAIN
addr1[9] => mem0.WADDR8
addr1[9] => mem1.WADDR8
addr1[10] => mem0~2.DATAIN
addr1[10] => mem1~3.DATAIN
addr1[10] => mem0.WADDR9
addr1[10] => mem1.WADDR9
addr1[11] => mem0~1.DATAIN
addr1[11] => mem1~2.DATAIN
addr1[11] => mem0.WADDR10
addr1[11] => mem1.WADDR10
addr1[12] => mem0~0.DATAIN
addr1[12] => mem1~1.DATAIN
addr1[12] => mem0.WADDR11
addr1[12] => mem1.WADDR11
addr2[0] => mem0.RADDR
addr2[0] => mem1.RADDR
addr2[1] => mem0.RADDR1
addr2[1] => mem1.RADDR1
addr2[2] => mem0.RADDR2
addr2[2] => mem1.RADDR2
addr2[3] => mem0.RADDR3
addr2[3] => mem1.RADDR3
addr2[4] => mem0.RADDR4
addr2[4] => mem1.RADDR4
addr2[5] => mem0.RADDR5
addr2[5] => mem1.RADDR5
addr2[6] => mem0.RADDR6
addr2[6] => mem1.RADDR6
addr2[7] => mem0.RADDR7
addr2[7] => mem1.RADDR7
addr2[8] => mem0.RADDR8
addr2[8] => mem1.RADDR8
addr2[9] => mem0.RADDR9
addr2[9] => mem1.RADDR9
addr2[10] => mem0.RADDR10
addr2[10] => mem1.RADDR10
addr2[11] => mem0.RADDR11
addr2[11] => mem1.RADDR11
byte_m => mem0.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT


