<div align="center">
  <img height="150" src="https://ucscextension-live-28cd95cf77884d15bb06-01c17c1.divio-media.net/images/VLSI_Semiconductor_Certifica.2e16d0ba.fill-2400x858-c100.jpg"  />
</div>

###

<div align="center">
  <img src="https://img.shields.io/static/v1?message=LinkedIn&logo=linkedin&label=&color=0077B5&logoColor=white&labelColor=&style=for-the-badge" height="25" alt="linkedin logo"  />

###

<h1 align="center">hey there ğŸ‘‹</h1>

###

<h3 align="left">ğŸ‘©â€ğŸ’»  About Me</h3>

###

<p align="left">Saumya here<br><br>- ğŸ”­ I am a pursuing MS in Electrical Engineering at the University of Texas at Dallas<br>- ğŸ“š I'm a VLSI Design Engineer<br>-  </p>

###

<h3 align="left">ğŸ›  Language and tools</h3>

###
<img height="50" src="https://static-00.iconduck.com/assets.00/file-type-verilog-icon-256x256-goe8p7qm.png"/>
<img height="50" src="https://static-00.iconduck.com/assets.00/file-type-light-systemverilog-icon-512x512-n6etzhly.png"/>
<img height="50" src="https://mshr-h.gallerycdn.vsassets.io/extensions/mshr-h/veriloghdl/1.13.2/1707020468811/Microsoft.VisualStudio.Services.Icons.Default"/>
<img height="50" src="https://user-images.githubusercontent.com/42747200/46140125-da084900-c26d-11e8-8ea7-c45ae6306309.png"/>

<img height="50" src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTP709eg4I7yNUF4N5WQI4z3-Yzut6bnACeMNVMjUDO4w&s"/>

<img height="50" src="https://user-images.githubusercontent.com/48672827/57464068-a2a35580-72ae-11e9-9d52-7cadbf0cb940.png"/>

###

<h3 align="left">ğŸ”¥   My Stats :</h3>

###



###



###
