Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		3	2		#r25
hw_input_global_wrapper_stencil$d_reg__U3		2	2		#r26
hw_input_global_wrapper_stencil$d_reg__U4		2	4		#r27
hw_input_global_wrapper_stencil$d_reg__U5		1	5		#r28
hw_input_global_wrapper_stencil$d_reg__U6		3	4		#r29
hw_input_global_wrapper_stencil$d_reg__U7		1	4		#r30
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		3	3		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I24
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139683390695056_i139683379073232		5	1		#p23
op_hcompute_blur_stencil$inner_compute$i139683399891920_i139683410622992		4	1		#p5
op_hcompute_blur_unnormalized_stencil$inner_compute$i139683403862672_i139683410622992		4	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394676560_i139683396535440		1	5		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394779152_i139683399146768		5	5		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394779984_i139683379451984		4	5		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394780560_i139683379451984		2	5		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394798544_i139683396535440		2	4		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394800976_i139683379451984		2	3		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683394964880_i139683379451984		2	2		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683395819856_i139683396535440		4	4		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683396104592_i139683396535440		1	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683396106768_i139683396535440		1	2		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683401259344_i139683396535440		1	6		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683401444944_i139683396535440		4	2		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683408162384_i139683396535440		2	1		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139683409836304_i139683396535440		4	3		#p11
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		7	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		7	2		#m3
reset		2	0		#i0
