INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/dB_value_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dB_value_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/new/hdmi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_top
INFO: [VRFC 10-2458] undeclared symbol frm_addr, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/new/hdmi_top.v:218]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/new/hdmi_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sources_1/imports/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spec_anal_top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full
INFO: [VRFC 10-2458] undeclared symbol codec_sdout, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb_full.v:43]
INFO: [VRFC 10-2458] undeclared symbol sw, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb_full.v:52]
INFO: [VRFC 10-2458] undeclared symbol bt, assumed default net type wire [C:/Users/Dani/XilinxProjects/LogTervHF/LogTervHF.srcs/sim_1/new/tb_full.v:53]
