From 8fe5614c247763ce2da6b167f6dc6920b8ee9c63 Mon Sep 17 00:00:00 2001
From: John Jacques <john.jacques@intel.com>
Date: Tue, 13 Sep 2016 09:10:49 -0500
Subject: [PATCH 162/213] drivers/pci: Updates to Axxia PEI Setup and Rescan

Set the number of lanes based on the device tree and
re-configure the root complex after re-initializing the
PEI instead of just re-establishing the link.

Signed-off-by: John Jacques <john.jacques@intel.com>
---
 drivers/pci/host/pcie-axxia.c | 29 ++++++++++++++++++++++-------
 1 file changed, 22 insertions(+), 7 deletions(-)

diff --git a/drivers/pci/host/pcie-axxia.c b/drivers/pci/host/pcie-axxia.c
index 9e11dd9..db5e5af 100644
--- a/drivers/pci/host/pcie-axxia.c
+++ b/drivers/pci/host/pcie-axxia.c
@@ -522,6 +522,26 @@ void axxia_pcie_setup_rc(struct pcie_port *pp)
 	u32 membase;
 	u32 memlimit;
 
+	/* Set the number of lanes based on the device tree. */
+	axxia_pcie_readl_rc(pp, PCIE_PORT_LINK_CONTROL, &val);
+	val &= ~PORT_LINK_MODE_MASK;
+
+	switch (pp->lanes) {
+	case 1:
+		val |= PORT_LINK_MODE_1_LANES;
+		break;
+	case 2:
+		val |= PORT_LINK_MODE_2_LANES;
+		break;
+	case 4:
+		val |= PORT_LINK_MODE_4_LANES;
+		break;
+	default:
+		break;
+	}
+
+	axxia_pcie_writel_rc(pp, val, PCIE_PORT_LINK_CONTROL);
+
 	/* setup bus numbers */
 	axxia_pcie_readl_rc(pp, PCI_PRIMARY_BUS, &val);
 	val &= 0xff000000;
@@ -982,7 +1002,6 @@ static int __exit axxia_pcie_remove(struct platform_device *pdev)
 int
 axxia_pcie_reset(void)
 {
-	unsigned int val;
 	struct pci_bus *pci_bus = NULL;
 	int sub_buses;
 
@@ -992,12 +1011,8 @@ static int __exit axxia_pcie_remove(struct platform_device *pdev)
 	/* Re-initialize the PEIs */
 	pei_setup(control_value);
 
-	/* Enable the LTSSM */
-	axxia_cc_gpreg_readl(_pp, PEI_GENERAL_CORE_CTL_REG, &val);
-	msleep(100);
-	val |= 0x1;
-	axxia_cc_gpreg_writel(_pp, 0x1, PEI_GENERAL_CORE_CTL_REG);
-	msleep(100);
+	/* Re-configure the root complex */
+	axxia_pcie_setup_rc(_pp);
 
 	/* Re-scan the Bus */
 	while (NULL != (pci_bus = pci_find_next_bus(pci_bus))) {
-- 
1.9.1

