
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/defines.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/alu_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/alu_top.v' to AST representation.
Generating RTLIL representation for module `\alu_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/mul_stage.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/mul_stage.v' to AST representation.
Generating RTLIL representation for module `\mul_stage'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/mul_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/mul_top.v' to AST representation.
Generating RTLIL representation for module `\mul_top'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/tlb_cache.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/tlb_cache.v' to AST representation.
Generating RTLIL representation for module `\tlb_cache'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_lru.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_lru.v' to AST representation.
Generating RTLIL representation for module `\cache_lru'.
Warning: Replacing memory \victim_per_set with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_lru.v:56
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_top.v' to AST representation.
Generating RTLIL representation for module `\cache_top'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/store_buffer.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/store_buffer.v' to AST representation.
Generating RTLIL representation for module `\store_buffer'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/data_cache.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/data_cache.v' to AST representation.
Generating RTLIL representation for module `\data_cache'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/regFile.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/regFile.v' to AST representation.
Generating RTLIL representation for module `\regFile'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/decode_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/decode_top.v' to AST representation.
Warning: Literal has a width of 7 bit, but value requires 8 bit. (/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/decode_top.v:325)
Generating RTLIL representation for module `\decode_top'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v' to AST representation.
Generating RTLIL representation for module `\core_top'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/writeback_xcpt.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/writeback_xcpt.v' to AST representation.
Generating RTLIL representation for module `\writeback_xcpt'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/reorder_buffer.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/reorder_buffer.v' to AST representation.
Generating RTLIL representation for module `\reorder_buffer'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/wb_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/wb_top.v' to AST representation.
Generating RTLIL representation for module `\wb_top'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/fetch_top.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/fetch_top.v' to AST representation.
Generating RTLIL representation for module `\fetch_top'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/instruction_cache.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/instruction_cache.v' to AST representation.
Generating RTLIL representation for module `\instruction_cache'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top_wrapper.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top_wrapper.v' to AST representation.
Generating RTLIL representation for module `\core_top_wrapper'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v
Parsing Verilog input from `/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v' to AST representation.
Generating RTLIL representation for module `\user_project_wrapper'.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:65: Warning: Identifier `\vdda1' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:66: Warning: Identifier `\vdda2' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:67: Warning: Identifier `\vssa1' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:68: Warning: Identifier `\vssa2' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:69: Warning: Identifier `\vccd1' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:70: Warning: Identifier `\vccd2' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:71: Warning: Identifier `\vssd1' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:72: Warning: Identifier `\vssd2' is implicitly declared.
/project/openlane/user_project_wrapper/../../verilog/rtl/user_project_wrapper.v:99: Warning: Identifier `\mprj_clock2' is implicitly declared.
Successfully finished Verilog frontend.

20. Generating Graphviz representation of design.
Writing dot description to `/project/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/synthesis/hierarchy.dot'.
Dumping module user_project_wrapper to page 1.

21. Executing HIERARCHY pass (managing design hierarchy).

21.1. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \core_top_wrapper
Used module:         \core_top
Used module:             \wb_top
Used module:                 \reorder_buffer
Used module:                     \writeback_xcpt
Used module:             \cache_top
Used module:                 \tlb_cache
Used module:                     \cache_lru
Used module:                 \data_cache
Used module:                     \store_buffer
Used module:             \alu_top
Used module:             \mul_top
Used module:                 \mul_stage
Used module:             \decode_top
Used module:                 \regFile
Used module:             \fetch_top
Used module:                 \instruction_cache
Parameter \NUM_SET = 2
Parameter \NUM_WAYS = 2
Parameter \WAYS_PER_SET = 1

21.2. Executing AST frontend in derive mode using pre-parsed AST for module `\cache_lru'.
Parameter \NUM_SET = 2
Parameter \NUM_WAYS = 2
Parameter \WAYS_PER_SET = 1
Generating RTLIL representation for module `$paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1'.
Warning: Replacing memory \victim_per_set with list of registers. See /project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/cache_lru.v:56
Parameter \NUM_SET = 2
Parameter \NUM_WAYS = 2
Parameter \WAYS_PER_SET = 1
Found cached RTLIL representation for module `$paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1'.
Parameter \NUM_SET = 2
Parameter \NUM_WAYS = 2
Parameter \WAYS_PER_SET = 1
Found cached RTLIL representation for module `$paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1'.

21.3. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \core_top_wrapper
Used module:         \core_top
Used module:             \wb_top
Used module:                 \reorder_buffer
Used module:                     \writeback_xcpt
Used module:             \cache_top
Used module:                 \tlb_cache
Used module:                     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1
Used module:                 \data_cache
Used module:                     \store_buffer
Used module:             \alu_top
Used module:             \mul_top
Used module:                 \mul_stage
Used module:             \decode_top
Used module:                 \regFile
Used module:             \fetch_top
Used module:                 \instruction_cache

21.4. Analyzing design hierarchy..
Top module:  \user_project_wrapper
Used module:     \core_top_wrapper
Used module:         \core_top
Used module:             \wb_top
Used module:                 \reorder_buffer
Used module:                     \writeback_xcpt
Used module:             \cache_top
Used module:                 \tlb_cache
Used module:                     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1
Used module:                 \data_cache
Used module:                     \store_buffer
Used module:             \alu_top
Used module:             \mul_top
Used module:                 \mul_stage
Used module:             \decode_top
Used module:                 \regFile
Used module:             \fetch_top
Used module:                 \instruction_cache
Removing unused module `\cache_lru'.
Removed 1 unused modules.
Warning: Resizing cell port instruction_cache.icache_lru.update_way from 1 bits to 2 bits.
Warning: Resizing cell port instruction_cache.icache_lru.victim_way from 1 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.alu_src2_id from 3 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.alu_src1_id from 3 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.mul_src2_id from 3 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.mul_src1_id from 3 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.req_to_RF_instr_id from 3 bits to 2 bits.
Warning: Resizing cell port wb_top.reorder_buffer.req_to_dcache_info from 239 bits to 238 bits.
Warning: Resizing cell port wb_top.reorder_buffer.cache_req_info from 360 bits to 359 bits.
Warning: Resizing cell port wb_top.reorder_buffer.mul_req_info from 360 bits to 359 bits.
Warning: Resizing cell port wb_top.reorder_buffer.mem_instr_info from 239 bits to 238 bits.
Warning: Resizing cell port wb_top.reorder_buffer.alu_req_info from 360 bits to 359 bits.
Warning: Resizing cell port wb_top.reorder_buffer.reorder_buffer_oldest from 3 bits to 2 bits.
Warning: Resizing cell port reorder_buffer.writeback_xcpt.cache_req_info from 359 bits to 360 bits.
Warning: Resizing cell port reorder_buffer.writeback_xcpt.mul_req_info from 359 bits to 360 bits.
Warning: Resizing cell port reorder_buffer.writeback_xcpt.alu_req_info from 359 bits to 360 bits.
Warning: Resizing cell port data_cache.store_buffer.search_way from 2 bits to 1 bits.
Warning: Resizing cell port cache_top.dcache.req_info from 239 bits to 237 bits.
Warning: Resizing cell port tlb_cache.tlb_lru.update_way from 1 bits to 2 bits.
Warning: Resizing cell port tlb_cache.tlb_lru.update_set from 2 bits to 1 bits.
Warning: Resizing cell port tlb_cache.tlb_lru.victim_way from 1 bits to 2 bits.
Warning: Resizing cell port tlb_cache.tlb_lru.victim_set from 2 bits to 1 bits.
Warning: Resizing cell port mul_top.gen_mul_stages[1].mul_stage.data_result_out from 64 bits to 32 bits.
Warning: Resizing cell port mul_top.gen_mul_stages[1].mul_stage.data_result_in from 64 bits to 32 bits.
Warning: Resizing cell port mul_top.gen_mul_stages[0].mul_stage.data_result_out from 64 bits to 32 bits.
Warning: Resizing cell port mul_top.gen_mul_stages[0].mul_stage.data_result_in from 64 bits to 32 bits.

22. Printing statistics.

=== user_project_wrapper ===

   Number of wires:                 27
   Number of wire bits:            645
   Number of public wires:          27
   Number of public wire bits:     645
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     core_top_wrapper                1

=== core_top_wrapper ===

   Number of wires:                202
   Number of wire bits:           7557
   Number of public wires:          66
   Number of public wire bits:    2021
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:             10
   Number of cells:                 38
     $add                            3
     $and                            5
     $eq                             2
     $ge                             1
     $logic_and                      2
     $logic_not                      8
     $lt                             2
     $memrd                          2
     $memwr                          5
     $mux                            2
     $not                            2
     $or                             3
     core_top                        1

=== instruction_cache ===

   Number of wires:                182
   Number of wire bits:           7937
   Number of public wires:          35
   Number of public wire bits:    1071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              8
   Number of cells:                 65
     $add                           11
     $and                           10
     $eq                             2
     $logic_not                     10
     $mul                            7
     $mux                            4
     $not                            3
     $or                             4
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $pos                            2
     $shiftx                         4
     $shl                            6
     $shr                            1

=== fetch_top ===

   Number of wires:                107
   Number of wire bits:           1528
   Number of public wires:          50
   Number of public wire bits:     997
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             15
   Number of cells:                 38
     $add                            2
     $and                            6
     $eq                             1
     $logic_not                      9
     $mul                            1
     $mux                           11
     $or                             5
     $shiftx                         1
     instruction_cache               1
     tlb_cache                       1

=== wb_top ===

   Number of wires:                 40
   Number of wire bits:           1880
   Number of public wires:          39
   Number of public wire bits:    1879
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                  1
     reorder_buffer                  1

=== reorder_buffer ===

   Number of wires:               1179
   Number of wire bits:         446237
   Number of public wires:          56
   Number of public wire bits:    5548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              7
   Number of cells:                721
     $add                          176
     $and                          110
     $eq                            18
     $logic_not                     22
     $mul                          101
     $mux                           12
     $ne                             3
     $not                           38
     $or                            46
     $shiftx                        45
     $shl                           76
     $sub                           73
     writeback_xcpt                  1

=== writeback_xcpt ===

   Number of wires:                 42
   Number of wire bits:           2544
   Number of public wires:           6
   Number of public wire bits:    1284
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              3
   Number of cells:                 18
     $mux                            9
     $or                             9

=== core_top ===

   Number of wires:                108
   Number of wire bits:           4064
   Number of public wires:          77
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            8
     $logic_not                      9
     $mux                            3
     $or                            11
     alu_top                         1
     cache_top                       1
     decode_top                      1
     fetch_top                       1
     mul_top                         1
     wb_top                          1

=== decode_top ===

   Number of wires:                643
   Number of wire bits:           8698
   Number of public wires:          75
   Number of public wire bits:    2110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             18
   Number of cells:                279
     $add                           11
     $and                           22
     $eq                            88
     $logic_not                     20
     $mul                           10
     $mux                           25
     $not                            4
     $or                            78
     $shiftx                        12
     $shl                            8
     regFile                         1

=== regFile ===

   Number of wires:                 72
   Number of wire bits:          18510
   Number of public wires:          28
   Number of public wire bits:    2464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              6
   Number of cells:                 16
     $add                            4
     $and                            2
     $mul                            4
     $not                            1
     $or                             1
     $shiftx                         2
     $shl                            2

=== data_cache ===

   Number of wires:               1171
   Number of wire bits:          66174
   Number of public wires:          53
   Number of public wire bits:    1927
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             12
   Number of cells:                294
     $add                           61
     $and                           40
     $eq                             9
     $logic_not                      9
     $mul                           51
     $mux                            3
     $not                           20
     $or                            24
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $pos                            1
     $shiftx                        13
     $shl                           40
     $shr                           13
     $sub                            8
     store_buffer                    1

=== store_buffer ===

   Number of wires:                202
   Number of wire bits:           3465
   Number of public wires:          29
   Number of public wire bits:     500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 66
     $add                            7
     $and                           12
     $eq                             5
     $le                             6
     $logic_and                      2
     $logic_not                      6
     $mul                            3
     $mux                            2
     $not                            5
     $or                             6
     $reduce_or                      1
     $shiftx                         1
     $shl                           10

=== cache_top ===

   Number of wires:                 66
   Number of wire bits:           3084
   Number of public wires:          33
   Number of public wire bits:    2029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 30
     $and                            6
     $logic_not                      7
     $mux                            5
     $or                            10
     data_cache                      1
     tlb_cache                       1

=== $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 ===

   Number of wires:                118
   Number of wire bits:           1417
   Number of public wires:          20
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 54
     $add                           14
     $and                            2
     $eq                             4
     $le                             2
     $logic_and                      4
     $lt                             2
     $mul                            6
     $neg                            4
     $not                            2
     $or                             2
     $shift                          4
     $shiftx                         2
     $sub                            6

=== tlb_cache ===

   Number of wires:                163
   Number of wire bits:           6399
   Number of public wires:          24
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              3
   Number of cells:                 75
     $add                           16
     $and                            9
     $div                            4
     $eq                             2
     $logic_not                      2
     $mul                           13
     $mux                            1
     $not                            4
     $or                             5
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $shiftx                         4
     $shl                            8
     $sub                            6

=== mul_top ===

   Number of wires:                158
   Number of wire bits:           7560
   Number of public wires:          66
   Number of public wire bits:    4539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             18
   Number of cells:                 52
     $and                            9
     $logic_not                      7
     $mul                            1
     $mux                           13
     $ne                             3
     $or                            17
     mul_stage                       2

=== mul_stage ===

   Number of wires:                 24
   Number of wire bits:            615
   Number of public wires:          16
   Number of public wire bits:     410
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                  0

=== alu_top ===

   Number of wires:                630
   Number of wire bits:           9242
   Number of public wires:          64
   Number of public wire bits:    2831
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             24
   Number of cells:                165
     $add                            4
     $and                           12
     $eq                            56
     $ge                             1
     $gt                             1
     $le                             1
     $logic_not                     10
     $lt                             1
     $mux                           17
     $ne                             8
     $or                            51
     $shl                            1
     $shr                            1
     $sub                            1

=== design hierarchy ===

   user_project_wrapper              1
     core_top_wrapper                1
       core_top                      1
         alu_top                     1
         cache_top                   1
           data_cache                1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
             store_buffer            1
           tlb_cache                 1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
         decode_top                  1
           regFile                   1
         fetch_top                   1
           instruction_cache         1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
           tlb_cache                 1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
         mul_top                     1
           mul_stage                 2
         wb_top                      1
           reorder_buffer            1
             writeback_xcpt          1

   Number of wires:               5675
   Number of wire bits:         608821
   Number of public wires:         864
   Number of public wire bits:   35637
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:            160
   Number of cells:               2165
     $add                          367
     $and                          268
     $div                            8
     $eq                           201
     $ge                             2
     $gt                             1
     $le                            15
     $logic_and                     20
     $logic_not                    121
     $lt                            11
     $memrd                          2
     $memwr                          5
     $mul                          228
     $mux                          108
     $ne                            14
     $neg                           16
     $not                           89
     $or                           283
     $pos                            3
     $reduce_or                      1
     $shift                         16
     $shiftx                        94
     $shl                          159
     $shr                           15
     $sub                          118

23. Executing SPLITNETS pass (splitting up multi-bit signals).
Warning: Ignoring module core_top_wrapper because it contains processes (run 'proc' command first).
Warning: Ignoring module instruction_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module fetch_top because it contains processes (run 'proc' command first).
Warning: Ignoring module wb_top because it contains processes (run 'proc' command first).
Warning: Ignoring module reorder_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module writeback_xcpt because it contains processes (run 'proc' command first).
Warning: Ignoring module decode_top because it contains processes (run 'proc' command first).
Warning: Ignoring module regFile because it contains processes (run 'proc' command first).
Warning: Ignoring module data_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module store_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module cache_top because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 because it contains processes (run 'proc' command first).
Warning: Ignoring module tlb_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_top because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module alu_top because it contains processes (run 'proc' command first).

24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_project_wrapper..
Warning: Ignoring module core_top_wrapper because it contains processes (run 'proc' command first).
Warning: Ignoring module instruction_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module fetch_top because it contains processes (run 'proc' command first).
Warning: Ignoring module wb_top because it contains processes (run 'proc' command first).
Warning: Ignoring module reorder_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module writeback_xcpt because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \core_top..
Warning: Ignoring module decode_top because it contains processes (run 'proc' command first).
Warning: Ignoring module regFile because it contains processes (run 'proc' command first).
Warning: Ignoring module data_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module store_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module cache_top because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 because it contains processes (run 'proc' command first).
Warning: Ignoring module tlb_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_top because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module alu_top because it contains processes (run 'proc' command first).

25. Executing CHECK pass (checking for obvious problems).
Warning: Ignoring module $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 because it contains processes (run 'proc' command first).
Warning: Ignoring module alu_top because it contains processes (run 'proc' command first).
Warning: Ignoring module cache_top because it contains processes (run 'proc' command first).
checking module core_top..
Warning: multiple conflicting drivers for core_top.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:173$2461_Y:
    port Y[0] of cell $or$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:173$2461 ($or)
    port stall_decode[0] of cell alu_top (alu_top)
Warning: multiple conflicting drivers for core_top.$or$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:150$2459_Y:
    port Y[0] of cell $or$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:150$2459 ($or)
    port stall_decode[0] of cell mul_top (mul_top)
Warning: Wire core_top.\mul_stall_pipeline is used but has no driver.
Warning: Wire core_top.\alu_stall_pipeline is used but has no driver.
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[0]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[100]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[101]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[102]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[103]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[104]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[105]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[106]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[107]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[108]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[109]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[10]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[110]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[111]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[112]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[113]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[114]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[115]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[116]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[117]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[118]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[119]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[11]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[120]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[121]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[122]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[123]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[124]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[125]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[126]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[127]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[128]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[129]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[12]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[130]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[131]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[132]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[133]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[134]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[135]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[136]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[137]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[138]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[139]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[13]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[140]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[141]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[142]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[143]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[144]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[145]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[146]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[147]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[148]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[149]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[14]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[150]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[151]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[152]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[153]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[154]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[155]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[156]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[157]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[158]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[159]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[15]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[160]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[161]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[162]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[163]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[164]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[165]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[166]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[167]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[168]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[169]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[16]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[170]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[171]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[172]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[173]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[174]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[175]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[176]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[177]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[178]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[179]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[17]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[180]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[181]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[182]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[183]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[184]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[185]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[186]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[187]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[188]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[189]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[18]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[190]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[191]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[192]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[193]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[194]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[195]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[196]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[197]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[198]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[199]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[19]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[1]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[200]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[201]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[202]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[203]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[204]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[205]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[206]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[207]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[208]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[209]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[20]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[210]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[211]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[212]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[213]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[214]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[215]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[216]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[217]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[218]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[219]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[21]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[220]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[221]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[222]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[223]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[224]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[225]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[226]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[227]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[228]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[229]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[22]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[230]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[231]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[232]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[233]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[234]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[235]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[236]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[237]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[238]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[23]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[24]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[25]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[26]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[27]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[28]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[29]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[2]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[30]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[31]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[32]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[33]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[34]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[35]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[36]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[37]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[38]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[39]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[3]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[40]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[41]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[42]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[43]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[44]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[45]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[46]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[47]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[48]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[49]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[4]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[50]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[51]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[52]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[53]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[54]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[55]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[56]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[57]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[58]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[59]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[5]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[60]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[61]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[62]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[63]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[64]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[65]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[66]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[67]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[68]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[69]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[6]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[70]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[71]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[72]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[73]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[74]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[75]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[76]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[77]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[78]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[79]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[7]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[80]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[81]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[82]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[83]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[84]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[85]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[86]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[87]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[88]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[89]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[8]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[90]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[91]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[92]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[93]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[94]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[95]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[96]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[97]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[98]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[99]
Warning: found logic loop in module core_top:
    cell $ternary$/project/openlane/user_project_wrapper/../../verilog/rtl/custom_core/core_top.v:199$2467 ($mux)
    wire \req_to_dcache_info[9]
Warning: Ignoring module core_top_wrapper because it contains processes (run 'proc' command first).
Warning: Ignoring module data_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module decode_top because it contains processes (run 'proc' command first).
Warning: Ignoring module fetch_top because it contains processes (run 'proc' command first).
Warning: Ignoring module instruction_cache because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_stage because it contains processes (run 'proc' command first).
Warning: Ignoring module mul_top because it contains processes (run 'proc' command first).
Warning: Ignoring module regFile because it contains processes (run 'proc' command first).
Warning: Ignoring module reorder_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module store_buffer because it contains processes (run 'proc' command first).
Warning: Ignoring module tlb_cache because it contains processes (run 'proc' command first).
checking module user_project_wrapper..
Warning: Wire user_project_wrapper.\mprj_clock2 is used but has no driver.
Warning: Ignoring module wb_top because it contains processes (run 'proc' command first).
Warning: Ignoring module writeback_xcpt because it contains processes (run 'proc' command first).
found and reported 244 problems.

26. Printing statistics.

=== $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 ===

   Number of wires:                118
   Number of wire bits:           1417
   Number of public wires:          20
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 54
     $add                           14
     $and                            2
     $eq                             4
     $le                             2
     $logic_and                      4
     $lt                             2
     $mul                            6
     $neg                            4
     $not                            2
     $or                             2
     $shift                          4
     $shiftx                         2
     $sub                            6

   Area for cell type $not is unknown!
   Area for cell type $neg is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shift is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $lt is unknown!
   Area for cell type $le is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $sub is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $logic_and is unknown!

=== alu_top ===

   Number of wires:                630
   Number of wire bits:           9242
   Number of public wires:          64
   Number of public wire bits:    2831
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             24
   Number of cells:                165
     $add                            4
     $and                           12
     $eq                            56
     $ge                             1
     $gt                             1
     $le                             1
     $logic_not                     10
     $lt                             1
     $mux                           17
     $ne                             8
     $or                            51
     $shl                            1
     $shr                            1
     $sub                            1

   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shr is unknown!
   Area for cell type $lt is unknown!
   Area for cell type $le is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $ne is unknown!
   Area for cell type $ge is unknown!
   Area for cell type $gt is unknown!
   Area for cell type $add is unknown!
   Area for cell type $sub is unknown!
   Area for cell type $mux is unknown!

=== cache_top ===

   Number of wires:                 66
   Number of wire bits:           3084
   Number of public wires:          33
   Number of public wire bits:    2029
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 30
     $and                            6
     $logic_not                      7
     $mux                            5
     $or                            10
     data_cache                      1
     tlb_cache                       1

   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \tlb_cache is unknown!
   Area for cell type \data_cache is unknown!

=== core_top ===

   Number of wires:               3579
   Number of wire bits:           4064
   Number of public wires:        3041
   Number of public wire bits:    3526
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            8
     $logic_not                      9
     $mux                            3
     $or                            11
     alu_top                         1
     cache_top                       1
     decode_top                      1
     fetch_top                       1
     mul_top                         1
     wb_top                          1

   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \alu_top is unknown!
   Area for cell type \mul_top is unknown!
   Area for cell type \cache_top is unknown!
   Area for cell type \decode_top is unknown!
   Area for cell type \fetch_top is unknown!
   Area for cell type \wb_top is unknown!

=== core_top_wrapper ===

   Number of wires:                202
   Number of wire bits:           7557
   Number of public wires:          66
   Number of public wire bits:    2021
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:             10
   Number of cells:                 38
     $add                            3
     $and                            5
     $eq                             2
     $ge                             1
     $logic_and                      2
     $logic_not                      8
     $lt                             2
     $memrd                          2
     $memwr                          5
     $mux                            2
     $not                            2
     $or                             3
     core_top                        1

   Area for cell type $not is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $lt is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $ge is unknown!
   Area for cell type $add is unknown!
   Area for cell type $logic_and is unknown!
   Area for cell type $mux is unknown!
   Area for cell type $memrd is unknown!
   Area for cell type $memwr is unknown!
   Area for cell type \core_top is unknown!

=== data_cache ===

   Number of wires:               1171
   Number of wire bits:          66174
   Number of public wires:          53
   Number of public wire bits:    1927
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             12
   Number of cells:                294
     $add                           61
     $and                           40
     $eq                             9
     $logic_not                      9
     $mul                           51
     $mux                            3
     $not                           20
     $or                            24
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $pos                            1
     $shiftx                        13
     $shl                           40
     $shr                           13
     $sub                            8
     store_buffer                    1

   Area for cell type $not is unknown!
   Area for cell type $pos is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shr is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $sub is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \store_buffer is unknown!
   Area for cell type $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 is unknown!

=== decode_top ===

   Number of wires:                643
   Number of wire bits:           8698
   Number of public wires:          75
   Number of public wire bits:    2110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             18
   Number of cells:                279
     $add                           11
     $and                           22
     $eq                            88
     $logic_not                     20
     $mul                           10
     $mux                           25
     $not                            4
     $or                            78
     $shiftx                        12
     $shl                            8
     regFile                         1

   Area for cell type $not is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \regFile is unknown!

=== fetch_top ===

   Number of wires:                107
   Number of wire bits:           1528
   Number of public wires:          50
   Number of public wire bits:     997
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             15
   Number of cells:                 38
     $add                            2
     $and                            6
     $eq                             1
     $logic_not                      9
     $mul                            1
     $mux                           11
     $or                             5
     $shiftx                         1
     instruction_cache               1
     tlb_cache                       1

   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \tlb_cache is unknown!
   Area for cell type \instruction_cache is unknown!

=== instruction_cache ===

   Number of wires:                182
   Number of wire bits:           7937
   Number of public wires:          35
   Number of public wire bits:    1071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              8
   Number of cells:                 65
     $add                           11
     $and                           10
     $eq                             2
     $logic_not                     10
     $mul                            7
     $mux                            4
     $not                            3
     $or                             4
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $pos                            2
     $shiftx                         4
     $shl                            6
     $shr                            1

   Area for cell type $not is unknown!
   Area for cell type $pos is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shr is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 is unknown!

=== mul_stage ===

   Number of wires:                 24
   Number of wire bits:            615
   Number of public wires:          16
   Number of public wire bits:     410
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                  0

=== mul_top ===

   Number of wires:                158
   Number of wire bits:           7560
   Number of public wires:          66
   Number of public wire bits:    4539
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:             18
   Number of cells:                 52
     $and                            9
     $logic_not                      7
     $mul                            1
     $mux                           13
     $ne                             3
     $or                            17
     mul_stage                       2

   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $ne is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \mul_stage is unknown!

=== regFile ===

   Number of wires:                 72
   Number of wire bits:          18510
   Number of public wires:          28
   Number of public wire bits:    2464
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              6
   Number of cells:                 16
     $add                            4
     $and                            2
     $mul                            4
     $not                            1
     $or                             1
     $shiftx                         2
     $shl                            2

   Area for cell type $not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $add is unknown!
   Area for cell type $mul is unknown!

=== reorder_buffer ===

   Number of wires:               1179
   Number of wire bits:         446237
   Number of public wires:          56
   Number of public wire bits:    5548
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              7
   Number of cells:                721
     $add                          176
     $and                          110
     $eq                            18
     $logic_not                     22
     $mul                          101
     $mux                           12
     $ne                             3
     $not                           38
     $or                            46
     $shiftx                        45
     $shl                           76
     $sub                           73
     writeback_xcpt                  1

   Area for cell type $not is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $ne is unknown!
   Area for cell type $add is unknown!
   Area for cell type $sub is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $mux is unknown!
   Area for cell type \writeback_xcpt is unknown!

=== store_buffer ===

   Number of wires:                202
   Number of wire bits:           3465
   Number of public wires:          29
   Number of public wire bits:     500
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              5
   Number of cells:                 66
     $add                            7
     $and                           12
     $eq                             5
     $le                             6
     $logic_and                      2
     $logic_not                      6
     $mul                            3
     $mux                            2
     $not                            5
     $or                             6
     $reduce_or                      1
     $shiftx                         1
     $shl                           10

   Area for cell type $not is unknown!
   Area for cell type $reduce_or is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $le is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $logic_and is unknown!
   Area for cell type $mux is unknown!

=== tlb_cache ===

   Number of wires:                163
   Number of wire bits:           6399
   Number of public wires:          24
   Number of public wire bits:     415
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              3
   Number of cells:                 75
     $add                           16
     $and                            9
     $div                            4
     $eq                             2
     $logic_not                      2
     $mul                           13
     $mux                            1
     $not                            4
     $or                             5
     $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
     $shiftx                         4
     $shl                            8
     $sub                            6

   Area for cell type $not is unknown!
   Area for cell type $logic_not is unknown!
   Area for cell type $and is unknown!
   Area for cell type $or is unknown!
   Area for cell type $shl is unknown!
   Area for cell type $shiftx is unknown!
   Area for cell type $eq is unknown!
   Area for cell type $add is unknown!
   Area for cell type $sub is unknown!
   Area for cell type $mul is unknown!
   Area for cell type $div is unknown!
   Area for cell type $mux is unknown!
   Area for cell type $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 is unknown!

=== user_project_wrapper ===

   Number of wires:                 27
   Number of wire bits:            645
   Number of public wires:          27
   Number of public wire bits:     645
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     core_top_wrapper                1

   Area for cell type \core_top_wrapper is unknown!

=== wb_top ===

   Number of wires:                 40
   Number of wire bits:           1880
   Number of public wires:          39
   Number of public wire bits:    1879
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              1
   Number of cells:                  1
     reorder_buffer                  1

   Area for cell type \reorder_buffer is unknown!

=== writeback_xcpt ===

   Number of wires:                 42
   Number of wire bits:           2544
   Number of public wires:           6
   Number of public wire bits:    1284
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              3
   Number of cells:                 18
     $mux                            9
     $or                             9

   Area for cell type $or is unknown!
   Area for cell type $mux is unknown!

=== design hierarchy ===

   user_project_wrapper              1
     core_top_wrapper                1
       core_top                      1
         alu_top                     1
         cache_top                   1
           data_cache                1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
             store_buffer            1
           tlb_cache                 1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
         decode_top                  1
           regFile                   1
         fetch_top                   1
           instruction_cache         1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
           tlb_cache                 1
             $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1      1
         mul_top                     1
           mul_stage                 2
         wb_top                      1
           reorder_buffer            1
             writeback_xcpt          1

   Number of wires:               9146
   Number of wire bits:         608821
   Number of public wires:        3828
   Number of public wire bits:   35637
   Number of memories:               1
   Number of memory bits:         2560
   Number of processes:            160
   Number of cells:               2165
     $add                          367
     $and                          268
     $div                            8
     $eq                           201
     $ge                             2
     $gt                             1
     $le                            15
     $logic_and                     20
     $logic_not                    121
     $lt                            11
     $memrd                          2
     $memwr                          5
     $mul                          228
     $mux                          108
     $ne                            14
     $neg                           16
     $not                           89
     $or                           283
     $pos                            3
     $reduce_or                      1
     $shift                         16
     $shiftx                        94
     $shl                          159
     $shr                           15
     $sub                          118

   Area for cell type $or is unknown!
   Area for cell type $mux is unknown!

27. Executing Verilog backend.
Dumping module `$paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1'.
Warning: Module $paramod\cache_lru\NUM_SET=2\NUM_WAYS=2\WAYS_PER_SET=1 contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\alu_top'.
Warning: Module alu_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\cache_top'.
Warning: Module cache_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\core_top'.
Dumping module `\core_top_wrapper'.
Warning: Module core_top_wrapper contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\data_cache'.
Warning: Module data_cache contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\decode_top'.
Warning: Module decode_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\fetch_top'.
Warning: Module fetch_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\instruction_cache'.
Warning: Module instruction_cache contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\mul_stage'.
Warning: Module mul_stage contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\mul_top'.
Warning: Module mul_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\regFile'.
Warning: Module regFile contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\reorder_buffer'.
Warning: Module reorder_buffer contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\store_buffer'.
Warning: Module store_buffer contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\tlb_cache'.
Warning: Module tlb_cache contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\user_project_wrapper'.
Dumping module `\wb_top'.
Warning: Module wb_top contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.
Dumping module `\writeback_xcpt'.
Warning: Module writeback_xcpt contains unmapped RTLIL processes. RTLIL processes
can't always be mapped directly to Verilog always blocks. Unintended
changes in simulation behavior are possible! Use "proc" to convert
processes to logic networks and registers.

Warnings: 313 unique messages, 346 total
End of script. Logfile hash: f5184ae8aa, CPU: user 2.68s system 0.04s, MEM: 136.51 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 54% 38x read_verilog (1 sec), 39% 2x write_verilog (1 sec), ...
