// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module PeripheryBus(
  input         auto_coupler_to_device_named_uart_0_control_xing_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_device_named_uart_0_control_xing_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [13:0] auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [28:0] auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_coupler_to_device_named_uart_0_control_xing_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_coupler_to_device_named_uart_0_control_xing_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [13:0] auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_fixedClockNode_out_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_fixedClockNode_out_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_pbus_clock_groups_in_member_pbus_0_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_pbus_clock_groups_in_member_pbus_0_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_bus_xing_in_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_bus_xing_in_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [9:0]  auto_bus_xing_in_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [28:0] auto_bus_xing_in_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [7:0]  auto_bus_xing_in_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_bus_xing_in_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_bus_xing_in_a_bits_corrupt,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_bus_xing_in_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [1:0]  auto_bus_xing_in_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_bus_xing_in_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [9:0]  auto_bus_xing_in_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_bus_xing_in_d_bits_denied,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_bus_xing_in_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_bus_xing_in_d_bits_corrupt	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
);

  wire        out_woready_7;	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        _coupler_to_device_named_uart_0_auto_tl_in_a_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_device_named_uart_0_auto_tl_in_d_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_device_named_uart_0_auto_tl_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_device_named_uart_0_auto_tl_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [9:0]  _coupler_to_device_named_uart_0_auto_tl_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_device_named_uart_0_auto_tl_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_bootaddressreg_auto_fragmenter_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [1:0]  _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [13:0] _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [12:0] _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_bootaddressreg_auto_fragmenter_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_bootaddressreg_auto_tl_in_a_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _coupler_to_bootaddressreg_auto_tl_in_d_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_bootaddressreg_auto_tl_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _coupler_to_bootaddressreg_auto_tl_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [9:0]  _coupler_to_bootaddressreg_auto_tl_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _coupler_to_bootaddressreg_auto_tl_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _buffer_1_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_1_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_1_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_1_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [9:0]  _buffer_1_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [28:0] _buffer_1_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [7:0]  _buffer_1_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [63:0] _buffer_1_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_1_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_1_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _atomics_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [2:0]  _atomics_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [1:0]  _atomics_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [2:0]  _atomics_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [9:0]  _atomics_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [63:0] _atomics_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [2:0]  _atomics_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [2:0]  _atomics_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [2:0]  _atomics_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [9:0]  _atomics_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [28:0] _atomics_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [7:0]  _atomics_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire [63:0] _atomics_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _atomics_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  wire        _buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [1:0]  _buffer_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [9:0]  _buffer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [63:0] _buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _buffer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [9:0]  _buffer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [28:0] _buffer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [63:0] _buffer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _buffer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _out_xbar_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _out_xbar_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [9:0]  _out_xbar_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [63:0] _out_xbar_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _out_xbar_auto_out_1_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_out_1_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_out_1_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [9:0]  _out_xbar_auto_out_1_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [28:0] _out_xbar_auto_out_1_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [7:0]  _out_xbar_auto_out_1_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [63:0] _out_xbar_auto_out_1_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _out_xbar_auto_out_1_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _out_xbar_auto_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [2:0]  _out_xbar_auto_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [9:0]  _out_xbar_auto_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [12:0] _out_xbar_auto_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [7:0]  _out_xbar_auto_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire [63:0] _out_xbar_auto_out_0_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _out_xbar_auto_out_0_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  wire        _fixer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire        _fixer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [2:0]  _fixer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [2:0]  _fixer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [9:0]  _fixer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [63:0] _fixer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire        _fixer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [2:0]  _fixer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [9:0]  _fixer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [28:0] _fixer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [7:0]  _fixer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire [63:0] _fixer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire        _fixer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
  wire        _fixedClockNode_auto_out_0_clock;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fixedClockNode_auto_out_0_reset;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  reg  [63:0] pad;	// @[generators/testchipip/src/main/scala/boot/BootAddrReg.scala:28:34]
  wire        out_front_bits_read = _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_opcode == 3'h4;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:69:36]
  wire        _out_out_bits_data_T_1 = _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_address[11:3] == 9'h0;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:193:34, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:70:19, :82:24]
  wire        valids_0 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[0];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_1 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[1];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_2 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[2];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_3 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[3];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_4 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[4];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_5 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[5];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_6 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[6];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  wire        valids_7 = out_woready_7 & _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask[7];	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
  assign out_woready_7 = _coupler_to_bootaddressreg_auto_fragmenter_out_a_valid & _coupler_to_bootaddressreg_auto_fragmenter_out_d_ready & ~out_front_bits_read & _out_out_bits_data_T_1;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24]
  always @(posedge _fixedClockNode_auto_out_0_clock) begin	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    if (_fixedClockNode_auto_out_0_reset)	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
      pad <= 64'h80000000;	// @[generators/testchipip/src/main/scala/boot/BootAddrReg.scala:28:34]
    else if (valids_0 | valids_1 | valids_2 | valids_3 | valids_4 | valids_5 | valids_6 | valids_7)	// @[generators/rocket-chip/src/main/scala/regmapper/RegField.scala:154:27, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24]
      pad <= {valids_7 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[63:56] : pad[63:56], valids_6 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[55:48] : pad[55:48], valids_5 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[47:40] : pad[47:40], valids_4 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[39:32] : pad[39:32], valids_3 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[31:24] : pad[31:24], valids_2 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[23:16] : pad[23:16], valids_1 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[15:8] : pad[15:8], valids_0 ? _coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data[7:0] : pad[7:0]};	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27, generators/rocket-chip/src/main/scala/regmapper/RegField.scala:151:57, :152:31, :154:52, :158:{20,33}, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24, generators/testchipip/src/main/scala/boot/BootAddrReg.scala:28:34]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;
        end
        pad = {_RANDOM[1'h0], _RANDOM[1'h1]};	// @[generators/testchipip/src/main/scala/boot/BootAddrReg.scala:28:34]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FixedClockBroadcast_1 fixedClockNode (	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_clock    (auto_pbus_clock_groups_in_member_pbus_0_clock),
    .auto_in_reset    (auto_pbus_clock_groups_in_member_pbus_0_reset),
    .auto_out_1_clock (auto_fixedClockNode_out_clock),
    .auto_out_1_reset (auto_fixedClockNode_out_reset),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );
  TLFIFOFixer_1 fixer (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_ready         (_fixer_auto_in_a_ready),
    .auto_in_a_valid         (_buffer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_opcode   (_buffer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_size     (_buffer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_source   (_buffer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_address  (_buffer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_mask     (_buffer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_data     (_buffer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_d_ready         (_buffer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_d_valid         (_fixer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_fixer_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_fixer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_fixer_auto_in_d_bits_source),
    .auto_in_d_bits_data     (_fixer_auto_in_d_bits_data),
    .auto_out_a_ready        (_out_xbar_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_out_a_valid        (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fixer_auto_out_a_bits_data),
    .auto_out_d_ready        (_fixer_auto_out_d_ready),
    .auto_out_d_valid        (_out_xbar_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_out_d_bits_opcode  (_out_xbar_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_out_d_bits_size    (_out_xbar_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_out_d_bits_source  (_out_xbar_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_out_d_bits_data    (_out_xbar_auto_in_d_bits_data)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
  );
  TLXbar_2 out_xbar (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .clock                     (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                     (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready           (_out_xbar_auto_in_a_ready),
    .auto_in_a_valid           (_fixer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_opcode     (_fixer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_size       (_fixer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_source     (_fixer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_address    (_fixer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_mask       (_fixer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_a_bits_data       (_fixer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_d_ready           (_fixer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_in_d_valid           (_out_xbar_auto_in_d_valid),
    .auto_in_d_bits_opcode     (_out_xbar_auto_in_d_bits_opcode),
    .auto_in_d_bits_size       (_out_xbar_auto_in_d_bits_size),
    .auto_in_d_bits_source     (_out_xbar_auto_in_d_bits_source),
    .auto_in_d_bits_data       (_out_xbar_auto_in_d_bits_data),
    .auto_out_1_a_ready        (_coupler_to_device_named_uart_0_auto_tl_in_a_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_1_a_valid        (_out_xbar_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_out_xbar_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_size    (_out_xbar_auto_out_1_a_bits_size),
    .auto_out_1_a_bits_source  (_out_xbar_auto_out_1_a_bits_source),
    .auto_out_1_a_bits_address (_out_xbar_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_mask    (_out_xbar_auto_out_1_a_bits_mask),
    .auto_out_1_a_bits_data    (_out_xbar_auto_out_1_a_bits_data),
    .auto_out_1_d_ready        (_out_xbar_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_coupler_to_device_named_uart_0_auto_tl_in_d_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_1_d_bits_opcode  (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_1_d_bits_size    (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_1_d_bits_source  (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_1_d_bits_data    (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_a_ready        (_coupler_to_bootaddressreg_auto_tl_in_a_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_a_valid        (_out_xbar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_out_xbar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_size    (_out_xbar_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_out_xbar_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_out_xbar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_out_xbar_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_data    (_out_xbar_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_out_xbar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_coupler_to_bootaddressreg_auto_tl_in_d_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_opcode  (_coupler_to_bootaddressreg_auto_tl_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_size    (_coupler_to_bootaddressreg_auto_tl_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_source  (_coupler_to_bootaddressreg_auto_tl_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_out_0_d_bits_data    (_coupler_to_bootaddressreg_auto_tl_in_d_bits_data)	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  );
  TLBuffer buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .clock                   (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                   (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_atomics_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_opcode   (_atomics_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_param    (_atomics_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_size     (_atomics_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_source   (_atomics_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_address  (_atomics_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_mask     (_atomics_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_data     (_atomics_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_a_bits_corrupt  (_atomics_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_d_ready         (_atomics_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_fixer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (/* unused */),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (/* unused */),
    .auto_out_d_ready        (_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_fixer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_d_bits_opcode  (_fixer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_d_bits_param   (2'h0),
    .auto_out_d_bits_size    (_fixer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_d_bits_source  (_fixer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_d_bits_sink    (1'h0),
    .auto_out_d_bits_denied  (1'h0),
    .auto_out_d_bits_data    (_fixer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:47:33]
    .auto_out_d_bits_corrupt (1'h0)
  );
  TLAtomicAutomata atomics (	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .clock                   (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                   (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready         (_atomics_auto_in_a_ready),
    .auto_in_a_valid         (_buffer_1_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_opcode   (_buffer_1_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_param    (_buffer_1_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_size     (_buffer_1_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_source   (_buffer_1_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_address  (_buffer_1_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_mask     (_buffer_1_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_data     (_buffer_1_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_a_bits_corrupt  (_buffer_1_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_d_ready         (_buffer_1_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_in_d_valid         (_atomics_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_atomics_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_atomics_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_atomics_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_atomics_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_atomics_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_atomics_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_atomics_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_atomics_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_a_valid        (_atomics_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_atomics_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_atomics_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_atomics_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_atomics_auto_out_a_bits_source),
    .auto_out_a_bits_address (_atomics_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_atomics_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_atomics_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_atomics_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_atomics_auto_out_d_ready),
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  );
  TLBuffer buffer_1 (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .clock                   (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                   (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready         (auto_bus_xing_in_a_ready),
    .auto_in_a_valid         (auto_bus_xing_in_a_valid),
    .auto_in_a_bits_opcode   (auto_bus_xing_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_bus_xing_in_a_bits_param),
    .auto_in_a_bits_size     (auto_bus_xing_in_a_bits_size),
    .auto_in_a_bits_source   (auto_bus_xing_in_a_bits_source),
    .auto_in_a_bits_address  (auto_bus_xing_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_bus_xing_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_bus_xing_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_bus_xing_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_bus_xing_in_d_ready),
    .auto_in_d_valid         (auto_bus_xing_in_d_valid),
    .auto_in_d_bits_opcode   (auto_bus_xing_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_bus_xing_in_d_bits_param),
    .auto_in_d_bits_size     (auto_bus_xing_in_d_bits_size),
    .auto_in_d_bits_source   (auto_bus_xing_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_bus_xing_in_d_bits_sink),
    .auto_in_d_bits_denied   (auto_bus_xing_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_bus_xing_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_bus_xing_in_d_bits_corrupt),
    .auto_out_a_ready        (_atomics_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_a_valid        (_buffer_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_1_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_1_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_1_auto_out_d_ready),
    .auto_out_d_valid        (_atomics_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_opcode  (_atomics_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_param   (_atomics_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_size    (_atomics_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_source  (_atomics_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_sink    (_atomics_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_denied  (_atomics_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_data    (_atomics_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
    .auto_out_d_bits_corrupt (_atomics_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/AtomicAutomata.scala:285:29]
  );
  TLInterconnectCoupler_4 coupler_to_bootaddressreg (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                              (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                              (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_fragmenter_out_a_ready        (_coupler_to_bootaddressreg_auto_fragmenter_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_fragmenter_out_a_valid        (_coupler_to_bootaddressreg_auto_fragmenter_out_a_valid),
    .auto_fragmenter_out_a_bits_opcode  (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_opcode),
    .auto_fragmenter_out_a_bits_size    (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_size),
    .auto_fragmenter_out_a_bits_source  (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_source),
    .auto_fragmenter_out_a_bits_address (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_address),
    .auto_fragmenter_out_a_bits_mask    (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_mask),
    .auto_fragmenter_out_a_bits_data    (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_data),
    .auto_fragmenter_out_d_ready        (_coupler_to_bootaddressreg_auto_fragmenter_out_d_ready),
    .auto_fragmenter_out_d_valid        (_coupler_to_bootaddressreg_auto_fragmenter_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_fragmenter_out_d_bits_opcode  ({2'h0, out_front_bits_read}),	// @[generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:69:36, :100:19]
    .auto_fragmenter_out_d_bits_size    (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_fragmenter_out_d_bits_source  (_coupler_to_bootaddressreg_auto_fragmenter_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_fragmenter_out_d_bits_data    (_out_out_bits_data_T_1 ? pad : 64'h0),	// @[generators/rocket-chip/src/main/scala/tilelink/Bundles.scala:259:74, generators/rocket-chip/src/main/scala/tilelink/RegisterRouter.scala:82:24, generators/testchipip/src/main/scala/boot/BootAddrReg.scala:28:34]
    .auto_tl_in_a_ready                 (_coupler_to_bootaddressreg_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                 (_out_xbar_auto_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_opcode           (_out_xbar_auto_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_size             (_out_xbar_auto_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_source           (_out_xbar_auto_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_address          (_out_xbar_auto_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_mask             (_out_xbar_auto_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_data             (_out_xbar_auto_out_0_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_d_ready                 (_out_xbar_auto_out_0_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_d_valid                 (_coupler_to_bootaddressreg_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode           (_coupler_to_bootaddressreg_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size             (_coupler_to_bootaddressreg_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source           (_coupler_to_bootaddressreg_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data             (_coupler_to_bootaddressreg_auto_tl_in_d_bits_data)
  );
  TLInterconnectCoupler_5 coupler_to_device_named_uart_0 (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                                (_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                                (_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_control_xing_out_a_ready        (auto_coupler_to_device_named_uart_0_control_xing_out_a_ready),
    .auto_control_xing_out_a_valid        (auto_coupler_to_device_named_uart_0_control_xing_out_a_valid),
    .auto_control_xing_out_a_bits_opcode  (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode),
    .auto_control_xing_out_a_bits_size    (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size),
    .auto_control_xing_out_a_bits_source  (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source),
    .auto_control_xing_out_a_bits_address (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address),
    .auto_control_xing_out_a_bits_mask    (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask),
    .auto_control_xing_out_a_bits_data    (auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data),
    .auto_control_xing_out_d_ready        (auto_coupler_to_device_named_uart_0_control_xing_out_d_ready),
    .auto_control_xing_out_d_valid        (auto_coupler_to_device_named_uart_0_control_xing_out_d_valid),
    .auto_control_xing_out_d_bits_opcode  (auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_opcode),
    .auto_control_xing_out_d_bits_size    (auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_size),
    .auto_control_xing_out_d_bits_source  (auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_source),
    .auto_control_xing_out_d_bits_data    (auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_data),
    .auto_tl_in_a_ready                   (_coupler_to_device_named_uart_0_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                   (_out_xbar_auto_out_1_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_opcode             (_out_xbar_auto_out_1_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_size               (_out_xbar_auto_out_1_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_source             (_out_xbar_auto_out_1_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_address            (_out_xbar_auto_out_1_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_mask               (_out_xbar_auto_out_1_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_a_bits_data               (_out_xbar_auto_out_1_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_d_ready                   (_out_xbar_auto_out_1_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:50:30]
    .auto_tl_in_d_valid                   (_coupler_to_device_named_uart_0_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode             (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size               (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source             (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data               (_coupler_to_device_named_uart_0_auto_tl_in_d_bits_data)
  );
endmodule

