<stg><name>dut_matmul</name>


<trans_list>

<trans id="1857" from="1" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="2" to="3">
<condition id="47">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="3" to="5">
<condition id="570">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="3" to="4">
<condition id="572">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="4" to="3">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="5" to="516">
<condition id="573">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="5" to="6">
<condition id="1084">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="6" to="7">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="7" to="8">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="8" to="9">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="9" to="10">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="10" to="11">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="11" to="12">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="12" to="13">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="13" to="14">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="14" to="15">
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="15" to="16">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="16" to="17">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="17" to="18">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="18" to="19">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="19" to="20">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="20" to="21">
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="21" to="22">
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="22" to="23">
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="23" to="24">
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="24" to="25">
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="25" to="26">
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="26" to="27">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="27" to="28">
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="28" to="29">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="29" to="30">
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="30" to="31">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="31" to="32">
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="32" to="33">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="33" to="34">
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="34" to="35">
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="35" to="36">
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="36" to="37">
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="37" to="38">
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="38" to="39">
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="39" to="40">
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="40" to="41">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="41" to="42">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="42" to="43">
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="43" to="44">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="44" to="45">
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="45" to="46">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="46" to="47">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="47" to="48">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="48" to="49">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="49" to="50">
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="50" to="51">
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="51" to="52">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="52" to="53">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="53" to="54">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="54" to="55">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="55" to="56">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="56" to="57">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="57" to="58">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="58" to="59">
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="59" to="60">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="60" to="61">
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="61" to="62">
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="62" to="63">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="63" to="64">
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="64" to="65">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="65" to="66">
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="66" to="67">
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="67" to="68">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="68" to="69">
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="69" to="70">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="70" to="71">
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="71" to="72">
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="72" to="73">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="73" to="74">
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="74" to="75">
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="75" to="76">
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="76" to="77">
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="77" to="78">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="78" to="79">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="79" to="80">
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="80" to="81">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="81" to="82">
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="82" to="83">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="83" to="84">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="84" to="85">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="85" to="86">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="86" to="87">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="87" to="88">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="88" to="89">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="89" to="90">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="90" to="91">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="91" to="92">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="92" to="93">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="93" to="94">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="94" to="95">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2470" from="95" to="96">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="96" to="97">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="97" to="98">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="98" to="99">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="99" to="100">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="100" to="101">
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="101" to="102">
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="102" to="103">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="103" to="104">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2479" from="104" to="105">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2480" from="105" to="106">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2481" from="106" to="107">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2482" from="107" to="108">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2483" from="108" to="109">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2484" from="109" to="110">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2485" from="110" to="111">
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2486" from="111" to="112">
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2487" from="112" to="113">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2488" from="113" to="114">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2489" from="114" to="115">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2490" from="115" to="116">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2491" from="116" to="117">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2492" from="117" to="118">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2493" from="118" to="119">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2494" from="119" to="120">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2495" from="120" to="121">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2496" from="121" to="122">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2497" from="122" to="123">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2498" from="123" to="124">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2499" from="124" to="125">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2500" from="125" to="126">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2501" from="126" to="127">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2502" from="127" to="128">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2503" from="128" to="129">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2504" from="129" to="130">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2505" from="130" to="131">
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2506" from="131" to="132">
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2507" from="132" to="133">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="133" to="134">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="134" to="135">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="135" to="136">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="136" to="137">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="137" to="138">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="138" to="139">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="139" to="140">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="140" to="141">
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="141" to="142">
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="142" to="143">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="143" to="144">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="144" to="145">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="145" to="146">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="146" to="147">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="147" to="148">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="148" to="149">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="149" to="150">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="150" to="151">
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="151" to="152">
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="152" to="153">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="153" to="154">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="154" to="155">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="155" to="156">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="156" to="157">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="157" to="158">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="158" to="159">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="159" to="160">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="160" to="161">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="161" to="162">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="162" to="163">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="163" to="164">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="164" to="165">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="165" to="166">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="166" to="167">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="167" to="168">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="168" to="169">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="169" to="170">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="170" to="171">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="171" to="172">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="172" to="173">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="173" to="174">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="174" to="175">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="175" to="176">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="176" to="177">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="177" to="178">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="178" to="179">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="179" to="180">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="180" to="181">
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="181" to="182">
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="182" to="183">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="183" to="184">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="184" to="185">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="185" to="186">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="186" to="187">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="187" to="188">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="188" to="189">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="189" to="190">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="190" to="191">
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="191" to="192">
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="192" to="193">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="193" to="194">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="194" to="195">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="195" to="196">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="196" to="197">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="197" to="198">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="198" to="199">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="199" to="200">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="200" to="201">
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="201" to="202">
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="202" to="203">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="203" to="204">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="204" to="205">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="205" to="206">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="206" to="207">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="207" to="208">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="208" to="209">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="209" to="210">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="210" to="211">
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="211" to="212">
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="212" to="213">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="213" to="214">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="214" to="215">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="215" to="216">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="216" to="217">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="217" to="218">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="218" to="219">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="219" to="220">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="220" to="221">
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="221" to="222">
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="222" to="223">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="223" to="224">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="224" to="225">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="225" to="226">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="226" to="227">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="227" to="228">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="228" to="229">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="229" to="230">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="230" to="231">
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="231" to="232">
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="232" to="233">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="233" to="234">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="234" to="235">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="235" to="236">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="236" to="237">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="237" to="238">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="238" to="239">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="239" to="240">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="240" to="241">
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="241" to="242">
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="242" to="243">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="243" to="244">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="244" to="245">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="245" to="246">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="246" to="247">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="247" to="248">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="248" to="249">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="249" to="250">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="250" to="251">
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="251" to="252">
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="252" to="253">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="253" to="254">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="254" to="255">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="255" to="256">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="256" to="257">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="257" to="258">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="258" to="259">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="259" to="260">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="260" to="261">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="261" to="262">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="262" to="263">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="263" to="264">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="264" to="265">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2640" from="265" to="266">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="266" to="267">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="267" to="268">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="268" to="269">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="269" to="270">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2645" from="270" to="271">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="271" to="272">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="272" to="273">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2648" from="273" to="274">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="274" to="275">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="275" to="276">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="276" to="277">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="277" to="278">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2653" from="278" to="279">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="279" to="280">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="280" to="281">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2656" from="281" to="282">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="282" to="283">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="283" to="284">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="284" to="285">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="285" to="286">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2661" from="286" to="287">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="287" to="288">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="288" to="289">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2664" from="289" to="290">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="290" to="291">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="291" to="292">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="292" to="293">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="293" to="294">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2669" from="294" to="295">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="295" to="296">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="296" to="297">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2672" from="297" to="298">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="298" to="299">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="299" to="300">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="300" to="301">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="301" to="302">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2677" from="302" to="303">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="303" to="304">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="304" to="305">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2680" from="305" to="306">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="306" to="307">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="307" to="308">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="308" to="309">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="309" to="310">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2685" from="310" to="311">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="311" to="312">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="312" to="313">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2688" from="313" to="314">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="314" to="315">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="315" to="316">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="316" to="317">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="317" to="318">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2693" from="318" to="319">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="319" to="320">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="320" to="321">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2696" from="321" to="322">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="322" to="323">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="323" to="324">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="324" to="325">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="325" to="326">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2701" from="326" to="327">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="327" to="328">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="328" to="329">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2704" from="329" to="330">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="330" to="331">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="331" to="332">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="332" to="333">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="333" to="334">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2709" from="334" to="335">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="335" to="336">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="336" to="337">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2712" from="337" to="338">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="338" to="339">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="339" to="340">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="340" to="341">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="341" to="342">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2717" from="342" to="343">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="343" to="344">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="344" to="345">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2720" from="345" to="346">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="346" to="347">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="347" to="348">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="348" to="349">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="349" to="350">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2725" from="350" to="351">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="351" to="352">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="352" to="353">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2728" from="353" to="354">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="354" to="355">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="355" to="356">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="356" to="357">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="357" to="358">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2733" from="358" to="359">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="359" to="360">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="360" to="361">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2736" from="361" to="362">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="362" to="363">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="363" to="364">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="364" to="365">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="365" to="366">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2741" from="366" to="367">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="367" to="368">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="368" to="369">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2744" from="369" to="370">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="370" to="371">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="371" to="372">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="372" to="373">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="373" to="374">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2749" from="374" to="375">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="375" to="376">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="376" to="377">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2752" from="377" to="378">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="378" to="379">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="379" to="380">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="380" to="381">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="381" to="382">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2757" from="382" to="383">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="383" to="384">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="384" to="385">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2760" from="385" to="386">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="386" to="387">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="387" to="388">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="388" to="389">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="389" to="390">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2765" from="390" to="391">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="391" to="392">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="392" to="393">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2768" from="393" to="394">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="394" to="395">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="395" to="396">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="396" to="397">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="397" to="398">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2773" from="398" to="399">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="399" to="400">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="400" to="401">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2776" from="401" to="402">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="402" to="403">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="403" to="404">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="404" to="405">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="405" to="406">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="406" to="407">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="407" to="408">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="408" to="409">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="409" to="410">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="410" to="411">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="411" to="412">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="412" to="413">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="413" to="414">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="414" to="415">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="415" to="416">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="416" to="417">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="417" to="418">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="418" to="419">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="419" to="420">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="420" to="421">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="421" to="422">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="422" to="423">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="423" to="424">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="424" to="425">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="425" to="426">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="426" to="427">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="427" to="428">
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="428" to="429">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="429" to="430">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="430" to="431">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="431" to="432">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="432" to="433">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="433" to="434">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="434" to="435">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="435" to="436">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="436" to="437">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="437" to="438">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="438" to="439">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="439" to="440">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="440" to="441">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="441" to="442">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="442" to="443">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="443" to="444">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="444" to="445">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="445" to="446">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="446" to="447">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="447" to="448">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="448" to="449">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="449" to="450">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="450" to="451">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="451" to="452">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="452" to="453">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="453" to="454">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="454" to="455">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="455" to="456">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="456" to="457">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="457" to="458">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="458" to="459">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="459" to="460">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="460" to="461">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="461" to="462">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="462" to="463">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="463" to="464">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="464" to="465">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="465" to="466">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="466" to="467">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="467" to="468">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="468" to="469">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="469" to="470">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="470" to="471">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="471" to="472">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="472" to="473">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="473" to="474">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="474" to="475">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="475" to="476">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="476" to="477">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="477" to="478">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2853" from="478" to="479">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="479" to="480">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="480" to="481">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2856" from="481" to="482">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="482" to="483">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="483" to="484">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="484" to="485">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="485" to="486">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2861" from="486" to="487">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="487" to="488">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="488" to="489">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2864" from="489" to="490">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="490" to="491">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="491" to="492">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="492" to="493">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="493" to="494">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="494" to="495">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="495" to="496">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="496" to="497">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="497" to="498">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="498" to="499">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="499" to="500">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="500" to="501">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="501" to="502">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="502" to="503">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="503" to="504">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="504" to="505">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="505" to="506">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="506" to="507">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="507" to="508">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="508" to="509">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="509" to="510">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="510" to="511">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="511" to="512">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="512" to="513">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="513" to="514">
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="514" to="515">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="515" to="5">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="516" to="2">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:2  %A = alloca [100 x float], align 16

]]></node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_addr_1 = getelementptr inbounds [100 x float]* %A, i64 0, i64 0

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_2 = getelementptr inbounds [100 x float]* %A, i64 0, i64 1

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_addr_3 = getelementptr inbounds [100 x float]* %A, i64 0, i64 2

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr_4 = getelementptr inbounds [100 x float]* %A, i64 0, i64 3

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_addr_5 = getelementptr inbounds [100 x float]* %A, i64 0, i64 4

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_addr_6 = getelementptr inbounds [100 x float]* %A, i64 0, i64 5

]]></node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_addr_7 = getelementptr inbounds [100 x float]* %A, i64 0, i64 6

]]></node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_addr_8 = getelementptr inbounds [100 x float]* %A, i64 0, i64 7

]]></node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_addr_9 = getelementptr inbounds [100 x float]* %A, i64 0, i64 8

]]></node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_addr_10 = getelementptr inbounds [100 x float]* %A, i64 0, i64 9

]]></node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_addr_11 = getelementptr inbounds [100 x float]* %A, i64 0, i64 10

]]></node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_addr_12 = getelementptr inbounds [100 x float]* %A, i64 0, i64 11

]]></node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_addr_13 = getelementptr inbounds [100 x float]* %A, i64 0, i64 12

]]></node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_addr_14 = getelementptr inbounds [100 x float]* %A, i64 0, i64 13

]]></node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_addr_15 = getelementptr inbounds [100 x float]* %A, i64 0, i64 14

]]></node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_addr_16 = getelementptr inbounds [100 x float]* %A, i64 0, i64 15

]]></node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_addr_17 = getelementptr inbounds [100 x float]* %A, i64 0, i64 16

]]></node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_addr_18 = getelementptr inbounds [100 x float]* %A, i64 0, i64 17

]]></node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_addr_19 = getelementptr inbounds [100 x float]* %A, i64 0, i64 18

]]></node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_addr_20 = getelementptr inbounds [100 x float]* %A, i64 0, i64 19

]]></node>
<StgValue><ssdm name="A_addr_20"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_addr_21 = getelementptr inbounds [100 x float]* %A, i64 0, i64 20

]]></node>
<StgValue><ssdm name="A_addr_21"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_addr_22 = getelementptr inbounds [100 x float]* %A, i64 0, i64 21

]]></node>
<StgValue><ssdm name="A_addr_22"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_addr_23 = getelementptr inbounds [100 x float]* %A, i64 0, i64 22

]]></node>
<StgValue><ssdm name="A_addr_23"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_addr_24 = getelementptr inbounds [100 x float]* %A, i64 0, i64 23

]]></node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_addr_25 = getelementptr inbounds [100 x float]* %A, i64 0, i64 24

]]></node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_addr_26 = getelementptr inbounds [100 x float]* %A, i64 0, i64 25

]]></node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_addr_27 = getelementptr inbounds [100 x float]* %A, i64 0, i64 26

]]></node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %A_addr_28 = getelementptr inbounds [100 x float]* %A, i64 0, i64 27

]]></node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_addr_29 = getelementptr inbounds [100 x float]* %A, i64 0, i64 28

]]></node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_addr_30 = getelementptr inbounds [100 x float]* %A, i64 0, i64 29

]]></node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %A_addr_31 = getelementptr inbounds [100 x float]* %A, i64 0, i64 30

]]></node>
<StgValue><ssdm name="A_addr_31"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %A_addr_32 = getelementptr inbounds [100 x float]* %A, i64 0, i64 31

]]></node>
<StgValue><ssdm name="A_addr_32"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %A_addr_33 = getelementptr inbounds [100 x float]* %A, i64 0, i64 32

]]></node>
<StgValue><ssdm name="A_addr_33"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %A_addr_34 = getelementptr inbounds [100 x float]* %A, i64 0, i64 33

]]></node>
<StgValue><ssdm name="A_addr_34"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %A_addr_35 = getelementptr inbounds [100 x float]* %A, i64 0, i64 34

]]></node>
<StgValue><ssdm name="A_addr_35"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %A_addr_36 = getelementptr inbounds [100 x float]* %A, i64 0, i64 35

]]></node>
<StgValue><ssdm name="A_addr_36"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %A_addr_37 = getelementptr inbounds [100 x float]* %A, i64 0, i64 36

]]></node>
<StgValue><ssdm name="A_addr_37"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %A_addr_38 = getelementptr inbounds [100 x float]* %A, i64 0, i64 37

]]></node>
<StgValue><ssdm name="A_addr_38"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %A_addr_39 = getelementptr inbounds [100 x float]* %A, i64 0, i64 38

]]></node>
<StgValue><ssdm name="A_addr_39"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %A_addr_40 = getelementptr inbounds [100 x float]* %A, i64 0, i64 39

]]></node>
<StgValue><ssdm name="A_addr_40"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %A_addr_41 = getelementptr inbounds [100 x float]* %A, i64 0, i64 40

]]></node>
<StgValue><ssdm name="A_addr_41"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %A_addr_42 = getelementptr inbounds [100 x float]* %A, i64 0, i64 41

]]></node>
<StgValue><ssdm name="A_addr_42"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %A_addr_43 = getelementptr inbounds [100 x float]* %A, i64 0, i64 42

]]></node>
<StgValue><ssdm name="A_addr_43"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %A_addr_44 = getelementptr inbounds [100 x float]* %A, i64 0, i64 43

]]></node>
<StgValue><ssdm name="A_addr_44"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %A_addr_45 = getelementptr inbounds [100 x float]* %A, i64 0, i64 44

]]></node>
<StgValue><ssdm name="A_addr_45"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %A_addr_46 = getelementptr inbounds [100 x float]* %A, i64 0, i64 45

]]></node>
<StgValue><ssdm name="A_addr_46"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %A_addr_47 = getelementptr inbounds [100 x float]* %A, i64 0, i64 46

]]></node>
<StgValue><ssdm name="A_addr_47"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %A_addr_48 = getelementptr inbounds [100 x float]* %A, i64 0, i64 47

]]></node>
<StgValue><ssdm name="A_addr_48"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %A_addr_49 = getelementptr inbounds [100 x float]* %A, i64 0, i64 48

]]></node>
<StgValue><ssdm name="A_addr_49"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %A_addr_50 = getelementptr inbounds [100 x float]* %A, i64 0, i64 49

]]></node>
<StgValue><ssdm name="A_addr_50"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %A_addr_51 = getelementptr inbounds [100 x float]* %A, i64 0, i64 50

]]></node>
<StgValue><ssdm name="A_addr_51"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %A_addr_52 = getelementptr inbounds [100 x float]* %A, i64 0, i64 51

]]></node>
<StgValue><ssdm name="A_addr_52"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %A_addr_53 = getelementptr inbounds [100 x float]* %A, i64 0, i64 52

]]></node>
<StgValue><ssdm name="A_addr_53"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %A_addr_54 = getelementptr inbounds [100 x float]* %A, i64 0, i64 53

]]></node>
<StgValue><ssdm name="A_addr_54"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %A_addr_55 = getelementptr inbounds [100 x float]* %A, i64 0, i64 54

]]></node>
<StgValue><ssdm name="A_addr_55"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %A_addr_56 = getelementptr inbounds [100 x float]* %A, i64 0, i64 55

]]></node>
<StgValue><ssdm name="A_addr_56"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %A_addr_57 = getelementptr inbounds [100 x float]* %A, i64 0, i64 56

]]></node>
<StgValue><ssdm name="A_addr_57"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %A_addr_58 = getelementptr inbounds [100 x float]* %A, i64 0, i64 57

]]></node>
<StgValue><ssdm name="A_addr_58"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %A_addr_59 = getelementptr inbounds [100 x float]* %A, i64 0, i64 58

]]></node>
<StgValue><ssdm name="A_addr_59"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %A_addr_60 = getelementptr inbounds [100 x float]* %A, i64 0, i64 59

]]></node>
<StgValue><ssdm name="A_addr_60"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %A_addr_61 = getelementptr inbounds [100 x float]* %A, i64 0, i64 60

]]></node>
<StgValue><ssdm name="A_addr_61"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %A_addr_62 = getelementptr inbounds [100 x float]* %A, i64 0, i64 61

]]></node>
<StgValue><ssdm name="A_addr_62"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %A_addr_63 = getelementptr inbounds [100 x float]* %A, i64 0, i64 62

]]></node>
<StgValue><ssdm name="A_addr_63"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %A_addr_64 = getelementptr inbounds [100 x float]* %A, i64 0, i64 63

]]></node>
<StgValue><ssdm name="A_addr_64"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %A_addr_65 = getelementptr inbounds [100 x float]* %A, i64 0, i64 64

]]></node>
<StgValue><ssdm name="A_addr_65"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %A_addr_66 = getelementptr inbounds [100 x float]* %A, i64 0, i64 65

]]></node>
<StgValue><ssdm name="A_addr_66"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %A_addr_67 = getelementptr inbounds [100 x float]* %A, i64 0, i64 66

]]></node>
<StgValue><ssdm name="A_addr_67"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %A_addr_68 = getelementptr inbounds [100 x float]* %A, i64 0, i64 67

]]></node>
<StgValue><ssdm name="A_addr_68"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %A_addr_69 = getelementptr inbounds [100 x float]* %A, i64 0, i64 68

]]></node>
<StgValue><ssdm name="A_addr_69"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %A_addr_70 = getelementptr inbounds [100 x float]* %A, i64 0, i64 69

]]></node>
<StgValue><ssdm name="A_addr_70"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %A_addr_71 = getelementptr inbounds [100 x float]* %A, i64 0, i64 70

]]></node>
<StgValue><ssdm name="A_addr_71"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %A_addr_72 = getelementptr inbounds [100 x float]* %A, i64 0, i64 71

]]></node>
<StgValue><ssdm name="A_addr_72"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %A_addr_73 = getelementptr inbounds [100 x float]* %A, i64 0, i64 72

]]></node>
<StgValue><ssdm name="A_addr_73"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %A_addr_74 = getelementptr inbounds [100 x float]* %A, i64 0, i64 73

]]></node>
<StgValue><ssdm name="A_addr_74"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %A_addr_75 = getelementptr inbounds [100 x float]* %A, i64 0, i64 74

]]></node>
<StgValue><ssdm name="A_addr_75"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %A_addr_76 = getelementptr inbounds [100 x float]* %A, i64 0, i64 75

]]></node>
<StgValue><ssdm name="A_addr_76"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %A_addr_77 = getelementptr inbounds [100 x float]* %A, i64 0, i64 76

]]></node>
<StgValue><ssdm name="A_addr_77"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %A_addr_78 = getelementptr inbounds [100 x float]* %A, i64 0, i64 77

]]></node>
<StgValue><ssdm name="A_addr_78"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %A_addr_79 = getelementptr inbounds [100 x float]* %A, i64 0, i64 78

]]></node>
<StgValue><ssdm name="A_addr_79"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %A_addr_80 = getelementptr inbounds [100 x float]* %A, i64 0, i64 79

]]></node>
<StgValue><ssdm name="A_addr_80"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %A_addr_81 = getelementptr inbounds [100 x float]* %A, i64 0, i64 80

]]></node>
<StgValue><ssdm name="A_addr_81"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %A_addr_82 = getelementptr inbounds [100 x float]* %A, i64 0, i64 81

]]></node>
<StgValue><ssdm name="A_addr_82"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %A_addr_83 = getelementptr inbounds [100 x float]* %A, i64 0, i64 82

]]></node>
<StgValue><ssdm name="A_addr_83"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %A_addr_84 = getelementptr inbounds [100 x float]* %A, i64 0, i64 83

]]></node>
<StgValue><ssdm name="A_addr_84"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %A_addr_85 = getelementptr inbounds [100 x float]* %A, i64 0, i64 84

]]></node>
<StgValue><ssdm name="A_addr_85"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %A_addr_86 = getelementptr inbounds [100 x float]* %A, i64 0, i64 85

]]></node>
<StgValue><ssdm name="A_addr_86"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %A_addr_87 = getelementptr inbounds [100 x float]* %A, i64 0, i64 86

]]></node>
<StgValue><ssdm name="A_addr_87"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %A_addr_88 = getelementptr inbounds [100 x float]* %A, i64 0, i64 87

]]></node>
<StgValue><ssdm name="A_addr_88"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %A_addr_89 = getelementptr inbounds [100 x float]* %A, i64 0, i64 88

]]></node>
<StgValue><ssdm name="A_addr_89"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %A_addr_90 = getelementptr inbounds [100 x float]* %A, i64 0, i64 89

]]></node>
<StgValue><ssdm name="A_addr_90"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %A_addr_91 = getelementptr inbounds [100 x float]* %A, i64 0, i64 90

]]></node>
<StgValue><ssdm name="A_addr_91"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %A_addr_92 = getelementptr inbounds [100 x float]* %A, i64 0, i64 91

]]></node>
<StgValue><ssdm name="A_addr_92"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %A_addr_93 = getelementptr inbounds [100 x float]* %A, i64 0, i64 92

]]></node>
<StgValue><ssdm name="A_addr_93"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %A_addr_94 = getelementptr inbounds [100 x float]* %A, i64 0, i64 93

]]></node>
<StgValue><ssdm name="A_addr_94"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %A_addr_95 = getelementptr inbounds [100 x float]* %A, i64 0, i64 94

]]></node>
<StgValue><ssdm name="A_addr_95"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %A_addr_96 = getelementptr inbounds [100 x float]* %A, i64 0, i64 95

]]></node>
<StgValue><ssdm name="A_addr_96"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %A_addr_97 = getelementptr inbounds [100 x float]* %A, i64 0, i64 96

]]></node>
<StgValue><ssdm name="A_addr_97"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %A_addr_98 = getelementptr inbounds [100 x float]* %A, i64 0, i64 97

]]></node>
<StgValue><ssdm name="A_addr_98"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %A_addr_99 = getelementptr inbounds [100 x float]* %A, i64 0, i64 98

]]></node>
<StgValue><ssdm name="A_addr_99"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %A_addr_100 = getelementptr inbounds [100 x float]* %A, i64 0, i64 99

]]></node>
<StgValue><ssdm name="A_addr_100"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:103  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i = phi i10 [ 0, %0 ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond8 = icmp eq i10 %i, -240

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %i_1 = add i10 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond8, label %6, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1804) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1804)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %m = phi i7 [ 0, %2 ], [ %m_1, %4 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond7 = icmp eq i7 %m, -28

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %m_1 = add i7 %m, 1

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1805) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_s = zext i7 %m to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_addr = getelementptr inbounds [100 x float]* %A, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store float %tmp, float* %A_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1805, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i10 [ %j_1, %._crit_edge.0 ], [ 0, %3 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond6 = icmp eq i10 %j, -240

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %j_1 = add i10 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond6, label %5, label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:4  %A_load = load float* %A_addr_1, align 16

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:8  %A_load_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="650" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:4  %A_load = load float* %A_addr_1, align 16

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:5  %tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:8  %A_load_1 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:12  %A_load_2 = load float* %A_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:16  %A_load_3 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="655" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_2 = fmul float %A_load, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:9  %tmp_21 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:12  %A_load_2 = load float* %A_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:16  %A_load_3 = load float* %A_addr_4, align 4

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:20  %A_load_4 = load float* %A_addr_5, align 16

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:24  %A_load_5 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="661" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_2 = fmul float %A_load, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_28_1 = fmul float %A_load_1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:13  %tmp_22 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:20  %A_load_4 = load float* %A_addr_5, align 16

]]></node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:24  %A_load_5 = load float* %A_addr_6, align 4

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:28  %A_load_6 = load float* %A_addr_7, align 8

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:32  %A_load_7 = load float* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="668" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_2 = fmul float %A_load, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_28_1 = fmul float %A_load_1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_28_2 = fmul float %A_load_2, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:17  %tmp_23 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:28  %A_load_6 = load float* %A_addr_7, align 8

]]></node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:32  %A_load_7 = load float* %A_addr_8, align 4

]]></node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:36  %A_load_8 = load float* %A_addr_9, align 16

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:40  %A_load_9 = load float* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="676" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:6  %tmp_2 = fmul float %A_load, %tmp_20

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="677" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_28_1 = fmul float %A_load_1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="678" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_28_2 = fmul float %A_load_2, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="679" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_28_3 = fmul float %A_load_3, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="680" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:21  %tmp_24 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="681" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:36  %A_load_8 = load float* %A_addr_9, align 16

]]></node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="682" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:40  %A_load_9 = load float* %A_addr_10, align 4

]]></node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="683" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:44  %A_load_10 = load float* %A_addr_11, align 8

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="684" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:48  %A_load_11 = load float* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="685" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:7  %result = fadd float %tmp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:10  %tmp_28_1 = fmul float %A_load_1, %tmp_21

]]></node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_28_2 = fmul float %A_load_2, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_28_3 = fmul float %A_load_3, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_28_4 = fmul float %A_load_4, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:25  %tmp_25 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:44  %A_load_10 = load float* %A_addr_11, align 8

]]></node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:48  %A_load_11 = load float* %A_addr_12, align 4

]]></node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="693" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:52  %A_load_12 = load float* %A_addr_13, align 16

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="694" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:56  %A_load_13 = load float* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="695" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:7  %result = fadd float %tmp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:14  %tmp_28_2 = fmul float %A_load_2, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_28_3 = fmul float %A_load_3, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_28_4 = fmul float %A_load_4, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_28_5 = fmul float %A_load_5, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:29  %tmp_26 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:52  %A_load_12 = load float* %A_addr_13, align 16

]]></node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:56  %A_load_13 = load float* %A_addr_14, align 4

]]></node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:60  %A_load_14 = load float* %A_addr_15, align 8

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:64  %A_load_15 = load float* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="705" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:7  %result = fadd float %tmp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="706" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:18  %tmp_28_3 = fmul float %A_load_3, %tmp_23

]]></node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="707" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_28_4 = fmul float %A_load_4, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="708" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_28_5 = fmul float %A_load_5, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="709" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_28_6 = fmul float %A_load_6, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="710" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:33  %tmp_27 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="711" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:60  %A_load_14 = load float* %A_addr_15, align 8

]]></node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="712" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:64  %A_load_15 = load float* %A_addr_16, align 4

]]></node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="713" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:68  %A_load_16 = load float* %A_addr_17, align 16

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="714" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:72  %A_load_17 = load float* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="715" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:7  %result = fadd float %tmp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="716" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:22  %tmp_28_4 = fmul float %A_load_4, %tmp_24

]]></node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="717" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_28_5 = fmul float %A_load_5, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="718" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_28_6 = fmul float %A_load_6, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="719" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:34  %tmp_28_7 = fmul float %A_load_7, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="720" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:37  %tmp_28 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="721" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:68  %A_load_16 = load float* %A_addr_17, align 16

]]></node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="722" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:72  %A_load_17 = load float* %A_addr_18, align 4

]]></node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="723" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:76  %A_load_18 = load float* %A_addr_19, align 8

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="724" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:80  %A_load_19 = load float* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="725" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:7  %result = fadd float %tmp_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="726" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:26  %tmp_28_5 = fmul float %A_load_5, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="727" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_28_6 = fmul float %A_load_6, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="728" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:34  %tmp_28_7 = fmul float %A_load_7, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="729" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:38  %tmp_28_8 = fmul float %A_load_8, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="730" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:41  %tmp_29 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="731" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:76  %A_load_18 = load float* %A_addr_19, align 8

]]></node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="732" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:80  %A_load_19 = load float* %A_addr_20, align 4

]]></node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="733" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:84  %A_load_20 = load float* %A_addr_21, align 16

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="734" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:88  %A_load_21 = load float* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="735" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:11  %result_1 = fadd float %result, %tmp_28_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:30  %tmp_28_6 = fmul float %A_load_6, %tmp_26

]]></node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:34  %tmp_28_7 = fmul float %A_load_7, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:38  %tmp_28_8 = fmul float %A_load_8, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:42  %tmp_28_9 = fmul float %A_load_9, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:45  %tmp_30 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:84  %A_load_20 = load float* %A_addr_21, align 16

]]></node>
<StgValue><ssdm name="A_load_20"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:88  %A_load_21 = load float* %A_addr_22, align 4

]]></node>
<StgValue><ssdm name="A_load_21"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:92  %A_load_22 = load float* %A_addr_23, align 8

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:96  %A_load_23 = load float* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="745" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:11  %result_1 = fadd float %result, %tmp_28_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:34  %tmp_28_7 = fmul float %A_load_7, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:38  %tmp_28_8 = fmul float %A_load_8, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:42  %tmp_28_9 = fmul float %A_load_9, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:46  %tmp_28_s = fmul float %A_load_10, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="750" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:49  %tmp_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="751" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:92  %A_load_22 = load float* %A_addr_23, align 8

]]></node>
<StgValue><ssdm name="A_load_22"/></StgValue>
</operation>

<operation id="752" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:96  %A_load_23 = load float* %A_addr_24, align 4

]]></node>
<StgValue><ssdm name="A_load_23"/></StgValue>
</operation>

<operation id="753" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:100  %A_load_24 = load float* %A_addr_25, align 16

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="754" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:104  %A_load_25 = load float* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="755" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:11  %result_1 = fadd float %result, %tmp_28_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:38  %tmp_28_8 = fmul float %A_load_8, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:42  %tmp_28_9 = fmul float %A_load_9, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:46  %tmp_28_s = fmul float %A_load_10, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:50  %tmp_28_10 = fmul float %A_load_11, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:53  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:100  %A_load_24 = load float* %A_addr_25, align 16

]]></node>
<StgValue><ssdm name="A_load_24"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:104  %A_load_25 = load float* %A_addr_26, align 4

]]></node>
<StgValue><ssdm name="A_load_25"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:108  %A_load_26 = load float* %A_addr_27, align 8

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:112  %A_load_27 = load float* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="765" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:11  %result_1 = fadd float %result, %tmp_28_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:42  %tmp_28_9 = fmul float %A_load_9, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:46  %tmp_28_s = fmul float %A_load_10, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:50  %tmp_28_10 = fmul float %A_load_11, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:54  %tmp_28_11 = fmul float %A_load_12, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:57  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:108  %A_load_26 = load float* %A_addr_27, align 8

]]></node>
<StgValue><ssdm name="A_load_26"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:112  %A_load_27 = load float* %A_addr_28, align 4

]]></node>
<StgValue><ssdm name="A_load_27"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:116  %A_load_28 = load float* %A_addr_29, align 16

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:120  %A_load_29 = load float* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="775" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:11  %result_1 = fadd float %result, %tmp_28_1

]]></node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:46  %tmp_28_s = fmul float %A_load_10, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:50  %tmp_28_10 = fmul float %A_load_11, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:54  %tmp_28_11 = fmul float %A_load_12, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:58  %tmp_28_12 = fmul float %A_load_13, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:61  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:116  %A_load_28 = load float* %A_addr_29, align 16

]]></node>
<StgValue><ssdm name="A_load_28"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:120  %A_load_29 = load float* %A_addr_30, align 4

]]></node>
<StgValue><ssdm name="A_load_29"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:124  %A_load_30 = load float* %A_addr_31, align 8

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:128  %A_load_31 = load float* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="785" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:15  %result_2 = fadd float %result_1, %tmp_28_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="786" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:50  %tmp_28_10 = fmul float %A_load_11, %tmp_31

]]></node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="787" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:54  %tmp_28_11 = fmul float %A_load_12, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="788" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:58  %tmp_28_12 = fmul float %A_load_13, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="789" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:62  %tmp_28_13 = fmul float %A_load_14, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="790" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:65  %tmp_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="791" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:124  %A_load_30 = load float* %A_addr_31, align 8

]]></node>
<StgValue><ssdm name="A_load_30"/></StgValue>
</operation>

<operation id="792" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:128  %A_load_31 = load float* %A_addr_32, align 4

]]></node>
<StgValue><ssdm name="A_load_31"/></StgValue>
</operation>

<operation id="793" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:132  %A_load_32 = load float* %A_addr_33, align 16

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="794" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:136  %A_load_33 = load float* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="795" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:15  %result_2 = fadd float %result_1, %tmp_28_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="796" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:54  %tmp_28_11 = fmul float %A_load_12, %tmp_32

]]></node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="797" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:58  %tmp_28_12 = fmul float %A_load_13, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="798" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:62  %tmp_28_13 = fmul float %A_load_14, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="799" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:66  %tmp_28_14 = fmul float %A_load_15, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="800" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:69  %tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="801" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:132  %A_load_32 = load float* %A_addr_33, align 16

]]></node>
<StgValue><ssdm name="A_load_32"/></StgValue>
</operation>

<operation id="802" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:136  %A_load_33 = load float* %A_addr_34, align 4

]]></node>
<StgValue><ssdm name="A_load_33"/></StgValue>
</operation>

<operation id="803" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:140  %A_load_34 = load float* %A_addr_35, align 8

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="804" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:144  %A_load_35 = load float* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="805" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:15  %result_2 = fadd float %result_1, %tmp_28_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="806" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:58  %tmp_28_12 = fmul float %A_load_13, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="807" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:62  %tmp_28_13 = fmul float %A_load_14, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="808" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:66  %tmp_28_14 = fmul float %A_load_15, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="809" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:70  %tmp_28_15 = fmul float %A_load_16, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="810" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:73  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="811" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:140  %A_load_34 = load float* %A_addr_35, align 8

]]></node>
<StgValue><ssdm name="A_load_34"/></StgValue>
</operation>

<operation id="812" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:144  %A_load_35 = load float* %A_addr_36, align 4

]]></node>
<StgValue><ssdm name="A_load_35"/></StgValue>
</operation>

<operation id="813" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:148  %A_load_36 = load float* %A_addr_37, align 16

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="814" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:152  %A_load_37 = load float* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="815" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:15  %result_2 = fadd float %result_1, %tmp_28_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="816" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:62  %tmp_28_13 = fmul float %A_load_14, %tmp_34

]]></node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="817" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:66  %tmp_28_14 = fmul float %A_load_15, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="818" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:70  %tmp_28_15 = fmul float %A_load_16, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="819" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:74  %tmp_28_16 = fmul float %A_load_17, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="820" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:77  %tmp_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="821" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:148  %A_load_36 = load float* %A_addr_37, align 16

]]></node>
<StgValue><ssdm name="A_load_36"/></StgValue>
</operation>

<operation id="822" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:152  %A_load_37 = load float* %A_addr_38, align 4

]]></node>
<StgValue><ssdm name="A_load_37"/></StgValue>
</operation>

<operation id="823" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:156  %A_load_38 = load float* %A_addr_39, align 8

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="824" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:160  %A_load_39 = load float* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="825" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:15  %result_2 = fadd float %result_1, %tmp_28_2

]]></node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="826" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:66  %tmp_28_14 = fmul float %A_load_15, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="827" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:70  %tmp_28_15 = fmul float %A_load_16, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="828" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:74  %tmp_28_16 = fmul float %A_load_17, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="829" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:78  %tmp_28_17 = fmul float %A_load_18, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="830" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:81  %tmp_39 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="831" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:156  %A_load_38 = load float* %A_addr_39, align 8

]]></node>
<StgValue><ssdm name="A_load_38"/></StgValue>
</operation>

<operation id="832" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:160  %A_load_39 = load float* %A_addr_40, align 4

]]></node>
<StgValue><ssdm name="A_load_39"/></StgValue>
</operation>

<operation id="833" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:164  %A_load_40 = load float* %A_addr_41, align 16

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="834" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:168  %A_load_41 = load float* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="835" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %result_3 = fadd float %result_2, %tmp_28_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="836" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:70  %tmp_28_15 = fmul float %A_load_16, %tmp_36

]]></node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="837" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:74  %tmp_28_16 = fmul float %A_load_17, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="838" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:78  %tmp_28_17 = fmul float %A_load_18, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="839" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:82  %tmp_28_18 = fmul float %A_load_19, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="840" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:85  %tmp_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="841" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:164  %A_load_40 = load float* %A_addr_41, align 16

]]></node>
<StgValue><ssdm name="A_load_40"/></StgValue>
</operation>

<operation id="842" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:168  %A_load_41 = load float* %A_addr_42, align 4

]]></node>
<StgValue><ssdm name="A_load_41"/></StgValue>
</operation>

<operation id="843" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:172  %A_load_42 = load float* %A_addr_43, align 8

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="844" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:176  %A_load_43 = load float* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="845" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %result_3 = fadd float %result_2, %tmp_28_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="846" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:74  %tmp_28_16 = fmul float %A_load_17, %tmp_37

]]></node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="847" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:78  %tmp_28_17 = fmul float %A_load_18, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="848" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:82  %tmp_28_18 = fmul float %A_load_19, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="849" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:86  %tmp_28_19 = fmul float %A_load_20, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="850" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:89  %tmp_41 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="851" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:172  %A_load_42 = load float* %A_addr_43, align 8

]]></node>
<StgValue><ssdm name="A_load_42"/></StgValue>
</operation>

<operation id="852" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:176  %A_load_43 = load float* %A_addr_44, align 4

]]></node>
<StgValue><ssdm name="A_load_43"/></StgValue>
</operation>

<operation id="853" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:180  %A_load_44 = load float* %A_addr_45, align 16

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="854" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:184  %A_load_45 = load float* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="855" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %result_3 = fadd float %result_2, %tmp_28_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:78  %tmp_28_17 = fmul float %A_load_18, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="857" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:82  %tmp_28_18 = fmul float %A_load_19, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:86  %tmp_28_19 = fmul float %A_load_20, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:90  %tmp_28_20 = fmul float %A_load_21, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:93  %tmp_42 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:180  %A_load_44 = load float* %A_addr_45, align 16

]]></node>
<StgValue><ssdm name="A_load_44"/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:184  %A_load_45 = load float* %A_addr_46, align 4

]]></node>
<StgValue><ssdm name="A_load_45"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:188  %A_load_46 = load float* %A_addr_47, align 8

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:192  %A_load_47 = load float* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="865" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %result_3 = fadd float %result_2, %tmp_28_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:82  %tmp_28_18 = fmul float %A_load_19, %tmp_39

]]></node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:86  %tmp_28_19 = fmul float %A_load_20, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:90  %tmp_28_20 = fmul float %A_load_21, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:94  %tmp_28_21 = fmul float %A_load_22, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:97  %tmp_43 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:188  %A_load_46 = load float* %A_addr_47, align 8

]]></node>
<StgValue><ssdm name="A_load_46"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:192  %A_load_47 = load float* %A_addr_48, align 4

]]></node>
<StgValue><ssdm name="A_load_47"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:196  %A_load_48 = load float* %A_addr_49, align 16

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:200  %A_load_49 = load float* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="875" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:19  %result_3 = fadd float %result_2, %tmp_28_3

]]></node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="876" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:86  %tmp_28_19 = fmul float %A_load_20, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="877" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:90  %tmp_28_20 = fmul float %A_load_21, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:94  %tmp_28_21 = fmul float %A_load_22, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:98  %tmp_28_22 = fmul float %A_load_23, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:101  %tmp_44 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:196  %A_load_48 = load float* %A_addr_49, align 16

]]></node>
<StgValue><ssdm name="A_load_48"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:200  %A_load_49 = load float* %A_addr_50, align 4

]]></node>
<StgValue><ssdm name="A_load_49"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:204  %A_load_50 = load float* %A_addr_51, align 8

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:208  %A_load_51 = load float* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="885" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:23  %result_4 = fadd float %result_3, %tmp_28_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="886" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:90  %tmp_28_20 = fmul float %A_load_21, %tmp_41

]]></node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="887" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:94  %tmp_28_21 = fmul float %A_load_22, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="888" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:98  %tmp_28_22 = fmul float %A_load_23, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="889" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:102  %tmp_28_23 = fmul float %A_load_24, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="890" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:105  %tmp_45 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="891" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:204  %A_load_50 = load float* %A_addr_51, align 8

]]></node>
<StgValue><ssdm name="A_load_50"/></StgValue>
</operation>

<operation id="892" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:208  %A_load_51 = load float* %A_addr_52, align 4

]]></node>
<StgValue><ssdm name="A_load_51"/></StgValue>
</operation>

<operation id="893" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:212  %A_load_52 = load float* %A_addr_53, align 16

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="894" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:216  %A_load_53 = load float* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="895" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:23  %result_4 = fadd float %result_3, %tmp_28_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="896" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:94  %tmp_28_21 = fmul float %A_load_22, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="897" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:98  %tmp_28_22 = fmul float %A_load_23, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="898" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:102  %tmp_28_23 = fmul float %A_load_24, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="899" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:106  %tmp_28_24 = fmul float %A_load_25, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="900" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:109  %tmp_46 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="901" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:212  %A_load_52 = load float* %A_addr_53, align 16

]]></node>
<StgValue><ssdm name="A_load_52"/></StgValue>
</operation>

<operation id="902" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:216  %A_load_53 = load float* %A_addr_54, align 4

]]></node>
<StgValue><ssdm name="A_load_53"/></StgValue>
</operation>

<operation id="903" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:220  %A_load_54 = load float* %A_addr_55, align 8

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="904" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:224  %A_load_55 = load float* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="905" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:23  %result_4 = fadd float %result_3, %tmp_28_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="906" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:98  %tmp_28_22 = fmul float %A_load_23, %tmp_43

]]></node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="907" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:102  %tmp_28_23 = fmul float %A_load_24, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="908" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:106  %tmp_28_24 = fmul float %A_load_25, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="909" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:110  %tmp_28_25 = fmul float %A_load_26, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="910" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:113  %tmp_47 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="911" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:220  %A_load_54 = load float* %A_addr_55, align 8

]]></node>
<StgValue><ssdm name="A_load_54"/></StgValue>
</operation>

<operation id="912" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:224  %A_load_55 = load float* %A_addr_56, align 4

]]></node>
<StgValue><ssdm name="A_load_55"/></StgValue>
</operation>

<operation id="913" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:228  %A_load_56 = load float* %A_addr_57, align 16

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="914" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:232  %A_load_57 = load float* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="915" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:23  %result_4 = fadd float %result_3, %tmp_28_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="916" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:102  %tmp_28_23 = fmul float %A_load_24, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="917" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:106  %tmp_28_24 = fmul float %A_load_25, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="918" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:110  %tmp_28_25 = fmul float %A_load_26, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="919" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:114  %tmp_28_26 = fmul float %A_load_27, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="920" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:117  %tmp_48 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="921" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:228  %A_load_56 = load float* %A_addr_57, align 16

]]></node>
<StgValue><ssdm name="A_load_56"/></StgValue>
</operation>

<operation id="922" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:232  %A_load_57 = load float* %A_addr_58, align 4

]]></node>
<StgValue><ssdm name="A_load_57"/></StgValue>
</operation>

<operation id="923" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:236  %A_load_58 = load float* %A_addr_59, align 8

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="924" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:240  %A_load_59 = load float* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="925" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:23  %result_4 = fadd float %result_3, %tmp_28_4

]]></node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="926" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:106  %tmp_28_24 = fmul float %A_load_25, %tmp_45

]]></node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="927" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:110  %tmp_28_25 = fmul float %A_load_26, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="928" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:114  %tmp_28_26 = fmul float %A_load_27, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="929" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:118  %tmp_28_27 = fmul float %A_load_28, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="930" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:121  %tmp_49 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="931" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:236  %A_load_58 = load float* %A_addr_59, align 8

]]></node>
<StgValue><ssdm name="A_load_58"/></StgValue>
</operation>

<operation id="932" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:240  %A_load_59 = load float* %A_addr_60, align 4

]]></node>
<StgValue><ssdm name="A_load_59"/></StgValue>
</operation>

<operation id="933" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:244  %A_load_60 = load float* %A_addr_61, align 16

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="934" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:248  %A_load_61 = load float* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="935" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:27  %result_5 = fadd float %result_4, %tmp_28_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="936" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:110  %tmp_28_25 = fmul float %A_load_26, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_28_25"/></StgValue>
</operation>

<operation id="937" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:114  %tmp_28_26 = fmul float %A_load_27, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="938" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:118  %tmp_28_27 = fmul float %A_load_28, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="939" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:122  %tmp_28_28 = fmul float %A_load_29, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="940" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:125  %tmp_50 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="941" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:244  %A_load_60 = load float* %A_addr_61, align 16

]]></node>
<StgValue><ssdm name="A_load_60"/></StgValue>
</operation>

<operation id="942" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:248  %A_load_61 = load float* %A_addr_62, align 4

]]></node>
<StgValue><ssdm name="A_load_61"/></StgValue>
</operation>

<operation id="943" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:252  %A_load_62 = load float* %A_addr_63, align 8

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="944" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:256  %A_load_63 = load float* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="945" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:27  %result_5 = fadd float %result_4, %tmp_28_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="946" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:114  %tmp_28_26 = fmul float %A_load_27, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_28_26"/></StgValue>
</operation>

<operation id="947" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:118  %tmp_28_27 = fmul float %A_load_28, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="948" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:122  %tmp_28_28 = fmul float %A_load_29, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="949" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:126  %tmp_28_29 = fmul float %A_load_30, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="950" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:129  %tmp_51 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="951" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:252  %A_load_62 = load float* %A_addr_63, align 8

]]></node>
<StgValue><ssdm name="A_load_62"/></StgValue>
</operation>

<operation id="952" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:256  %A_load_63 = load float* %A_addr_64, align 4

]]></node>
<StgValue><ssdm name="A_load_63"/></StgValue>
</operation>

<operation id="953" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:260  %A_load_64 = load float* %A_addr_65, align 16

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="954" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:264  %A_load_65 = load float* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="955" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:27  %result_5 = fadd float %result_4, %tmp_28_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="956" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:118  %tmp_28_27 = fmul float %A_load_28, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_28_27"/></StgValue>
</operation>

<operation id="957" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:122  %tmp_28_28 = fmul float %A_load_29, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="958" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:126  %tmp_28_29 = fmul float %A_load_30, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="959" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:130  %tmp_28_30 = fmul float %A_load_31, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="960" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:133  %tmp_52 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="961" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:260  %A_load_64 = load float* %A_addr_65, align 16

]]></node>
<StgValue><ssdm name="A_load_64"/></StgValue>
</operation>

<operation id="962" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:264  %A_load_65 = load float* %A_addr_66, align 4

]]></node>
<StgValue><ssdm name="A_load_65"/></StgValue>
</operation>

<operation id="963" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:268  %A_load_66 = load float* %A_addr_67, align 8

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="964" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:272  %A_load_67 = load float* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="965" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:27  %result_5 = fadd float %result_4, %tmp_28_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="966" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:122  %tmp_28_28 = fmul float %A_load_29, %tmp_49

]]></node>
<StgValue><ssdm name="tmp_28_28"/></StgValue>
</operation>

<operation id="967" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:126  %tmp_28_29 = fmul float %A_load_30, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="968" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:130  %tmp_28_30 = fmul float %A_load_31, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="969" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:134  %tmp_28_31 = fmul float %A_load_32, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_28_31"/></StgValue>
</operation>

<operation id="970" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:137  %tmp_53 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="971" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:268  %A_load_66 = load float* %A_addr_67, align 8

]]></node>
<StgValue><ssdm name="A_load_66"/></StgValue>
</operation>

<operation id="972" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:272  %A_load_67 = load float* %A_addr_68, align 4

]]></node>
<StgValue><ssdm name="A_load_67"/></StgValue>
</operation>

<operation id="973" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:276  %A_load_68 = load float* %A_addr_69, align 16

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="974" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:280  %A_load_69 = load float* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="975" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:27  %result_5 = fadd float %result_4, %tmp_28_5

]]></node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="976" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:126  %tmp_28_29 = fmul float %A_load_30, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_28_29"/></StgValue>
</operation>

<operation id="977" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:130  %tmp_28_30 = fmul float %A_load_31, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="978" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:134  %tmp_28_31 = fmul float %A_load_32, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_28_31"/></StgValue>
</operation>

<operation id="979" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:138  %tmp_28_32 = fmul float %A_load_33, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_28_32"/></StgValue>
</operation>

<operation id="980" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:141  %tmp_54 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="981" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:276  %A_load_68 = load float* %A_addr_69, align 16

]]></node>
<StgValue><ssdm name="A_load_68"/></StgValue>
</operation>

<operation id="982" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:280  %A_load_69 = load float* %A_addr_70, align 4

]]></node>
<StgValue><ssdm name="A_load_69"/></StgValue>
</operation>

<operation id="983" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:284  %A_load_70 = load float* %A_addr_71, align 8

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="984" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:288  %A_load_71 = load float* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="985" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:31  %result_6 = fadd float %result_5, %tmp_28_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="986" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:130  %tmp_28_30 = fmul float %A_load_31, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_28_30"/></StgValue>
</operation>

<operation id="987" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:134  %tmp_28_31 = fmul float %A_load_32, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_28_31"/></StgValue>
</operation>

<operation id="988" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:138  %tmp_28_32 = fmul float %A_load_33, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_28_32"/></StgValue>
</operation>

<operation id="989" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:142  %tmp_28_33 = fmul float %A_load_34, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_28_33"/></StgValue>
</operation>

<operation id="990" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:145  %tmp_55 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="991" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:284  %A_load_70 = load float* %A_addr_71, align 8

]]></node>
<StgValue><ssdm name="A_load_70"/></StgValue>
</operation>

<operation id="992" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:288  %A_load_71 = load float* %A_addr_72, align 4

]]></node>
<StgValue><ssdm name="A_load_71"/></StgValue>
</operation>

<operation id="993" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:292  %A_load_72 = load float* %A_addr_73, align 16

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="994" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:296  %A_load_73 = load float* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="995" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:31  %result_6 = fadd float %result_5, %tmp_28_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="996" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:134  %tmp_28_31 = fmul float %A_load_32, %tmp_52

]]></node>
<StgValue><ssdm name="tmp_28_31"/></StgValue>
</operation>

<operation id="997" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:138  %tmp_28_32 = fmul float %A_load_33, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_28_32"/></StgValue>
</operation>

<operation id="998" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:142  %tmp_28_33 = fmul float %A_load_34, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_28_33"/></StgValue>
</operation>

<operation id="999" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_28_34 = fmul float %A_load_35, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_28_34"/></StgValue>
</operation>

<operation id="1000" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:149  %tmp_56 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1001" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:292  %A_load_72 = load float* %A_addr_73, align 16

]]></node>
<StgValue><ssdm name="A_load_72"/></StgValue>
</operation>

<operation id="1002" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:296  %A_load_73 = load float* %A_addr_74, align 4

]]></node>
<StgValue><ssdm name="A_load_73"/></StgValue>
</operation>

<operation id="1003" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:300  %A_load_74 = load float* %A_addr_75, align 8

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="1004" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:304  %A_load_75 = load float* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1005" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:31  %result_6 = fadd float %result_5, %tmp_28_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="1006" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:138  %tmp_28_32 = fmul float %A_load_33, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_28_32"/></StgValue>
</operation>

<operation id="1007" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:142  %tmp_28_33 = fmul float %A_load_34, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_28_33"/></StgValue>
</operation>

<operation id="1008" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_28_34 = fmul float %A_load_35, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_28_34"/></StgValue>
</operation>

<operation id="1009" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_28_35 = fmul float %A_load_36, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_28_35"/></StgValue>
</operation>

<operation id="1010" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:153  %tmp_57 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1011" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:300  %A_load_74 = load float* %A_addr_75, align 8

]]></node>
<StgValue><ssdm name="A_load_74"/></StgValue>
</operation>

<operation id="1012" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:304  %A_load_75 = load float* %A_addr_76, align 4

]]></node>
<StgValue><ssdm name="A_load_75"/></StgValue>
</operation>

<operation id="1013" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:308  %A_load_76 = load float* %A_addr_77, align 16

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="1014" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:312  %A_load_77 = load float* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1015" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:31  %result_6 = fadd float %result_5, %tmp_28_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="1016" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:142  %tmp_28_33 = fmul float %A_load_34, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_28_33"/></StgValue>
</operation>

<operation id="1017" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_28_34 = fmul float %A_load_35, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_28_34"/></StgValue>
</operation>

<operation id="1018" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_28_35 = fmul float %A_load_36, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_28_35"/></StgValue>
</operation>

<operation id="1019" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_28_36 = fmul float %A_load_37, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_28_36"/></StgValue>
</operation>

<operation id="1020" st_id="44" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:157  %tmp_58 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1021" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:308  %A_load_76 = load float* %A_addr_77, align 16

]]></node>
<StgValue><ssdm name="A_load_76"/></StgValue>
</operation>

<operation id="1022" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:312  %A_load_77 = load float* %A_addr_78, align 4

]]></node>
<StgValue><ssdm name="A_load_77"/></StgValue>
</operation>

<operation id="1023" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:316  %A_load_78 = load float* %A_addr_79, align 8

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="1024" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:320  %A_load_79 = load float* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1025" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:31  %result_6 = fadd float %result_5, %tmp_28_6

]]></node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="1026" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:146  %tmp_28_34 = fmul float %A_load_35, %tmp_55

]]></node>
<StgValue><ssdm name="tmp_28_34"/></StgValue>
</operation>

<operation id="1027" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_28_35 = fmul float %A_load_36, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_28_35"/></StgValue>
</operation>

<operation id="1028" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_28_36 = fmul float %A_load_37, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_28_36"/></StgValue>
</operation>

<operation id="1029" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_28_37 = fmul float %A_load_38, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_28_37"/></StgValue>
</operation>

<operation id="1030" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:161  %tmp_59 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1031" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:316  %A_load_78 = load float* %A_addr_79, align 8

]]></node>
<StgValue><ssdm name="A_load_78"/></StgValue>
</operation>

<operation id="1032" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:320  %A_load_79 = load float* %A_addr_80, align 4

]]></node>
<StgValue><ssdm name="A_load_79"/></StgValue>
</operation>

<operation id="1033" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:324  %A_load_80 = load float* %A_addr_81, align 16

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="1034" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:328  %A_load_81 = load float* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1035" st_id="46" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:35  %result_7 = fadd float %result_6, %tmp_28_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1036" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:150  %tmp_28_35 = fmul float %A_load_36, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_28_35"/></StgValue>
</operation>

<operation id="1037" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_28_36 = fmul float %A_load_37, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_28_36"/></StgValue>
</operation>

<operation id="1038" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_28_37 = fmul float %A_load_38, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_28_37"/></StgValue>
</operation>

<operation id="1039" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_28_38 = fmul float %A_load_39, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_28_38"/></StgValue>
</operation>

<operation id="1040" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:165  %tmp_60 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1041" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:324  %A_load_80 = load float* %A_addr_81, align 16

]]></node>
<StgValue><ssdm name="A_load_80"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:328  %A_load_81 = load float* %A_addr_82, align 4

]]></node>
<StgValue><ssdm name="A_load_81"/></StgValue>
</operation>

<operation id="1043" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:332  %A_load_82 = load float* %A_addr_83, align 8

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="1044" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:336  %A_load_83 = load float* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1045" st_id="47" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:35  %result_7 = fadd float %result_6, %tmp_28_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1046" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:154  %tmp_28_36 = fmul float %A_load_37, %tmp_57

]]></node>
<StgValue><ssdm name="tmp_28_36"/></StgValue>
</operation>

<operation id="1047" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_28_37 = fmul float %A_load_38, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_28_37"/></StgValue>
</operation>

<operation id="1048" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_28_38 = fmul float %A_load_39, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_28_38"/></StgValue>
</operation>

<operation id="1049" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:166  %tmp_28_39 = fmul float %A_load_40, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1050" st_id="47" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:169  %tmp_61 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1051" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:332  %A_load_82 = load float* %A_addr_83, align 8

]]></node>
<StgValue><ssdm name="A_load_82"/></StgValue>
</operation>

<operation id="1052" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:336  %A_load_83 = load float* %A_addr_84, align 4

]]></node>
<StgValue><ssdm name="A_load_83"/></StgValue>
</operation>

<operation id="1053" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:340  %A_load_84 = load float* %A_addr_85, align 16

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="1054" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:344  %A_load_85 = load float* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1055" st_id="48" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:35  %result_7 = fadd float %result_6, %tmp_28_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1056" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:158  %tmp_28_37 = fmul float %A_load_38, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_28_37"/></StgValue>
</operation>

<operation id="1057" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_28_38 = fmul float %A_load_39, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_28_38"/></StgValue>
</operation>

<operation id="1058" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:166  %tmp_28_39 = fmul float %A_load_40, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1059" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:170  %tmp_28_40 = fmul float %A_load_41, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_28_40"/></StgValue>
</operation>

<operation id="1060" st_id="48" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:173  %tmp_62 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1061" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:340  %A_load_84 = load float* %A_addr_85, align 16

]]></node>
<StgValue><ssdm name="A_load_84"/></StgValue>
</operation>

<operation id="1062" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:344  %A_load_85 = load float* %A_addr_86, align 4

]]></node>
<StgValue><ssdm name="A_load_85"/></StgValue>
</operation>

<operation id="1063" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:348  %A_load_86 = load float* %A_addr_87, align 8

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="1064" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:352  %A_load_87 = load float* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1065" st_id="49" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:35  %result_7 = fadd float %result_6, %tmp_28_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1066" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:162  %tmp_28_38 = fmul float %A_load_39, %tmp_59

]]></node>
<StgValue><ssdm name="tmp_28_38"/></StgValue>
</operation>

<operation id="1067" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:166  %tmp_28_39 = fmul float %A_load_40, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1068" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:170  %tmp_28_40 = fmul float %A_load_41, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_28_40"/></StgValue>
</operation>

<operation id="1069" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:174  %tmp_28_41 = fmul float %A_load_42, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_28_41"/></StgValue>
</operation>

<operation id="1070" st_id="49" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:177  %tmp_63 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1071" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:348  %A_load_86 = load float* %A_addr_87, align 8

]]></node>
<StgValue><ssdm name="A_load_86"/></StgValue>
</operation>

<operation id="1072" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:352  %A_load_87 = load float* %A_addr_88, align 4

]]></node>
<StgValue><ssdm name="A_load_87"/></StgValue>
</operation>

<operation id="1073" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:356  %A_load_88 = load float* %A_addr_89, align 16

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="1074" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:360  %A_load_89 = load float* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1075" st_id="50" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:35  %result_7 = fadd float %result_6, %tmp_28_7

]]></node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="1076" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:166  %tmp_28_39 = fmul float %A_load_40, %tmp_60

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1077" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:170  %tmp_28_40 = fmul float %A_load_41, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_28_40"/></StgValue>
</operation>

<operation id="1078" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:174  %tmp_28_41 = fmul float %A_load_42, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_28_41"/></StgValue>
</operation>

<operation id="1079" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:178  %tmp_28_42 = fmul float %A_load_43, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_28_42"/></StgValue>
</operation>

<operation id="1080" st_id="50" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:181  %tmp_64 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1081" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:356  %A_load_88 = load float* %A_addr_89, align 16

]]></node>
<StgValue><ssdm name="A_load_88"/></StgValue>
</operation>

<operation id="1082" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:360  %A_load_89 = load float* %A_addr_90, align 4

]]></node>
<StgValue><ssdm name="A_load_89"/></StgValue>
</operation>

<operation id="1083" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:364  %A_load_90 = load float* %A_addr_91, align 8

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="1084" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:368  %A_load_91 = load float* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1085" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:39  %result_8 = fadd float %result_7, %tmp_28_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1086" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:170  %tmp_28_40 = fmul float %A_load_41, %tmp_61

]]></node>
<StgValue><ssdm name="tmp_28_40"/></StgValue>
</operation>

<operation id="1087" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:174  %tmp_28_41 = fmul float %A_load_42, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_28_41"/></StgValue>
</operation>

<operation id="1088" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:178  %tmp_28_42 = fmul float %A_load_43, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_28_42"/></StgValue>
</operation>

<operation id="1089" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:182  %tmp_28_43 = fmul float %A_load_44, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_28_43"/></StgValue>
</operation>

<operation id="1090" st_id="51" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:185  %tmp_65 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1091" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:364  %A_load_90 = load float* %A_addr_91, align 8

]]></node>
<StgValue><ssdm name="A_load_90"/></StgValue>
</operation>

<operation id="1092" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:368  %A_load_91 = load float* %A_addr_92, align 4

]]></node>
<StgValue><ssdm name="A_load_91"/></StgValue>
</operation>

<operation id="1093" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:372  %A_load_92 = load float* %A_addr_93, align 16

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="1094" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:376  %A_load_93 = load float* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1095" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:39  %result_8 = fadd float %result_7, %tmp_28_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1096" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:174  %tmp_28_41 = fmul float %A_load_42, %tmp_62

]]></node>
<StgValue><ssdm name="tmp_28_41"/></StgValue>
</operation>

<operation id="1097" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:178  %tmp_28_42 = fmul float %A_load_43, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_28_42"/></StgValue>
</operation>

<operation id="1098" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:182  %tmp_28_43 = fmul float %A_load_44, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_28_43"/></StgValue>
</operation>

<operation id="1099" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_28_44 = fmul float %A_load_45, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_28_44"/></StgValue>
</operation>

<operation id="1100" st_id="52" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:189  %tmp_66 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1101" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:372  %A_load_92 = load float* %A_addr_93, align 16

]]></node>
<StgValue><ssdm name="A_load_92"/></StgValue>
</operation>

<operation id="1102" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:376  %A_load_93 = load float* %A_addr_94, align 4

]]></node>
<StgValue><ssdm name="A_load_93"/></StgValue>
</operation>

<operation id="1103" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:380  %A_load_94 = load float* %A_addr_95, align 8

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="1104" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:384  %A_load_95 = load float* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1105" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:39  %result_8 = fadd float %result_7, %tmp_28_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1106" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:178  %tmp_28_42 = fmul float %A_load_43, %tmp_63

]]></node>
<StgValue><ssdm name="tmp_28_42"/></StgValue>
</operation>

<operation id="1107" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:182  %tmp_28_43 = fmul float %A_load_44, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_28_43"/></StgValue>
</operation>

<operation id="1108" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_28_44 = fmul float %A_load_45, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_28_44"/></StgValue>
</operation>

<operation id="1109" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:190  %tmp_28_45 = fmul float %A_load_46, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_28_45"/></StgValue>
</operation>

<operation id="1110" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:193  %tmp_67 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1111" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:380  %A_load_94 = load float* %A_addr_95, align 8

]]></node>
<StgValue><ssdm name="A_load_94"/></StgValue>
</operation>

<operation id="1112" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:384  %A_load_95 = load float* %A_addr_96, align 4

]]></node>
<StgValue><ssdm name="A_load_95"/></StgValue>
</operation>

<operation id="1113" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:388  %A_load_96 = load float* %A_addr_97, align 16

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="1114" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:392  %A_load_97 = load float* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1115" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:39  %result_8 = fadd float %result_7, %tmp_28_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1116" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:182  %tmp_28_43 = fmul float %A_load_44, %tmp_64

]]></node>
<StgValue><ssdm name="tmp_28_43"/></StgValue>
</operation>

<operation id="1117" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_28_44 = fmul float %A_load_45, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_28_44"/></StgValue>
</operation>

<operation id="1118" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:190  %tmp_28_45 = fmul float %A_load_46, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_28_45"/></StgValue>
</operation>

<operation id="1119" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:194  %tmp_28_46 = fmul float %A_load_47, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_28_46"/></StgValue>
</operation>

<operation id="1120" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:197  %tmp_68 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1121" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:388  %A_load_96 = load float* %A_addr_97, align 16

]]></node>
<StgValue><ssdm name="A_load_96"/></StgValue>
</operation>

<operation id="1122" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:392  %A_load_97 = load float* %A_addr_98, align 4

]]></node>
<StgValue><ssdm name="A_load_97"/></StgValue>
</operation>

<operation id="1123" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:396  %A_load_98 = load float* %A_addr_99, align 8

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="1124" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:400  %A_load_99 = load float* %A_addr_100, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1125" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:39  %result_8 = fadd float %result_7, %tmp_28_8

]]></node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="1126" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:186  %tmp_28_44 = fmul float %A_load_45, %tmp_65

]]></node>
<StgValue><ssdm name="tmp_28_44"/></StgValue>
</operation>

<operation id="1127" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:190  %tmp_28_45 = fmul float %A_load_46, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_28_45"/></StgValue>
</operation>

<operation id="1128" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:194  %tmp_28_46 = fmul float %A_load_47, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_28_46"/></StgValue>
</operation>

<operation id="1129" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:198  %tmp_28_47 = fmul float %A_load_48, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_28_47"/></StgValue>
</operation>

<operation id="1130" st_id="55" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:201  %tmp_69 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1131" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:396  %A_load_98 = load float* %A_addr_99, align 8

]]></node>
<StgValue><ssdm name="A_load_98"/></StgValue>
</operation>

<operation id="1132" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.0:400  %A_load_99 = load float* %A_addr_100, align 4

]]></node>
<StgValue><ssdm name="A_load_99"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1133" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:43  %result_9 = fadd float %result_8, %tmp_28_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1134" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:190  %tmp_28_45 = fmul float %A_load_46, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_28_45"/></StgValue>
</operation>

<operation id="1135" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:194  %tmp_28_46 = fmul float %A_load_47, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_28_46"/></StgValue>
</operation>

<operation id="1136" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:198  %tmp_28_47 = fmul float %A_load_48, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_28_47"/></StgValue>
</operation>

<operation id="1137" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:202  %tmp_28_48 = fmul float %A_load_49, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_28_48"/></StgValue>
</operation>

<operation id="1138" st_id="56" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:205  %tmp_70 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1139" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:43  %result_9 = fadd float %result_8, %tmp_28_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1140" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:194  %tmp_28_46 = fmul float %A_load_47, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_28_46"/></StgValue>
</operation>

<operation id="1141" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:198  %tmp_28_47 = fmul float %A_load_48, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_28_47"/></StgValue>
</operation>

<operation id="1142" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:202  %tmp_28_48 = fmul float %A_load_49, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_28_48"/></StgValue>
</operation>

<operation id="1143" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:206  %tmp_28_49 = fmul float %A_load_50, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_28_49"/></StgValue>
</operation>

<operation id="1144" st_id="57" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:209  %tmp_71 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1145" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:43  %result_9 = fadd float %result_8, %tmp_28_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1146" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:198  %tmp_28_47 = fmul float %A_load_48, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_28_47"/></StgValue>
</operation>

<operation id="1147" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:202  %tmp_28_48 = fmul float %A_load_49, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_28_48"/></StgValue>
</operation>

<operation id="1148" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:206  %tmp_28_49 = fmul float %A_load_50, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_28_49"/></StgValue>
</operation>

<operation id="1149" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:210  %tmp_28_50 = fmul float %A_load_51, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_28_50"/></StgValue>
</operation>

<operation id="1150" st_id="58" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:213  %tmp_72 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1151" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:43  %result_9 = fadd float %result_8, %tmp_28_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1152" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:202  %tmp_28_48 = fmul float %A_load_49, %tmp_69

]]></node>
<StgValue><ssdm name="tmp_28_48"/></StgValue>
</operation>

<operation id="1153" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:206  %tmp_28_49 = fmul float %A_load_50, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_28_49"/></StgValue>
</operation>

<operation id="1154" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:210  %tmp_28_50 = fmul float %A_load_51, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_28_50"/></StgValue>
</operation>

<operation id="1155" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:214  %tmp_28_51 = fmul float %A_load_52, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_28_51"/></StgValue>
</operation>

<operation id="1156" st_id="59" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:217  %tmp_73 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1157" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:43  %result_9 = fadd float %result_8, %tmp_28_9

]]></node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="1158" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:206  %tmp_28_49 = fmul float %A_load_50, %tmp_70

]]></node>
<StgValue><ssdm name="tmp_28_49"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:210  %tmp_28_50 = fmul float %A_load_51, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_28_50"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:214  %tmp_28_51 = fmul float %A_load_52, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_28_51"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:218  %tmp_28_52 = fmul float %A_load_53, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_28_52"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:221  %tmp_74 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1163" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:47  %result_s = fadd float %result_9, %tmp_28_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="1164" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:210  %tmp_28_50 = fmul float %A_load_51, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_28_50"/></StgValue>
</operation>

<operation id="1165" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:214  %tmp_28_51 = fmul float %A_load_52, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_28_51"/></StgValue>
</operation>

<operation id="1166" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:218  %tmp_28_52 = fmul float %A_load_53, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_28_52"/></StgValue>
</operation>

<operation id="1167" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:222  %tmp_28_53 = fmul float %A_load_54, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_28_53"/></StgValue>
</operation>

<operation id="1168" st_id="61" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:225  %tmp_75 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1169" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:47  %result_s = fadd float %result_9, %tmp_28_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="1170" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:214  %tmp_28_51 = fmul float %A_load_52, %tmp_72

]]></node>
<StgValue><ssdm name="tmp_28_51"/></StgValue>
</operation>

<operation id="1171" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:218  %tmp_28_52 = fmul float %A_load_53, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_28_52"/></StgValue>
</operation>

<operation id="1172" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:222  %tmp_28_53 = fmul float %A_load_54, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_28_53"/></StgValue>
</operation>

<operation id="1173" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:226  %tmp_28_54 = fmul float %A_load_55, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_28_54"/></StgValue>
</operation>

<operation id="1174" st_id="62" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:229  %tmp_76 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1175" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:47  %result_s = fadd float %result_9, %tmp_28_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="1176" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:218  %tmp_28_52 = fmul float %A_load_53, %tmp_73

]]></node>
<StgValue><ssdm name="tmp_28_52"/></StgValue>
</operation>

<operation id="1177" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:222  %tmp_28_53 = fmul float %A_load_54, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_28_53"/></StgValue>
</operation>

<operation id="1178" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:226  %tmp_28_54 = fmul float %A_load_55, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_28_54"/></StgValue>
</operation>

<operation id="1179" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:230  %tmp_28_55 = fmul float %A_load_56, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_28_55"/></StgValue>
</operation>

<operation id="1180" st_id="63" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:233  %tmp_77 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1181" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:47  %result_s = fadd float %result_9, %tmp_28_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="1182" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:222  %tmp_28_53 = fmul float %A_load_54, %tmp_74

]]></node>
<StgValue><ssdm name="tmp_28_53"/></StgValue>
</operation>

<operation id="1183" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:226  %tmp_28_54 = fmul float %A_load_55, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_28_54"/></StgValue>
</operation>

<operation id="1184" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:230  %tmp_28_55 = fmul float %A_load_56, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_28_55"/></StgValue>
</operation>

<operation id="1185" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:234  %tmp_28_56 = fmul float %A_load_57, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_28_56"/></StgValue>
</operation>

<operation id="1186" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:237  %tmp_78 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1187" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:47  %result_s = fadd float %result_9, %tmp_28_s

]]></node>
<StgValue><ssdm name="result_s"/></StgValue>
</operation>

<operation id="1188" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:226  %tmp_28_54 = fmul float %A_load_55, %tmp_75

]]></node>
<StgValue><ssdm name="tmp_28_54"/></StgValue>
</operation>

<operation id="1189" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:230  %tmp_28_55 = fmul float %A_load_56, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_28_55"/></StgValue>
</operation>

<operation id="1190" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:234  %tmp_28_56 = fmul float %A_load_57, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_28_56"/></StgValue>
</operation>

<operation id="1191" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:238  %tmp_28_57 = fmul float %A_load_58, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_28_57"/></StgValue>
</operation>

<operation id="1192" st_id="65" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:241  %tmp_79 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1193" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:51  %result_10 = fadd float %result_s, %tmp_28_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1194" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:230  %tmp_28_55 = fmul float %A_load_56, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_28_55"/></StgValue>
</operation>

<operation id="1195" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:234  %tmp_28_56 = fmul float %A_load_57, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_28_56"/></StgValue>
</operation>

<operation id="1196" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:238  %tmp_28_57 = fmul float %A_load_58, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_28_57"/></StgValue>
</operation>

<operation id="1197" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:242  %tmp_28_58 = fmul float %A_load_59, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_28_58"/></StgValue>
</operation>

<operation id="1198" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:245  %tmp_80 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1199" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:51  %result_10 = fadd float %result_s, %tmp_28_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1200" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:234  %tmp_28_56 = fmul float %A_load_57, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_28_56"/></StgValue>
</operation>

<operation id="1201" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:238  %tmp_28_57 = fmul float %A_load_58, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_28_57"/></StgValue>
</operation>

<operation id="1202" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:242  %tmp_28_58 = fmul float %A_load_59, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_28_58"/></StgValue>
</operation>

<operation id="1203" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:246  %tmp_28_59 = fmul float %A_load_60, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_28_59"/></StgValue>
</operation>

<operation id="1204" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:249  %tmp_81 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1205" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:51  %result_10 = fadd float %result_s, %tmp_28_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1206" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:238  %tmp_28_57 = fmul float %A_load_58, %tmp_78

]]></node>
<StgValue><ssdm name="tmp_28_57"/></StgValue>
</operation>

<operation id="1207" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:242  %tmp_28_58 = fmul float %A_load_59, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_28_58"/></StgValue>
</operation>

<operation id="1208" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:246  %tmp_28_59 = fmul float %A_load_60, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_28_59"/></StgValue>
</operation>

<operation id="1209" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:250  %tmp_28_60 = fmul float %A_load_61, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_28_60"/></StgValue>
</operation>

<operation id="1210" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:253  %tmp_82 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1211" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:51  %result_10 = fadd float %result_s, %tmp_28_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1212" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:242  %tmp_28_58 = fmul float %A_load_59, %tmp_79

]]></node>
<StgValue><ssdm name="tmp_28_58"/></StgValue>
</operation>

<operation id="1213" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:246  %tmp_28_59 = fmul float %A_load_60, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_28_59"/></StgValue>
</operation>

<operation id="1214" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:250  %tmp_28_60 = fmul float %A_load_61, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_28_60"/></StgValue>
</operation>

<operation id="1215" st_id="69" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:254  %tmp_28_61 = fmul float %A_load_62, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_28_61"/></StgValue>
</operation>

<operation id="1216" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:257  %tmp_83 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1217" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:51  %result_10 = fadd float %result_s, %tmp_28_10

]]></node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="1218" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:246  %tmp_28_59 = fmul float %A_load_60, %tmp_80

]]></node>
<StgValue><ssdm name="tmp_28_59"/></StgValue>
</operation>

<operation id="1219" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:250  %tmp_28_60 = fmul float %A_load_61, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_28_60"/></StgValue>
</operation>

<operation id="1220" st_id="70" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:254  %tmp_28_61 = fmul float %A_load_62, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_28_61"/></StgValue>
</operation>

<operation id="1221" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:258  %tmp_28_62 = fmul float %A_load_63, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_28_62"/></StgValue>
</operation>

<operation id="1222" st_id="70" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:261  %tmp_84 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1223" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:55  %result_11 = fadd float %result_10, %tmp_28_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1224" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:250  %tmp_28_60 = fmul float %A_load_61, %tmp_81

]]></node>
<StgValue><ssdm name="tmp_28_60"/></StgValue>
</operation>

<operation id="1225" st_id="71" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:254  %tmp_28_61 = fmul float %A_load_62, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_28_61"/></StgValue>
</operation>

<operation id="1226" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:258  %tmp_28_62 = fmul float %A_load_63, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_28_62"/></StgValue>
</operation>

<operation id="1227" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:262  %tmp_28_63 = fmul float %A_load_64, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_28_63"/></StgValue>
</operation>

<operation id="1228" st_id="71" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:265  %tmp_85 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1229" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:55  %result_11 = fadd float %result_10, %tmp_28_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1230" st_id="72" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:254  %tmp_28_61 = fmul float %A_load_62, %tmp_82

]]></node>
<StgValue><ssdm name="tmp_28_61"/></StgValue>
</operation>

<operation id="1231" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:258  %tmp_28_62 = fmul float %A_load_63, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_28_62"/></StgValue>
</operation>

<operation id="1232" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:262  %tmp_28_63 = fmul float %A_load_64, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_28_63"/></StgValue>
</operation>

<operation id="1233" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:266  %tmp_28_64 = fmul float %A_load_65, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_28_64"/></StgValue>
</operation>

<operation id="1234" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:269  %tmp_86 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1235" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:55  %result_11 = fadd float %result_10, %tmp_28_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1236" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:258  %tmp_28_62 = fmul float %A_load_63, %tmp_83

]]></node>
<StgValue><ssdm name="tmp_28_62"/></StgValue>
</operation>

<operation id="1237" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:262  %tmp_28_63 = fmul float %A_load_64, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_28_63"/></StgValue>
</operation>

<operation id="1238" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:266  %tmp_28_64 = fmul float %A_load_65, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_28_64"/></StgValue>
</operation>

<operation id="1239" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:270  %tmp_28_65 = fmul float %A_load_66, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_28_65"/></StgValue>
</operation>

<operation id="1240" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:273  %tmp_87 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1241" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:55  %result_11 = fadd float %result_10, %tmp_28_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1242" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:262  %tmp_28_63 = fmul float %A_load_64, %tmp_84

]]></node>
<StgValue><ssdm name="tmp_28_63"/></StgValue>
</operation>

<operation id="1243" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:266  %tmp_28_64 = fmul float %A_load_65, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_28_64"/></StgValue>
</operation>

<operation id="1244" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:270  %tmp_28_65 = fmul float %A_load_66, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_28_65"/></StgValue>
</operation>

<operation id="1245" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:274  %tmp_28_66 = fmul float %A_load_67, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_28_66"/></StgValue>
</operation>

<operation id="1246" st_id="74" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:277  %tmp_88 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1247" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:55  %result_11 = fadd float %result_10, %tmp_28_11

]]></node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="1248" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:266  %tmp_28_64 = fmul float %A_load_65, %tmp_85

]]></node>
<StgValue><ssdm name="tmp_28_64"/></StgValue>
</operation>

<operation id="1249" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:270  %tmp_28_65 = fmul float %A_load_66, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_28_65"/></StgValue>
</operation>

<operation id="1250" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:274  %tmp_28_66 = fmul float %A_load_67, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_28_66"/></StgValue>
</operation>

<operation id="1251" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_28_67 = fmul float %A_load_68, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_28_67"/></StgValue>
</operation>

<operation id="1252" st_id="75" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:281  %tmp_89 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1253" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %result_12 = fadd float %result_11, %tmp_28_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1254" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:270  %tmp_28_65 = fmul float %A_load_66, %tmp_86

]]></node>
<StgValue><ssdm name="tmp_28_65"/></StgValue>
</operation>

<operation id="1255" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:274  %tmp_28_66 = fmul float %A_load_67, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_28_66"/></StgValue>
</operation>

<operation id="1256" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_28_67 = fmul float %A_load_68, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_28_67"/></StgValue>
</operation>

<operation id="1257" st_id="76" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_28_68 = fmul float %A_load_69, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_28_68"/></StgValue>
</operation>

<operation id="1258" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:285  %tmp_90 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1259" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %result_12 = fadd float %result_11, %tmp_28_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1260" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:274  %tmp_28_66 = fmul float %A_load_67, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_28_66"/></StgValue>
</operation>

<operation id="1261" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_28_67 = fmul float %A_load_68, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_28_67"/></StgValue>
</operation>

<operation id="1262" st_id="77" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_28_68 = fmul float %A_load_69, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_28_68"/></StgValue>
</operation>

<operation id="1263" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_28_69 = fmul float %A_load_70, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_28_69"/></StgValue>
</operation>

<operation id="1264" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:289  %tmp_91 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1265" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %result_12 = fadd float %result_11, %tmp_28_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1266" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:278  %tmp_28_67 = fmul float %A_load_68, %tmp_88

]]></node>
<StgValue><ssdm name="tmp_28_67"/></StgValue>
</operation>

<operation id="1267" st_id="78" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_28_68 = fmul float %A_load_69, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_28_68"/></StgValue>
</operation>

<operation id="1268" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_28_69 = fmul float %A_load_70, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_28_69"/></StgValue>
</operation>

<operation id="1269" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_28_70 = fmul float %A_load_71, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_28_70"/></StgValue>
</operation>

<operation id="1270" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:293  %tmp_92 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1271" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %result_12 = fadd float %result_11, %tmp_28_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1272" st_id="79" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:282  %tmp_28_68 = fmul float %A_load_69, %tmp_89

]]></node>
<StgValue><ssdm name="tmp_28_68"/></StgValue>
</operation>

<operation id="1273" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_28_69 = fmul float %A_load_70, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_28_69"/></StgValue>
</operation>

<operation id="1274" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_28_70 = fmul float %A_load_71, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_28_70"/></StgValue>
</operation>

<operation id="1275" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_28_71 = fmul float %A_load_72, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_28_71"/></StgValue>
</operation>

<operation id="1276" st_id="79" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:297  %tmp_93 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1277" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:59  %result_12 = fadd float %result_11, %tmp_28_12

]]></node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="1278" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:286  %tmp_28_69 = fmul float %A_load_70, %tmp_90

]]></node>
<StgValue><ssdm name="tmp_28_69"/></StgValue>
</operation>

<operation id="1279" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_28_70 = fmul float %A_load_71, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_28_70"/></StgValue>
</operation>

<operation id="1280" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_28_71 = fmul float %A_load_72, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_28_71"/></StgValue>
</operation>

<operation id="1281" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %tmp_28_72 = fmul float %A_load_73, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_28_72"/></StgValue>
</operation>

<operation id="1282" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:301  %tmp_94 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1283" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:63  %result_13 = fadd float %result_12, %tmp_28_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1284" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:290  %tmp_28_70 = fmul float %A_load_71, %tmp_91

]]></node>
<StgValue><ssdm name="tmp_28_70"/></StgValue>
</operation>

<operation id="1285" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_28_71 = fmul float %A_load_72, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_28_71"/></StgValue>
</operation>

<operation id="1286" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %tmp_28_72 = fmul float %A_load_73, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_28_72"/></StgValue>
</operation>

<operation id="1287" st_id="81" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:302  %tmp_28_73 = fmul float %A_load_74, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_28_73"/></StgValue>
</operation>

<operation id="1288" st_id="81" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:305  %tmp_95 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1289" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:63  %result_13 = fadd float %result_12, %tmp_28_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1290" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:294  %tmp_28_71 = fmul float %A_load_72, %tmp_92

]]></node>
<StgValue><ssdm name="tmp_28_71"/></StgValue>
</operation>

<operation id="1291" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %tmp_28_72 = fmul float %A_load_73, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_28_72"/></StgValue>
</operation>

<operation id="1292" st_id="82" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:302  %tmp_28_73 = fmul float %A_load_74, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_28_73"/></StgValue>
</operation>

<operation id="1293" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_28_74 = fmul float %A_load_75, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_28_74"/></StgValue>
</operation>

<operation id="1294" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:309  %tmp_96 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1295" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:63  %result_13 = fadd float %result_12, %tmp_28_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1296" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:298  %tmp_28_72 = fmul float %A_load_73, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_28_72"/></StgValue>
</operation>

<operation id="1297" st_id="83" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:302  %tmp_28_73 = fmul float %A_load_74, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_28_73"/></StgValue>
</operation>

<operation id="1298" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_28_74 = fmul float %A_load_75, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_28_74"/></StgValue>
</operation>

<operation id="1299" st_id="83" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %tmp_28_75 = fmul float %A_load_76, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_28_75"/></StgValue>
</operation>

<operation id="1300" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:313  %tmp_97 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1301" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:63  %result_13 = fadd float %result_12, %tmp_28_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1302" st_id="84" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:302  %tmp_28_73 = fmul float %A_load_74, %tmp_94

]]></node>
<StgValue><ssdm name="tmp_28_73"/></StgValue>
</operation>

<operation id="1303" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_28_74 = fmul float %A_load_75, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_28_74"/></StgValue>
</operation>

<operation id="1304" st_id="84" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %tmp_28_75 = fmul float %A_load_76, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_28_75"/></StgValue>
</operation>

<operation id="1305" st_id="84" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:314  %tmp_28_76 = fmul float %A_load_77, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_28_76"/></StgValue>
</operation>

<operation id="1306" st_id="84" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:317  %tmp_98 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1307" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:63  %result_13 = fadd float %result_12, %tmp_28_13

]]></node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="1308" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:306  %tmp_28_74 = fmul float %A_load_75, %tmp_95

]]></node>
<StgValue><ssdm name="tmp_28_74"/></StgValue>
</operation>

<operation id="1309" st_id="85" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %tmp_28_75 = fmul float %A_load_76, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_28_75"/></StgValue>
</operation>

<operation id="1310" st_id="85" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:314  %tmp_28_76 = fmul float %A_load_77, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_28_76"/></StgValue>
</operation>

<operation id="1311" st_id="85" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_28_77 = fmul float %A_load_78, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_28_77"/></StgValue>
</operation>

<operation id="1312" st_id="85" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:321  %tmp_99 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1313" st_id="86" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:67  %result_14 = fadd float %result_13, %tmp_28_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1314" st_id="86" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:310  %tmp_28_75 = fmul float %A_load_76, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_28_75"/></StgValue>
</operation>

<operation id="1315" st_id="86" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:314  %tmp_28_76 = fmul float %A_load_77, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_28_76"/></StgValue>
</operation>

<operation id="1316" st_id="86" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_28_77 = fmul float %A_load_78, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_28_77"/></StgValue>
</operation>

<operation id="1317" st_id="86" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %tmp_28_78 = fmul float %A_load_79, %tmp_99

]]></node>
<StgValue><ssdm name="tmp_28_78"/></StgValue>
</operation>

<operation id="1318" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:325  %tmp_100 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1319" st_id="87" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:67  %result_14 = fadd float %result_13, %tmp_28_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1320" st_id="87" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:314  %tmp_28_76 = fmul float %A_load_77, %tmp_97

]]></node>
<StgValue><ssdm name="tmp_28_76"/></StgValue>
</operation>

<operation id="1321" st_id="87" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_28_77 = fmul float %A_load_78, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_28_77"/></StgValue>
</operation>

<operation id="1322" st_id="87" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %tmp_28_78 = fmul float %A_load_79, %tmp_99

]]></node>
<StgValue><ssdm name="tmp_28_78"/></StgValue>
</operation>

<operation id="1323" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:326  %tmp_28_79 = fmul float %A_load_80, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_28_79"/></StgValue>
</operation>

<operation id="1324" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:329  %tmp_101 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1325" st_id="88" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:67  %result_14 = fadd float %result_13, %tmp_28_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1326" st_id="88" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:318  %tmp_28_77 = fmul float %A_load_78, %tmp_98

]]></node>
<StgValue><ssdm name="tmp_28_77"/></StgValue>
</operation>

<operation id="1327" st_id="88" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %tmp_28_78 = fmul float %A_load_79, %tmp_99

]]></node>
<StgValue><ssdm name="tmp_28_78"/></StgValue>
</operation>

<operation id="1328" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:326  %tmp_28_79 = fmul float %A_load_80, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_28_79"/></StgValue>
</operation>

<operation id="1329" st_id="88" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_28_80 = fmul float %A_load_81, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_28_80"/></StgValue>
</operation>

<operation id="1330" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:333  %tmp_102 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1331" st_id="89" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:67  %result_14 = fadd float %result_13, %tmp_28_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1332" st_id="89" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:322  %tmp_28_78 = fmul float %A_load_79, %tmp_99

]]></node>
<StgValue><ssdm name="tmp_28_78"/></StgValue>
</operation>

<operation id="1333" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:326  %tmp_28_79 = fmul float %A_load_80, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_28_79"/></StgValue>
</operation>

<operation id="1334" st_id="89" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_28_80 = fmul float %A_load_81, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_28_80"/></StgValue>
</operation>

<operation id="1335" st_id="89" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %tmp_28_81 = fmul float %A_load_82, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_28_81"/></StgValue>
</operation>

<operation id="1336" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:337  %tmp_103 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1337" st_id="90" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:67  %result_14 = fadd float %result_13, %tmp_28_14

]]></node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="1338" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:326  %tmp_28_79 = fmul float %A_load_80, %tmp_100

]]></node>
<StgValue><ssdm name="tmp_28_79"/></StgValue>
</operation>

<operation id="1339" st_id="90" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_28_80 = fmul float %A_load_81, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_28_80"/></StgValue>
</operation>

<operation id="1340" st_id="90" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %tmp_28_81 = fmul float %A_load_82, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_28_81"/></StgValue>
</operation>

<operation id="1341" st_id="90" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:338  %tmp_28_82 = fmul float %A_load_83, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_28_82"/></StgValue>
</operation>

<operation id="1342" st_id="90" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:341  %tmp_104 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1343" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:71  %result_15 = fadd float %result_14, %tmp_28_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="1344" st_id="91" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:330  %tmp_28_80 = fmul float %A_load_81, %tmp_101

]]></node>
<StgValue><ssdm name="tmp_28_80"/></StgValue>
</operation>

<operation id="1345" st_id="91" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %tmp_28_81 = fmul float %A_load_82, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_28_81"/></StgValue>
</operation>

<operation id="1346" st_id="91" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:338  %tmp_28_82 = fmul float %A_load_83, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_28_82"/></StgValue>
</operation>

<operation id="1347" st_id="91" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_28_83 = fmul float %A_load_84, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_28_83"/></StgValue>
</operation>

<operation id="1348" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:345  %tmp_105 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1349" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:71  %result_15 = fadd float %result_14, %tmp_28_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="1350" st_id="92" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:334  %tmp_28_81 = fmul float %A_load_82, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_28_81"/></StgValue>
</operation>

<operation id="1351" st_id="92" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:338  %tmp_28_82 = fmul float %A_load_83, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_28_82"/></StgValue>
</operation>

<operation id="1352" st_id="92" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_28_83 = fmul float %A_load_84, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_28_83"/></StgValue>
</operation>

<operation id="1353" st_id="92" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %tmp_28_84 = fmul float %A_load_85, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_28_84"/></StgValue>
</operation>

<operation id="1354" st_id="92" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:349  %tmp_106 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1355" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:71  %result_15 = fadd float %result_14, %tmp_28_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="1356" st_id="93" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:338  %tmp_28_82 = fmul float %A_load_83, %tmp_103

]]></node>
<StgValue><ssdm name="tmp_28_82"/></StgValue>
</operation>

<operation id="1357" st_id="93" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_28_83 = fmul float %A_load_84, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_28_83"/></StgValue>
</operation>

<operation id="1358" st_id="93" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %tmp_28_84 = fmul float %A_load_85, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_28_84"/></StgValue>
</operation>

<operation id="1359" st_id="93" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:350  %tmp_28_85 = fmul float %A_load_86, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_28_85"/></StgValue>
</operation>

<operation id="1360" st_id="93" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:353  %tmp_107 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1361" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:71  %result_15 = fadd float %result_14, %tmp_28_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="1362" st_id="94" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:342  %tmp_28_83 = fmul float %A_load_84, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_28_83"/></StgValue>
</operation>

<operation id="1363" st_id="94" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %tmp_28_84 = fmul float %A_load_85, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_28_84"/></StgValue>
</operation>

<operation id="1364" st_id="94" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:350  %tmp_28_85 = fmul float %A_load_86, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_28_85"/></StgValue>
</operation>

<operation id="1365" st_id="94" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_28_86 = fmul float %A_load_87, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_28_86"/></StgValue>
</operation>

<operation id="1366" st_id="94" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:357  %tmp_108 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1367" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:71  %result_15 = fadd float %result_14, %tmp_28_15

]]></node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="1368" st_id="95" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:346  %tmp_28_84 = fmul float %A_load_85, %tmp_105

]]></node>
<StgValue><ssdm name="tmp_28_84"/></StgValue>
</operation>

<operation id="1369" st_id="95" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:350  %tmp_28_85 = fmul float %A_load_86, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_28_85"/></StgValue>
</operation>

<operation id="1370" st_id="95" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_28_86 = fmul float %A_load_87, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_28_86"/></StgValue>
</operation>

<operation id="1371" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %tmp_28_87 = fmul float %A_load_88, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_28_87"/></StgValue>
</operation>

<operation id="1372" st_id="95" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:361  %tmp_109 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1373" st_id="96" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:75  %result_16 = fadd float %result_15, %tmp_28_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="1374" st_id="96" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:350  %tmp_28_85 = fmul float %A_load_86, %tmp_106

]]></node>
<StgValue><ssdm name="tmp_28_85"/></StgValue>
</operation>

<operation id="1375" st_id="96" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_28_86 = fmul float %A_load_87, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_28_86"/></StgValue>
</operation>

<operation id="1376" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %tmp_28_87 = fmul float %A_load_88, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_28_87"/></StgValue>
</operation>

<operation id="1377" st_id="96" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:362  %tmp_28_88 = fmul float %A_load_89, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_28_88"/></StgValue>
</operation>

<operation id="1378" st_id="96" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:365  %tmp_110 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1379" st_id="97" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:75  %result_16 = fadd float %result_15, %tmp_28_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="1380" st_id="97" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:354  %tmp_28_86 = fmul float %A_load_87, %tmp_107

]]></node>
<StgValue><ssdm name="tmp_28_86"/></StgValue>
</operation>

<operation id="1381" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %tmp_28_87 = fmul float %A_load_88, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_28_87"/></StgValue>
</operation>

<operation id="1382" st_id="97" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:362  %tmp_28_88 = fmul float %A_load_89, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_28_88"/></StgValue>
</operation>

<operation id="1383" st_id="97" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_28_89 = fmul float %A_load_90, %tmp_110

]]></node>
<StgValue><ssdm name="tmp_28_89"/></StgValue>
</operation>

<operation id="1384" st_id="97" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:369  %tmp_111 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1385" st_id="98" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:75  %result_16 = fadd float %result_15, %tmp_28_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="1386" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:358  %tmp_28_87 = fmul float %A_load_88, %tmp_108

]]></node>
<StgValue><ssdm name="tmp_28_87"/></StgValue>
</operation>

<operation id="1387" st_id="98" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:362  %tmp_28_88 = fmul float %A_load_89, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_28_88"/></StgValue>
</operation>

<operation id="1388" st_id="98" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_28_89 = fmul float %A_load_90, %tmp_110

]]></node>
<StgValue><ssdm name="tmp_28_89"/></StgValue>
</operation>

<operation id="1389" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:370  %tmp_28_90 = fmul float %A_load_91, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_28_90"/></StgValue>
</operation>

<operation id="1390" st_id="98" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:373  %tmp_112 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1391" st_id="99" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:75  %result_16 = fadd float %result_15, %tmp_28_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="1392" st_id="99" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:362  %tmp_28_88 = fmul float %A_load_89, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_28_88"/></StgValue>
</operation>

<operation id="1393" st_id="99" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_28_89 = fmul float %A_load_90, %tmp_110

]]></node>
<StgValue><ssdm name="tmp_28_89"/></StgValue>
</operation>

<operation id="1394" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:370  %tmp_28_90 = fmul float %A_load_91, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_28_90"/></StgValue>
</operation>

<operation id="1395" st_id="99" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:374  %tmp_28_91 = fmul float %A_load_92, %tmp_112

]]></node>
<StgValue><ssdm name="tmp_28_91"/></StgValue>
</operation>

<operation id="1396" st_id="99" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:377  %tmp_113 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1397" st_id="100" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:75  %result_16 = fadd float %result_15, %tmp_28_16

]]></node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="1398" st_id="100" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:366  %tmp_28_89 = fmul float %A_load_90, %tmp_110

]]></node>
<StgValue><ssdm name="tmp_28_89"/></StgValue>
</operation>

<operation id="1399" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:370  %tmp_28_90 = fmul float %A_load_91, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_28_90"/></StgValue>
</operation>

<operation id="1400" st_id="100" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:374  %tmp_28_91 = fmul float %A_load_92, %tmp_112

]]></node>
<StgValue><ssdm name="tmp_28_91"/></StgValue>
</operation>

<operation id="1401" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:378  %tmp_28_92 = fmul float %A_load_93, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_28_92"/></StgValue>
</operation>

<operation id="1402" st_id="100" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:381  %tmp_114 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1403" st_id="101" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %result_17 = fadd float %result_16, %tmp_28_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="1404" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:370  %tmp_28_90 = fmul float %A_load_91, %tmp_111

]]></node>
<StgValue><ssdm name="tmp_28_90"/></StgValue>
</operation>

<operation id="1405" st_id="101" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:374  %tmp_28_91 = fmul float %A_load_92, %tmp_112

]]></node>
<StgValue><ssdm name="tmp_28_91"/></StgValue>
</operation>

<operation id="1406" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:378  %tmp_28_92 = fmul float %A_load_93, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_28_92"/></StgValue>
</operation>

<operation id="1407" st_id="101" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:382  %tmp_28_93 = fmul float %A_load_94, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_28_93"/></StgValue>
</operation>

<operation id="1408" st_id="101" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:385  %tmp_115 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1409" st_id="102" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %result_17 = fadd float %result_16, %tmp_28_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="1410" st_id="102" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:374  %tmp_28_91 = fmul float %A_load_92, %tmp_112

]]></node>
<StgValue><ssdm name="tmp_28_91"/></StgValue>
</operation>

<operation id="1411" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:378  %tmp_28_92 = fmul float %A_load_93, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_28_92"/></StgValue>
</operation>

<operation id="1412" st_id="102" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:382  %tmp_28_93 = fmul float %A_load_94, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_28_93"/></StgValue>
</operation>

<operation id="1413" st_id="102" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:386  %tmp_28_94 = fmul float %A_load_95, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_28_94"/></StgValue>
</operation>

<operation id="1414" st_id="102" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:389  %tmp_116 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1415" st_id="103" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %result_17 = fadd float %result_16, %tmp_28_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="1416" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:378  %tmp_28_92 = fmul float %A_load_93, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_28_92"/></StgValue>
</operation>

<operation id="1417" st_id="103" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:382  %tmp_28_93 = fmul float %A_load_94, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_28_93"/></StgValue>
</operation>

<operation id="1418" st_id="103" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:386  %tmp_28_94 = fmul float %A_load_95, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_28_94"/></StgValue>
</operation>

<operation id="1419" st_id="103" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:390  %tmp_28_95 = fmul float %A_load_96, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_28_95"/></StgValue>
</operation>

<operation id="1420" st_id="103" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:393  %tmp_117 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1421" st_id="104" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %result_17 = fadd float %result_16, %tmp_28_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="1422" st_id="104" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:382  %tmp_28_93 = fmul float %A_load_94, %tmp_114

]]></node>
<StgValue><ssdm name="tmp_28_93"/></StgValue>
</operation>

<operation id="1423" st_id="104" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:386  %tmp_28_94 = fmul float %A_load_95, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_28_94"/></StgValue>
</operation>

<operation id="1424" st_id="104" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:390  %tmp_28_95 = fmul float %A_load_96, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_28_95"/></StgValue>
</operation>

<operation id="1425" st_id="104" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:394  %tmp_28_96 = fmul float %A_load_97, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_28_96"/></StgValue>
</operation>

<operation id="1426" st_id="104" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:397  %tmp_118 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1427" st_id="105" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:79  %result_17 = fadd float %result_16, %tmp_28_17

]]></node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="1428" st_id="105" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:386  %tmp_28_94 = fmul float %A_load_95, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_28_94"/></StgValue>
</operation>

<operation id="1429" st_id="105" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:390  %tmp_28_95 = fmul float %A_load_96, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_28_95"/></StgValue>
</operation>

<operation id="1430" st_id="105" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:394  %tmp_28_96 = fmul float %A_load_97, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_28_96"/></StgValue>
</operation>

<operation id="1431" st_id="105" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:398  %tmp_28_97 = fmul float %A_load_98, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_28_97"/></StgValue>
</operation>

<operation id="1432" st_id="105" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:401  %tmp_119 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1433" st_id="106" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:83  %result_18 = fadd float %result_17, %tmp_28_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="1434" st_id="106" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:390  %tmp_28_95 = fmul float %A_load_96, %tmp_116

]]></node>
<StgValue><ssdm name="tmp_28_95"/></StgValue>
</operation>

<operation id="1435" st_id="106" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:394  %tmp_28_96 = fmul float %A_load_97, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_28_96"/></StgValue>
</operation>

<operation id="1436" st_id="106" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:398  %tmp_28_97 = fmul float %A_load_98, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_28_97"/></StgValue>
</operation>

<operation id="1437" st_id="106" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_28_98 = fmul float %A_load_99, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_28_98"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1438" st_id="107" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:83  %result_18 = fadd float %result_17, %tmp_28_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="1439" st_id="107" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:394  %tmp_28_96 = fmul float %A_load_97, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_28_96"/></StgValue>
</operation>

<operation id="1440" st_id="107" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:398  %tmp_28_97 = fmul float %A_load_98, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_28_97"/></StgValue>
</operation>

<operation id="1441" st_id="107" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_28_98 = fmul float %A_load_99, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_28_98"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1442" st_id="108" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:83  %result_18 = fadd float %result_17, %tmp_28_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="1443" st_id="108" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:398  %tmp_28_97 = fmul float %A_load_98, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_28_97"/></StgValue>
</operation>

<operation id="1444" st_id="108" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_28_98 = fmul float %A_load_99, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_28_98"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1445" st_id="109" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:83  %result_18 = fadd float %result_17, %tmp_28_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="1446" st_id="109" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:402  %tmp_28_98 = fmul float %A_load_99, %tmp_119

]]></node>
<StgValue><ssdm name="tmp_28_98"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1447" st_id="110" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:83  %result_18 = fadd float %result_17, %tmp_28_18

]]></node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">
</state>

<state id="112" st_id="112">

<operation id="1448" st_id="112" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:87  %result_19 = fadd float %result_18, %tmp_28_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1449" st_id="113" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:87  %result_19 = fadd float %result_18, %tmp_28_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1450" st_id="114" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:87  %result_19 = fadd float %result_18, %tmp_28_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1451" st_id="115" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:87  %result_19 = fadd float %result_18, %tmp_28_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1452" st_id="116" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:87  %result_19 = fadd float %result_18, %tmp_28_19

]]></node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1453" st_id="117" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:91  %result_20 = fadd float %result_19, %tmp_28_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1454" st_id="118" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:91  %result_20 = fadd float %result_19, %tmp_28_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1455" st_id="119" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:91  %result_20 = fadd float %result_19, %tmp_28_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1456" st_id="120" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:91  %result_20 = fadd float %result_19, %tmp_28_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1457" st_id="121" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:91  %result_20 = fadd float %result_19, %tmp_28_20

]]></node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1458" st_id="122" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:95  %result_21 = fadd float %result_20, %tmp_28_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1459" st_id="123" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:95  %result_21 = fadd float %result_20, %tmp_28_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1460" st_id="124" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:95  %result_21 = fadd float %result_20, %tmp_28_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1461" st_id="125" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:95  %result_21 = fadd float %result_20, %tmp_28_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1462" st_id="126" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:95  %result_21 = fadd float %result_20, %tmp_28_21

]]></node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1463" st_id="127" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:99  %result_22 = fadd float %result_21, %tmp_28_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1464" st_id="128" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:99  %result_22 = fadd float %result_21, %tmp_28_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1465" st_id="129" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:99  %result_22 = fadd float %result_21, %tmp_28_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1466" st_id="130" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:99  %result_22 = fadd float %result_21, %tmp_28_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1467" st_id="131" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:99  %result_22 = fadd float %result_21, %tmp_28_22

]]></node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1468" st_id="132" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:103  %result_23 = fadd float %result_22, %tmp_28_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1469" st_id="133" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:103  %result_23 = fadd float %result_22, %tmp_28_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1470" st_id="134" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:103  %result_23 = fadd float %result_22, %tmp_28_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1471" st_id="135" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:103  %result_23 = fadd float %result_22, %tmp_28_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1472" st_id="136" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:103  %result_23 = fadd float %result_22, %tmp_28_23

]]></node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1473" st_id="137" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:107  %result_24 = fadd float %result_23, %tmp_28_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1474" st_id="138" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:107  %result_24 = fadd float %result_23, %tmp_28_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1475" st_id="139" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:107  %result_24 = fadd float %result_23, %tmp_28_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1476" st_id="140" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:107  %result_24 = fadd float %result_23, %tmp_28_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1477" st_id="141" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:107  %result_24 = fadd float %result_23, %tmp_28_24

]]></node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1478" st_id="142" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:111  %result_25 = fadd float %result_24, %tmp_28_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1479" st_id="143" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:111  %result_25 = fadd float %result_24, %tmp_28_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1480" st_id="144" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:111  %result_25 = fadd float %result_24, %tmp_28_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1481" st_id="145" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:111  %result_25 = fadd float %result_24, %tmp_28_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1482" st_id="146" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:111  %result_25 = fadd float %result_24, %tmp_28_25

]]></node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1483" st_id="147" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:115  %result_26 = fadd float %result_25, %tmp_28_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1484" st_id="148" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:115  %result_26 = fadd float %result_25, %tmp_28_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1485" st_id="149" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:115  %result_26 = fadd float %result_25, %tmp_28_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1486" st_id="150" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:115  %result_26 = fadd float %result_25, %tmp_28_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1487" st_id="151" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:115  %result_26 = fadd float %result_25, %tmp_28_26

]]></node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1488" st_id="152" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:119  %result_27 = fadd float %result_26, %tmp_28_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1489" st_id="153" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:119  %result_27 = fadd float %result_26, %tmp_28_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1490" st_id="154" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:119  %result_27 = fadd float %result_26, %tmp_28_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1491" st_id="155" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:119  %result_27 = fadd float %result_26, %tmp_28_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1492" st_id="156" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:119  %result_27 = fadd float %result_26, %tmp_28_27

]]></node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1493" st_id="157" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:123  %result_28 = fadd float %result_27, %tmp_28_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1494" st_id="158" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:123  %result_28 = fadd float %result_27, %tmp_28_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1495" st_id="159" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:123  %result_28 = fadd float %result_27, %tmp_28_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1496" st_id="160" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:123  %result_28 = fadd float %result_27, %tmp_28_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1497" st_id="161" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:123  %result_28 = fadd float %result_27, %tmp_28_28

]]></node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1498" st_id="162" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:127  %result_29 = fadd float %result_28, %tmp_28_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1499" st_id="163" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:127  %result_29 = fadd float %result_28, %tmp_28_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1500" st_id="164" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:127  %result_29 = fadd float %result_28, %tmp_28_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1501" st_id="165" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:127  %result_29 = fadd float %result_28, %tmp_28_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1502" st_id="166" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:127  %result_29 = fadd float %result_28, %tmp_28_29

]]></node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1503" st_id="167" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:131  %result_30 = fadd float %result_29, %tmp_28_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1504" st_id="168" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:131  %result_30 = fadd float %result_29, %tmp_28_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1505" st_id="169" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:131  %result_30 = fadd float %result_29, %tmp_28_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1506" st_id="170" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:131  %result_30 = fadd float %result_29, %tmp_28_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1507" st_id="171" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:131  %result_30 = fadd float %result_29, %tmp_28_30

]]></node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1508" st_id="172" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:135  %result_31 = fadd float %result_30, %tmp_28_31

]]></node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1509" st_id="173" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:135  %result_31 = fadd float %result_30, %tmp_28_31

]]></node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1510" st_id="174" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:135  %result_31 = fadd float %result_30, %tmp_28_31

]]></node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1511" st_id="175" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:135  %result_31 = fadd float %result_30, %tmp_28_31

]]></node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1512" st_id="176" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:135  %result_31 = fadd float %result_30, %tmp_28_31

]]></node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1513" st_id="177" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:139  %result_32 = fadd float %result_31, %tmp_28_32

]]></node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1514" st_id="178" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:139  %result_32 = fadd float %result_31, %tmp_28_32

]]></node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1515" st_id="179" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:139  %result_32 = fadd float %result_31, %tmp_28_32

]]></node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1516" st_id="180" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:139  %result_32 = fadd float %result_31, %tmp_28_32

]]></node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1517" st_id="181" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:139  %result_32 = fadd float %result_31, %tmp_28_32

]]></node>
<StgValue><ssdm name="result_32"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1518" st_id="182" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:143  %result_33 = fadd float %result_32, %tmp_28_33

]]></node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1519" st_id="183" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:143  %result_33 = fadd float %result_32, %tmp_28_33

]]></node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1520" st_id="184" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:143  %result_33 = fadd float %result_32, %tmp_28_33

]]></node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1521" st_id="185" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:143  %result_33 = fadd float %result_32, %tmp_28_33

]]></node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1522" st_id="186" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:143  %result_33 = fadd float %result_32, %tmp_28_33

]]></node>
<StgValue><ssdm name="result_33"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1523" st_id="187" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:147  %result_34 = fadd float %result_33, %tmp_28_34

]]></node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1524" st_id="188" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:147  %result_34 = fadd float %result_33, %tmp_28_34

]]></node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1525" st_id="189" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:147  %result_34 = fadd float %result_33, %tmp_28_34

]]></node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1526" st_id="190" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:147  %result_34 = fadd float %result_33, %tmp_28_34

]]></node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1527" st_id="191" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:147  %result_34 = fadd float %result_33, %tmp_28_34

]]></node>
<StgValue><ssdm name="result_34"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1528" st_id="192" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:151  %result_35 = fadd float %result_34, %tmp_28_35

]]></node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1529" st_id="193" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:151  %result_35 = fadd float %result_34, %tmp_28_35

]]></node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1530" st_id="194" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:151  %result_35 = fadd float %result_34, %tmp_28_35

]]></node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1531" st_id="195" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:151  %result_35 = fadd float %result_34, %tmp_28_35

]]></node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1532" st_id="196" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:151  %result_35 = fadd float %result_34, %tmp_28_35

]]></node>
<StgValue><ssdm name="result_35"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1533" st_id="197" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:155  %result_36 = fadd float %result_35, %tmp_28_36

]]></node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1534" st_id="198" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:155  %result_36 = fadd float %result_35, %tmp_28_36

]]></node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1535" st_id="199" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:155  %result_36 = fadd float %result_35, %tmp_28_36

]]></node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1536" st_id="200" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:155  %result_36 = fadd float %result_35, %tmp_28_36

]]></node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1537" st_id="201" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:155  %result_36 = fadd float %result_35, %tmp_28_36

]]></node>
<StgValue><ssdm name="result_36"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1538" st_id="202" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:159  %result_37 = fadd float %result_36, %tmp_28_37

]]></node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1539" st_id="203" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:159  %result_37 = fadd float %result_36, %tmp_28_37

]]></node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1540" st_id="204" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:159  %result_37 = fadd float %result_36, %tmp_28_37

]]></node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1541" st_id="205" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:159  %result_37 = fadd float %result_36, %tmp_28_37

]]></node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1542" st_id="206" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:159  %result_37 = fadd float %result_36, %tmp_28_37

]]></node>
<StgValue><ssdm name="result_37"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1543" st_id="207" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:163  %result_38 = fadd float %result_37, %tmp_28_38

]]></node>
<StgValue><ssdm name="result_38"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1544" st_id="208" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:163  %result_38 = fadd float %result_37, %tmp_28_38

]]></node>
<StgValue><ssdm name="result_38"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1545" st_id="209" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:163  %result_38 = fadd float %result_37, %tmp_28_38

]]></node>
<StgValue><ssdm name="result_38"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1546" st_id="210" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:163  %result_38 = fadd float %result_37, %tmp_28_38

]]></node>
<StgValue><ssdm name="result_38"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1547" st_id="211" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:163  %result_38 = fadd float %result_37, %tmp_28_38

]]></node>
<StgValue><ssdm name="result_38"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">
</state>

<state id="213" st_id="213">

<operation id="1548" st_id="213" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:167  %result_39 = fadd float %result_38, %tmp_28_39

]]></node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1549" st_id="214" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:167  %result_39 = fadd float %result_38, %tmp_28_39

]]></node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1550" st_id="215" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:167  %result_39 = fadd float %result_38, %tmp_28_39

]]></node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1551" st_id="216" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:167  %result_39 = fadd float %result_38, %tmp_28_39

]]></node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1552" st_id="217" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:167  %result_39 = fadd float %result_38, %tmp_28_39

]]></node>
<StgValue><ssdm name="result_39"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1553" st_id="218" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:171  %result_40 = fadd float %result_39, %tmp_28_40

]]></node>
<StgValue><ssdm name="result_40"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1554" st_id="219" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:171  %result_40 = fadd float %result_39, %tmp_28_40

]]></node>
<StgValue><ssdm name="result_40"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1555" st_id="220" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:171  %result_40 = fadd float %result_39, %tmp_28_40

]]></node>
<StgValue><ssdm name="result_40"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1556" st_id="221" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:171  %result_40 = fadd float %result_39, %tmp_28_40

]]></node>
<StgValue><ssdm name="result_40"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1557" st_id="222" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:171  %result_40 = fadd float %result_39, %tmp_28_40

]]></node>
<StgValue><ssdm name="result_40"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1558" st_id="223" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %result_41 = fadd float %result_40, %tmp_28_41

]]></node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1559" st_id="224" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %result_41 = fadd float %result_40, %tmp_28_41

]]></node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1560" st_id="225" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %result_41 = fadd float %result_40, %tmp_28_41

]]></node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1561" st_id="226" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %result_41 = fadd float %result_40, %tmp_28_41

]]></node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1562" st_id="227" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:175  %result_41 = fadd float %result_40, %tmp_28_41

]]></node>
<StgValue><ssdm name="result_41"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1563" st_id="228" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:179  %result_42 = fadd float %result_41, %tmp_28_42

]]></node>
<StgValue><ssdm name="result_42"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1564" st_id="229" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:179  %result_42 = fadd float %result_41, %tmp_28_42

]]></node>
<StgValue><ssdm name="result_42"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1565" st_id="230" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:179  %result_42 = fadd float %result_41, %tmp_28_42

]]></node>
<StgValue><ssdm name="result_42"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1566" st_id="231" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:179  %result_42 = fadd float %result_41, %tmp_28_42

]]></node>
<StgValue><ssdm name="result_42"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1567" st_id="232" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:179  %result_42 = fadd float %result_41, %tmp_28_42

]]></node>
<StgValue><ssdm name="result_42"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1568" st_id="233" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:183  %result_43 = fadd float %result_42, %tmp_28_43

]]></node>
<StgValue><ssdm name="result_43"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1569" st_id="234" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:183  %result_43 = fadd float %result_42, %tmp_28_43

]]></node>
<StgValue><ssdm name="result_43"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1570" st_id="235" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:183  %result_43 = fadd float %result_42, %tmp_28_43

]]></node>
<StgValue><ssdm name="result_43"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1571" st_id="236" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:183  %result_43 = fadd float %result_42, %tmp_28_43

]]></node>
<StgValue><ssdm name="result_43"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1572" st_id="237" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:183  %result_43 = fadd float %result_42, %tmp_28_43

]]></node>
<StgValue><ssdm name="result_43"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1573" st_id="238" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:187  %result_44 = fadd float %result_43, %tmp_28_44

]]></node>
<StgValue><ssdm name="result_44"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1574" st_id="239" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:187  %result_44 = fadd float %result_43, %tmp_28_44

]]></node>
<StgValue><ssdm name="result_44"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1575" st_id="240" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:187  %result_44 = fadd float %result_43, %tmp_28_44

]]></node>
<StgValue><ssdm name="result_44"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1576" st_id="241" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:187  %result_44 = fadd float %result_43, %tmp_28_44

]]></node>
<StgValue><ssdm name="result_44"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1577" st_id="242" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:187  %result_44 = fadd float %result_43, %tmp_28_44

]]></node>
<StgValue><ssdm name="result_44"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1578" st_id="243" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:191  %result_45 = fadd float %result_44, %tmp_28_45

]]></node>
<StgValue><ssdm name="result_45"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1579" st_id="244" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:191  %result_45 = fadd float %result_44, %tmp_28_45

]]></node>
<StgValue><ssdm name="result_45"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1580" st_id="245" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:191  %result_45 = fadd float %result_44, %tmp_28_45

]]></node>
<StgValue><ssdm name="result_45"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1581" st_id="246" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:191  %result_45 = fadd float %result_44, %tmp_28_45

]]></node>
<StgValue><ssdm name="result_45"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1582" st_id="247" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:191  %result_45 = fadd float %result_44, %tmp_28_45

]]></node>
<StgValue><ssdm name="result_45"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1583" st_id="248" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %result_46 = fadd float %result_45, %tmp_28_46

]]></node>
<StgValue><ssdm name="result_46"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1584" st_id="249" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %result_46 = fadd float %result_45, %tmp_28_46

]]></node>
<StgValue><ssdm name="result_46"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1585" st_id="250" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %result_46 = fadd float %result_45, %tmp_28_46

]]></node>
<StgValue><ssdm name="result_46"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1586" st_id="251" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %result_46 = fadd float %result_45, %tmp_28_46

]]></node>
<StgValue><ssdm name="result_46"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1587" st_id="252" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:195  %result_46 = fadd float %result_45, %tmp_28_46

]]></node>
<StgValue><ssdm name="result_46"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1588" st_id="253" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:199  %result_47 = fadd float %result_46, %tmp_28_47

]]></node>
<StgValue><ssdm name="result_47"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1589" st_id="254" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:199  %result_47 = fadd float %result_46, %tmp_28_47

]]></node>
<StgValue><ssdm name="result_47"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1590" st_id="255" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:199  %result_47 = fadd float %result_46, %tmp_28_47

]]></node>
<StgValue><ssdm name="result_47"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1591" st_id="256" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:199  %result_47 = fadd float %result_46, %tmp_28_47

]]></node>
<StgValue><ssdm name="result_47"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1592" st_id="257" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:199  %result_47 = fadd float %result_46, %tmp_28_47

]]></node>
<StgValue><ssdm name="result_47"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1593" st_id="258" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:203  %result_48 = fadd float %result_47, %tmp_28_48

]]></node>
<StgValue><ssdm name="result_48"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1594" st_id="259" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:203  %result_48 = fadd float %result_47, %tmp_28_48

]]></node>
<StgValue><ssdm name="result_48"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1595" st_id="260" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:203  %result_48 = fadd float %result_47, %tmp_28_48

]]></node>
<StgValue><ssdm name="result_48"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1596" st_id="261" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:203  %result_48 = fadd float %result_47, %tmp_28_48

]]></node>
<StgValue><ssdm name="result_48"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1597" st_id="262" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:203  %result_48 = fadd float %result_47, %tmp_28_48

]]></node>
<StgValue><ssdm name="result_48"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1598" st_id="263" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:207  %result_49 = fadd float %result_48, %tmp_28_49

]]></node>
<StgValue><ssdm name="result_49"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1599" st_id="264" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:207  %result_49 = fadd float %result_48, %tmp_28_49

]]></node>
<StgValue><ssdm name="result_49"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1600" st_id="265" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:207  %result_49 = fadd float %result_48, %tmp_28_49

]]></node>
<StgValue><ssdm name="result_49"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1601" st_id="266" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:207  %result_49 = fadd float %result_48, %tmp_28_49

]]></node>
<StgValue><ssdm name="result_49"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1602" st_id="267" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:207  %result_49 = fadd float %result_48, %tmp_28_49

]]></node>
<StgValue><ssdm name="result_49"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1603" st_id="268" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:211  %result_50 = fadd float %result_49, %tmp_28_50

]]></node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1604" st_id="269" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:211  %result_50 = fadd float %result_49, %tmp_28_50

]]></node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1605" st_id="270" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:211  %result_50 = fadd float %result_49, %tmp_28_50

]]></node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1606" st_id="271" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:211  %result_50 = fadd float %result_49, %tmp_28_50

]]></node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1607" st_id="272" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:211  %result_50 = fadd float %result_49, %tmp_28_50

]]></node>
<StgValue><ssdm name="result_50"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1608" st_id="273" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %result_51 = fadd float %result_50, %tmp_28_51

]]></node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1609" st_id="274" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %result_51 = fadd float %result_50, %tmp_28_51

]]></node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1610" st_id="275" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %result_51 = fadd float %result_50, %tmp_28_51

]]></node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1611" st_id="276" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %result_51 = fadd float %result_50, %tmp_28_51

]]></node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1612" st_id="277" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:215  %result_51 = fadd float %result_50, %tmp_28_51

]]></node>
<StgValue><ssdm name="result_51"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1613" st_id="278" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:219  %result_52 = fadd float %result_51, %tmp_28_52

]]></node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1614" st_id="279" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:219  %result_52 = fadd float %result_51, %tmp_28_52

]]></node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1615" st_id="280" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:219  %result_52 = fadd float %result_51, %tmp_28_52

]]></node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1616" st_id="281" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:219  %result_52 = fadd float %result_51, %tmp_28_52

]]></node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1617" st_id="282" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:219  %result_52 = fadd float %result_51, %tmp_28_52

]]></node>
<StgValue><ssdm name="result_52"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1618" st_id="283" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:223  %result_53 = fadd float %result_52, %tmp_28_53

]]></node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1619" st_id="284" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:223  %result_53 = fadd float %result_52, %tmp_28_53

]]></node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1620" st_id="285" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:223  %result_53 = fadd float %result_52, %tmp_28_53

]]></node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1621" st_id="286" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:223  %result_53 = fadd float %result_52, %tmp_28_53

]]></node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1622" st_id="287" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:223  %result_53 = fadd float %result_52, %tmp_28_53

]]></node>
<StgValue><ssdm name="result_53"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1623" st_id="288" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:227  %result_54 = fadd float %result_53, %tmp_28_54

]]></node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="1624" st_id="289" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:227  %result_54 = fadd float %result_53, %tmp_28_54

]]></node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="1625" st_id="290" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:227  %result_54 = fadd float %result_53, %tmp_28_54

]]></node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1626" st_id="291" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:227  %result_54 = fadd float %result_53, %tmp_28_54

]]></node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1627" st_id="292" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:227  %result_54 = fadd float %result_53, %tmp_28_54

]]></node>
<StgValue><ssdm name="result_54"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1628" st_id="293" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:231  %result_55 = fadd float %result_54, %tmp_28_55

]]></node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1629" st_id="294" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:231  %result_55 = fadd float %result_54, %tmp_28_55

]]></node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1630" st_id="295" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:231  %result_55 = fadd float %result_54, %tmp_28_55

]]></node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1631" st_id="296" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:231  %result_55 = fadd float %result_54, %tmp_28_55

]]></node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1632" st_id="297" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:231  %result_55 = fadd float %result_54, %tmp_28_55

]]></node>
<StgValue><ssdm name="result_55"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1633" st_id="298" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:235  %result_56 = fadd float %result_55, %tmp_28_56

]]></node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1634" st_id="299" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:235  %result_56 = fadd float %result_55, %tmp_28_56

]]></node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1635" st_id="300" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:235  %result_56 = fadd float %result_55, %tmp_28_56

]]></node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1636" st_id="301" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:235  %result_56 = fadd float %result_55, %tmp_28_56

]]></node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1637" st_id="302" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:235  %result_56 = fadd float %result_55, %tmp_28_56

]]></node>
<StgValue><ssdm name="result_56"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1638" st_id="303" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:239  %result_57 = fadd float %result_56, %tmp_28_57

]]></node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1639" st_id="304" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:239  %result_57 = fadd float %result_56, %tmp_28_57

]]></node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1640" st_id="305" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:239  %result_57 = fadd float %result_56, %tmp_28_57

]]></node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1641" st_id="306" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:239  %result_57 = fadd float %result_56, %tmp_28_57

]]></node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1642" st_id="307" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:239  %result_57 = fadd float %result_56, %tmp_28_57

]]></node>
<StgValue><ssdm name="result_57"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1643" st_id="308" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:243  %result_58 = fadd float %result_57, %tmp_28_58

]]></node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1644" st_id="309" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:243  %result_58 = fadd float %result_57, %tmp_28_58

]]></node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="1645" st_id="310" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:243  %result_58 = fadd float %result_57, %tmp_28_58

]]></node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="1646" st_id="311" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:243  %result_58 = fadd float %result_57, %tmp_28_58

]]></node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="1647" st_id="312" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:243  %result_58 = fadd float %result_57, %tmp_28_58

]]></node>
<StgValue><ssdm name="result_58"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">
</state>

<state id="314" st_id="314">

<operation id="1648" st_id="314" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:247  %result_59 = fadd float %result_58, %tmp_28_59

]]></node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="1649" st_id="315" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:247  %result_59 = fadd float %result_58, %tmp_28_59

]]></node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="1650" st_id="316" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:247  %result_59 = fadd float %result_58, %tmp_28_59

]]></node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="1651" st_id="317" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:247  %result_59 = fadd float %result_58, %tmp_28_59

]]></node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="1652" st_id="318" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:247  %result_59 = fadd float %result_58, %tmp_28_59

]]></node>
<StgValue><ssdm name="result_59"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="1653" st_id="319" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:251  %result_60 = fadd float %result_59, %tmp_28_60

]]></node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="1654" st_id="320" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:251  %result_60 = fadd float %result_59, %tmp_28_60

]]></node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="1655" st_id="321" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:251  %result_60 = fadd float %result_59, %tmp_28_60

]]></node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="1656" st_id="322" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:251  %result_60 = fadd float %result_59, %tmp_28_60

]]></node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="1657" st_id="323" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:251  %result_60 = fadd float %result_59, %tmp_28_60

]]></node>
<StgValue><ssdm name="result_60"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="1658" st_id="324" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:255  %result_61 = fadd float %result_60, %tmp_28_61

]]></node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="1659" st_id="325" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:255  %result_61 = fadd float %result_60, %tmp_28_61

]]></node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="1660" st_id="326" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:255  %result_61 = fadd float %result_60, %tmp_28_61

]]></node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="1661" st_id="327" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:255  %result_61 = fadd float %result_60, %tmp_28_61

]]></node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="1662" st_id="328" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:255  %result_61 = fadd float %result_60, %tmp_28_61

]]></node>
<StgValue><ssdm name="result_61"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="1663" st_id="329" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:259  %result_62 = fadd float %result_61, %tmp_28_62

]]></node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="1664" st_id="330" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:259  %result_62 = fadd float %result_61, %tmp_28_62

]]></node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="1665" st_id="331" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:259  %result_62 = fadd float %result_61, %tmp_28_62

]]></node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="1666" st_id="332" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:259  %result_62 = fadd float %result_61, %tmp_28_62

]]></node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="1667" st_id="333" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:259  %result_62 = fadd float %result_61, %tmp_28_62

]]></node>
<StgValue><ssdm name="result_62"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="1668" st_id="334" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:263  %result_63 = fadd float %result_62, %tmp_28_63

]]></node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="1669" st_id="335" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:263  %result_63 = fadd float %result_62, %tmp_28_63

]]></node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="1670" st_id="336" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:263  %result_63 = fadd float %result_62, %tmp_28_63

]]></node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="1671" st_id="337" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:263  %result_63 = fadd float %result_62, %tmp_28_63

]]></node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="1672" st_id="338" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:263  %result_63 = fadd float %result_62, %tmp_28_63

]]></node>
<StgValue><ssdm name="result_63"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="1673" st_id="339" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:267  %result_64 = fadd float %result_63, %tmp_28_64

]]></node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="1674" st_id="340" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:267  %result_64 = fadd float %result_63, %tmp_28_64

]]></node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="1675" st_id="341" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:267  %result_64 = fadd float %result_63, %tmp_28_64

]]></node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="1676" st_id="342" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:267  %result_64 = fadd float %result_63, %tmp_28_64

]]></node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="1677" st_id="343" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:267  %result_64 = fadd float %result_63, %tmp_28_64

]]></node>
<StgValue><ssdm name="result_64"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="1678" st_id="344" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:271  %result_65 = fadd float %result_64, %tmp_28_65

]]></node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="1679" st_id="345" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:271  %result_65 = fadd float %result_64, %tmp_28_65

]]></node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="1680" st_id="346" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:271  %result_65 = fadd float %result_64, %tmp_28_65

]]></node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="1681" st_id="347" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:271  %result_65 = fadd float %result_64, %tmp_28_65

]]></node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="1682" st_id="348" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:271  %result_65 = fadd float %result_64, %tmp_28_65

]]></node>
<StgValue><ssdm name="result_65"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="1683" st_id="349" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:275  %result_66 = fadd float %result_65, %tmp_28_66

]]></node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="1684" st_id="350" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:275  %result_66 = fadd float %result_65, %tmp_28_66

]]></node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="1685" st_id="351" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:275  %result_66 = fadd float %result_65, %tmp_28_66

]]></node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="1686" st_id="352" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:275  %result_66 = fadd float %result_65, %tmp_28_66

]]></node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="1687" st_id="353" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:275  %result_66 = fadd float %result_65, %tmp_28_66

]]></node>
<StgValue><ssdm name="result_66"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="1688" st_id="354" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:279  %result_67 = fadd float %result_66, %tmp_28_67

]]></node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="1689" st_id="355" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:279  %result_67 = fadd float %result_66, %tmp_28_67

]]></node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="1690" st_id="356" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:279  %result_67 = fadd float %result_66, %tmp_28_67

]]></node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="1691" st_id="357" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:279  %result_67 = fadd float %result_66, %tmp_28_67

]]></node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="1692" st_id="358" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:279  %result_67 = fadd float %result_66, %tmp_28_67

]]></node>
<StgValue><ssdm name="result_67"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="1693" st_id="359" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:283  %result_68 = fadd float %result_67, %tmp_28_68

]]></node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="1694" st_id="360" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:283  %result_68 = fadd float %result_67, %tmp_28_68

]]></node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="1695" st_id="361" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:283  %result_68 = fadd float %result_67, %tmp_28_68

]]></node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="1696" st_id="362" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:283  %result_68 = fadd float %result_67, %tmp_28_68

]]></node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="1697" st_id="363" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:283  %result_68 = fadd float %result_67, %tmp_28_68

]]></node>
<StgValue><ssdm name="result_68"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="1698" st_id="364" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:287  %result_69 = fadd float %result_68, %tmp_28_69

]]></node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="1699" st_id="365" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:287  %result_69 = fadd float %result_68, %tmp_28_69

]]></node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="1700" st_id="366" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:287  %result_69 = fadd float %result_68, %tmp_28_69

]]></node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="1701" st_id="367" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:287  %result_69 = fadd float %result_68, %tmp_28_69

]]></node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="1702" st_id="368" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:287  %result_69 = fadd float %result_68, %tmp_28_69

]]></node>
<StgValue><ssdm name="result_69"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="1703" st_id="369" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:291  %result_70 = fadd float %result_69, %tmp_28_70

]]></node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="1704" st_id="370" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:291  %result_70 = fadd float %result_69, %tmp_28_70

]]></node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="1705" st_id="371" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:291  %result_70 = fadd float %result_69, %tmp_28_70

]]></node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="1706" st_id="372" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:291  %result_70 = fadd float %result_69, %tmp_28_70

]]></node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="1707" st_id="373" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:291  %result_70 = fadd float %result_69, %tmp_28_70

]]></node>
<StgValue><ssdm name="result_70"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="1708" st_id="374" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %result_71 = fadd float %result_70, %tmp_28_71

]]></node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="1709" st_id="375" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %result_71 = fadd float %result_70, %tmp_28_71

]]></node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="1710" st_id="376" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %result_71 = fadd float %result_70, %tmp_28_71

]]></node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="1711" st_id="377" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %result_71 = fadd float %result_70, %tmp_28_71

]]></node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="1712" st_id="378" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:295  %result_71 = fadd float %result_70, %tmp_28_71

]]></node>
<StgValue><ssdm name="result_71"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="1713" st_id="379" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:299  %result_72 = fadd float %result_71, %tmp_28_72

]]></node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="1714" st_id="380" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:299  %result_72 = fadd float %result_71, %tmp_28_72

]]></node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="1715" st_id="381" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:299  %result_72 = fadd float %result_71, %tmp_28_72

]]></node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="1716" st_id="382" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:299  %result_72 = fadd float %result_71, %tmp_28_72

]]></node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="1717" st_id="383" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:299  %result_72 = fadd float %result_71, %tmp_28_72

]]></node>
<StgValue><ssdm name="result_72"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="1718" st_id="384" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %result_73 = fadd float %result_72, %tmp_28_73

]]></node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="1719" st_id="385" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %result_73 = fadd float %result_72, %tmp_28_73

]]></node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="1720" st_id="386" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %result_73 = fadd float %result_72, %tmp_28_73

]]></node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="1721" st_id="387" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %result_73 = fadd float %result_72, %tmp_28_73

]]></node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="1722" st_id="388" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:303  %result_73 = fadd float %result_72, %tmp_28_73

]]></node>
<StgValue><ssdm name="result_73"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="1723" st_id="389" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %result_74 = fadd float %result_73, %tmp_28_74

]]></node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="1724" st_id="390" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %result_74 = fadd float %result_73, %tmp_28_74

]]></node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="1725" st_id="391" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %result_74 = fadd float %result_73, %tmp_28_74

]]></node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="1726" st_id="392" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %result_74 = fadd float %result_73, %tmp_28_74

]]></node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="1727" st_id="393" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:307  %result_74 = fadd float %result_73, %tmp_28_74

]]></node>
<StgValue><ssdm name="result_74"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="1728" st_id="394" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:311  %result_75 = fadd float %result_74, %tmp_28_75

]]></node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="1729" st_id="395" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:311  %result_75 = fadd float %result_74, %tmp_28_75

]]></node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="1730" st_id="396" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:311  %result_75 = fadd float %result_74, %tmp_28_75

]]></node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="1731" st_id="397" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:311  %result_75 = fadd float %result_74, %tmp_28_75

]]></node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="1732" st_id="398" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:311  %result_75 = fadd float %result_74, %tmp_28_75

]]></node>
<StgValue><ssdm name="result_75"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="1733" st_id="399" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %result_76 = fadd float %result_75, %tmp_28_76

]]></node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="1734" st_id="400" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %result_76 = fadd float %result_75, %tmp_28_76

]]></node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="1735" st_id="401" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %result_76 = fadd float %result_75, %tmp_28_76

]]></node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="1736" st_id="402" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %result_76 = fadd float %result_75, %tmp_28_76

]]></node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="1737" st_id="403" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:315  %result_76 = fadd float %result_75, %tmp_28_76

]]></node>
<StgValue><ssdm name="result_76"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="1738" st_id="404" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %result_77 = fadd float %result_76, %tmp_28_77

]]></node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="1739" st_id="405" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %result_77 = fadd float %result_76, %tmp_28_77

]]></node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="1740" st_id="406" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %result_77 = fadd float %result_76, %tmp_28_77

]]></node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="1741" st_id="407" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %result_77 = fadd float %result_76, %tmp_28_77

]]></node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="1742" st_id="408" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:319  %result_77 = fadd float %result_76, %tmp_28_77

]]></node>
<StgValue><ssdm name="result_77"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="1743" st_id="409" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:323  %result_78 = fadd float %result_77, %tmp_28_78

]]></node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="1744" st_id="410" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:323  %result_78 = fadd float %result_77, %tmp_28_78

]]></node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="1745" st_id="411" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:323  %result_78 = fadd float %result_77, %tmp_28_78

]]></node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="1746" st_id="412" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:323  %result_78 = fadd float %result_77, %tmp_28_78

]]></node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="1747" st_id="413" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:323  %result_78 = fadd float %result_77, %tmp_28_78

]]></node>
<StgValue><ssdm name="result_78"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">
</state>

<state id="415" st_id="415">

<operation id="1748" st_id="415" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %result_79 = fadd float %result_78, %tmp_28_79

]]></node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="1749" st_id="416" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %result_79 = fadd float %result_78, %tmp_28_79

]]></node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="1750" st_id="417" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %result_79 = fadd float %result_78, %tmp_28_79

]]></node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="1751" st_id="418" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %result_79 = fadd float %result_78, %tmp_28_79

]]></node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="1752" st_id="419" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:327  %result_79 = fadd float %result_78, %tmp_28_79

]]></node>
<StgValue><ssdm name="result_79"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="1753" st_id="420" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %result_80 = fadd float %result_79, %tmp_28_80

]]></node>
<StgValue><ssdm name="result_80"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="1754" st_id="421" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %result_80 = fadd float %result_79, %tmp_28_80

]]></node>
<StgValue><ssdm name="result_80"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="1755" st_id="422" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %result_80 = fadd float %result_79, %tmp_28_80

]]></node>
<StgValue><ssdm name="result_80"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="1756" st_id="423" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %result_80 = fadd float %result_79, %tmp_28_80

]]></node>
<StgValue><ssdm name="result_80"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="1757" st_id="424" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:331  %result_80 = fadd float %result_79, %tmp_28_80

]]></node>
<StgValue><ssdm name="result_80"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="1758" st_id="425" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:335  %result_81 = fadd float %result_80, %tmp_28_81

]]></node>
<StgValue><ssdm name="result_81"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="1759" st_id="426" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:335  %result_81 = fadd float %result_80, %tmp_28_81

]]></node>
<StgValue><ssdm name="result_81"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="1760" st_id="427" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:335  %result_81 = fadd float %result_80, %tmp_28_81

]]></node>
<StgValue><ssdm name="result_81"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="1761" st_id="428" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:335  %result_81 = fadd float %result_80, %tmp_28_81

]]></node>
<StgValue><ssdm name="result_81"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="1762" st_id="429" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:335  %result_81 = fadd float %result_80, %tmp_28_81

]]></node>
<StgValue><ssdm name="result_81"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="1763" st_id="430" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %result_82 = fadd float %result_81, %tmp_28_82

]]></node>
<StgValue><ssdm name="result_82"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="1764" st_id="431" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %result_82 = fadd float %result_81, %tmp_28_82

]]></node>
<StgValue><ssdm name="result_82"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="1765" st_id="432" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %result_82 = fadd float %result_81, %tmp_28_82

]]></node>
<StgValue><ssdm name="result_82"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="1766" st_id="433" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %result_82 = fadd float %result_81, %tmp_28_82

]]></node>
<StgValue><ssdm name="result_82"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="1767" st_id="434" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:339  %result_82 = fadd float %result_81, %tmp_28_82

]]></node>
<StgValue><ssdm name="result_82"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="1768" st_id="435" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %result_83 = fadd float %result_82, %tmp_28_83

]]></node>
<StgValue><ssdm name="result_83"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="1769" st_id="436" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %result_83 = fadd float %result_82, %tmp_28_83

]]></node>
<StgValue><ssdm name="result_83"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="1770" st_id="437" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %result_83 = fadd float %result_82, %tmp_28_83

]]></node>
<StgValue><ssdm name="result_83"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="1771" st_id="438" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %result_83 = fadd float %result_82, %tmp_28_83

]]></node>
<StgValue><ssdm name="result_83"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="1772" st_id="439" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:343  %result_83 = fadd float %result_82, %tmp_28_83

]]></node>
<StgValue><ssdm name="result_83"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="1773" st_id="440" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %result_84 = fadd float %result_83, %tmp_28_84

]]></node>
<StgValue><ssdm name="result_84"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="1774" st_id="441" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %result_84 = fadd float %result_83, %tmp_28_84

]]></node>
<StgValue><ssdm name="result_84"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="1775" st_id="442" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %result_84 = fadd float %result_83, %tmp_28_84

]]></node>
<StgValue><ssdm name="result_84"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="1776" st_id="443" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %result_84 = fadd float %result_83, %tmp_28_84

]]></node>
<StgValue><ssdm name="result_84"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="1777" st_id="444" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:347  %result_84 = fadd float %result_83, %tmp_28_84

]]></node>
<StgValue><ssdm name="result_84"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="1778" st_id="445" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %result_85 = fadd float %result_84, %tmp_28_85

]]></node>
<StgValue><ssdm name="result_85"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="1779" st_id="446" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %result_85 = fadd float %result_84, %tmp_28_85

]]></node>
<StgValue><ssdm name="result_85"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="1780" st_id="447" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %result_85 = fadd float %result_84, %tmp_28_85

]]></node>
<StgValue><ssdm name="result_85"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="1781" st_id="448" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %result_85 = fadd float %result_84, %tmp_28_85

]]></node>
<StgValue><ssdm name="result_85"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="1782" st_id="449" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:351  %result_85 = fadd float %result_84, %tmp_28_85

]]></node>
<StgValue><ssdm name="result_85"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="1783" st_id="450" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %result_86 = fadd float %result_85, %tmp_28_86

]]></node>
<StgValue><ssdm name="result_86"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="1784" st_id="451" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %result_86 = fadd float %result_85, %tmp_28_86

]]></node>
<StgValue><ssdm name="result_86"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="1785" st_id="452" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %result_86 = fadd float %result_85, %tmp_28_86

]]></node>
<StgValue><ssdm name="result_86"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="1786" st_id="453" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %result_86 = fadd float %result_85, %tmp_28_86

]]></node>
<StgValue><ssdm name="result_86"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="1787" st_id="454" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:355  %result_86 = fadd float %result_85, %tmp_28_86

]]></node>
<StgValue><ssdm name="result_86"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="1788" st_id="455" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:359  %result_87 = fadd float %result_86, %tmp_28_87

]]></node>
<StgValue><ssdm name="result_87"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="1789" st_id="456" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:359  %result_87 = fadd float %result_86, %tmp_28_87

]]></node>
<StgValue><ssdm name="result_87"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="1790" st_id="457" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:359  %result_87 = fadd float %result_86, %tmp_28_87

]]></node>
<StgValue><ssdm name="result_87"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="1791" st_id="458" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:359  %result_87 = fadd float %result_86, %tmp_28_87

]]></node>
<StgValue><ssdm name="result_87"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="1792" st_id="459" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:359  %result_87 = fadd float %result_86, %tmp_28_87

]]></node>
<StgValue><ssdm name="result_87"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="1793" st_id="460" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %result_88 = fadd float %result_87, %tmp_28_88

]]></node>
<StgValue><ssdm name="result_88"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="1794" st_id="461" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %result_88 = fadd float %result_87, %tmp_28_88

]]></node>
<StgValue><ssdm name="result_88"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="1795" st_id="462" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %result_88 = fadd float %result_87, %tmp_28_88

]]></node>
<StgValue><ssdm name="result_88"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="1796" st_id="463" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %result_88 = fadd float %result_87, %tmp_28_88

]]></node>
<StgValue><ssdm name="result_88"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="1797" st_id="464" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:363  %result_88 = fadd float %result_87, %tmp_28_88

]]></node>
<StgValue><ssdm name="result_88"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="1798" st_id="465" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %result_89 = fadd float %result_88, %tmp_28_89

]]></node>
<StgValue><ssdm name="result_89"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="1799" st_id="466" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %result_89 = fadd float %result_88, %tmp_28_89

]]></node>
<StgValue><ssdm name="result_89"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="1800" st_id="467" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %result_89 = fadd float %result_88, %tmp_28_89

]]></node>
<StgValue><ssdm name="result_89"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="1801" st_id="468" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %result_89 = fadd float %result_88, %tmp_28_89

]]></node>
<StgValue><ssdm name="result_89"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="1802" st_id="469" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:367  %result_89 = fadd float %result_88, %tmp_28_89

]]></node>
<StgValue><ssdm name="result_89"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="1803" st_id="470" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:371  %result_90 = fadd float %result_89, %tmp_28_90

]]></node>
<StgValue><ssdm name="result_90"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="1804" st_id="471" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:371  %result_90 = fadd float %result_89, %tmp_28_90

]]></node>
<StgValue><ssdm name="result_90"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="1805" st_id="472" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:371  %result_90 = fadd float %result_89, %tmp_28_90

]]></node>
<StgValue><ssdm name="result_90"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="1806" st_id="473" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:371  %result_90 = fadd float %result_89, %tmp_28_90

]]></node>
<StgValue><ssdm name="result_90"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="1807" st_id="474" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:371  %result_90 = fadd float %result_89, %tmp_28_90

]]></node>
<StgValue><ssdm name="result_90"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="1808" st_id="475" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:375  %result_91 = fadd float %result_90, %tmp_28_91

]]></node>
<StgValue><ssdm name="result_91"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="1809" st_id="476" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:375  %result_91 = fadd float %result_90, %tmp_28_91

]]></node>
<StgValue><ssdm name="result_91"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="1810" st_id="477" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:375  %result_91 = fadd float %result_90, %tmp_28_91

]]></node>
<StgValue><ssdm name="result_91"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="1811" st_id="478" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:375  %result_91 = fadd float %result_90, %tmp_28_91

]]></node>
<StgValue><ssdm name="result_91"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="1812" st_id="479" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:375  %result_91 = fadd float %result_90, %tmp_28_91

]]></node>
<StgValue><ssdm name="result_91"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="1813" st_id="480" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:379  %result_92 = fadd float %result_91, %tmp_28_92

]]></node>
<StgValue><ssdm name="result_92"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="1814" st_id="481" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:379  %result_92 = fadd float %result_91, %tmp_28_92

]]></node>
<StgValue><ssdm name="result_92"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="1815" st_id="482" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:379  %result_92 = fadd float %result_91, %tmp_28_92

]]></node>
<StgValue><ssdm name="result_92"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="1816" st_id="483" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:379  %result_92 = fadd float %result_91, %tmp_28_92

]]></node>
<StgValue><ssdm name="result_92"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="1817" st_id="484" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:379  %result_92 = fadd float %result_91, %tmp_28_92

]]></node>
<StgValue><ssdm name="result_92"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="1818" st_id="485" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:383  %result_93 = fadd float %result_92, %tmp_28_93

]]></node>
<StgValue><ssdm name="result_93"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="1819" st_id="486" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:383  %result_93 = fadd float %result_92, %tmp_28_93

]]></node>
<StgValue><ssdm name="result_93"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="1820" st_id="487" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:383  %result_93 = fadd float %result_92, %tmp_28_93

]]></node>
<StgValue><ssdm name="result_93"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="1821" st_id="488" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:383  %result_93 = fadd float %result_92, %tmp_28_93

]]></node>
<StgValue><ssdm name="result_93"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="1822" st_id="489" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:383  %result_93 = fadd float %result_92, %tmp_28_93

]]></node>
<StgValue><ssdm name="result_93"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="1823" st_id="490" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:387  %result_94 = fadd float %result_93, %tmp_28_94

]]></node>
<StgValue><ssdm name="result_94"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="1824" st_id="491" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:387  %result_94 = fadd float %result_93, %tmp_28_94

]]></node>
<StgValue><ssdm name="result_94"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="1825" st_id="492" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:387  %result_94 = fadd float %result_93, %tmp_28_94

]]></node>
<StgValue><ssdm name="result_94"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="1826" st_id="493" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:387  %result_94 = fadd float %result_93, %tmp_28_94

]]></node>
<StgValue><ssdm name="result_94"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="1827" st_id="494" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:387  %result_94 = fadd float %result_93, %tmp_28_94

]]></node>
<StgValue><ssdm name="result_94"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="1828" st_id="495" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:391  %result_95 = fadd float %result_94, %tmp_28_95

]]></node>
<StgValue><ssdm name="result_95"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="1829" st_id="496" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:391  %result_95 = fadd float %result_94, %tmp_28_95

]]></node>
<StgValue><ssdm name="result_95"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="1830" st_id="497" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:391  %result_95 = fadd float %result_94, %tmp_28_95

]]></node>
<StgValue><ssdm name="result_95"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="1831" st_id="498" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:391  %result_95 = fadd float %result_94, %tmp_28_95

]]></node>
<StgValue><ssdm name="result_95"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="1832" st_id="499" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:391  %result_95 = fadd float %result_94, %tmp_28_95

]]></node>
<StgValue><ssdm name="result_95"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="1833" st_id="500" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:395  %result_96 = fadd float %result_95, %tmp_28_96

]]></node>
<StgValue><ssdm name="result_96"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="1834" st_id="501" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:395  %result_96 = fadd float %result_95, %tmp_28_96

]]></node>
<StgValue><ssdm name="result_96"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="1835" st_id="502" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:395  %result_96 = fadd float %result_95, %tmp_28_96

]]></node>
<StgValue><ssdm name="result_96"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="1836" st_id="503" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:395  %result_96 = fadd float %result_95, %tmp_28_96

]]></node>
<StgValue><ssdm name="result_96"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="1837" st_id="504" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:395  %result_96 = fadd float %result_95, %tmp_28_96

]]></node>
<StgValue><ssdm name="result_96"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="1838" st_id="505" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:399  %result_97 = fadd float %result_96, %tmp_28_97

]]></node>
<StgValue><ssdm name="result_97"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="1839" st_id="506" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:399  %result_97 = fadd float %result_96, %tmp_28_97

]]></node>
<StgValue><ssdm name="result_97"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="1840" st_id="507" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:399  %result_97 = fadd float %result_96, %tmp_28_97

]]></node>
<StgValue><ssdm name="result_97"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="1841" st_id="508" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:399  %result_97 = fadd float %result_96, %tmp_28_97

]]></node>
<StgValue><ssdm name="result_97"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="1842" st_id="509" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:399  %result_97 = fadd float %result_96, %tmp_28_97

]]></node>
<StgValue><ssdm name="result_97"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="1843" st_id="510" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:403  %tmp_3 = fadd float %result_97, %tmp_28_98

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="1844" st_id="511" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:403  %tmp_3 = fadd float %result_97, %tmp_28_98

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="1845" st_id="512" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:403  %tmp_3 = fadd float %result_97, %tmp_28_98

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="1846" st_id="513" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:403  %tmp_3 = fadd float %result_97, %tmp_28_98

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="1847" st_id="514" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.0:403  %tmp_3 = fadd float %result_97, %tmp_28_98

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="1848" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.0:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1849" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1807) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.0:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1851" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.0:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1852" st_id="515" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.0:404  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.0:405  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1854" st_id="515" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:406  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="1855" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1804, i32 %tmp_8)

]]></node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1856" st_id="516" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
