
****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE cl_template 
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.15
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               EXPLORE
# puts "PCI Device ID           $device_id";
PCI Device ID           0xf00f
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x110b
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B1
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C2
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       1
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/rv/aws-design
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 21_10_10-090357
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -string {PIPE_CL_SH_AURORA_STAT} -suppress
# set_msg_config -string {PIPE_CL_SH_HMC_STAT} -suppress
# set_msg_config -string {PIPE_AURORA_CHANNEL_UP} -suppress
# set_msg_config -string {PIPE_HMC_IIC} -suppress
# set_msg_config -string {PIPE_SH_CL_AURORA_STAT} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Designutils 20-1567} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Project 1-498}       -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {Constraints 18-4644} -suppress
# set_msg_config -id {Coretcl 2-64}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Vivado 12-5201}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Synth 8-115}         -suppress
# set_msg_config -id {Synth 8-3936}        -suppress
# set_msg_config -id {Vivado 12-1023}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-619}  -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
AWS FPGA: (09:04:07) EMAIL address for completion notification set to paul@taniwha.com.
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
EXPLORE strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options     ""
## set opt_directive   "Explore"
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options     ""
## set place_directive   "Explore"
## set place_preHookTcl  ""
## set place_postHookTcl ""
## set phys_opt 1
## set phys_options     ""
## set phys_directive   "Explore"
## set phys_preHookTcl  ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  "Explore"
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  "Explore"
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (09:04:07) Calling the encrypt.tcl.
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DIR/design/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/cl_template_defines.vh             $TARGET_DIR
## file copy -force $CL_DIR/design/cl_id_defines.vh                      $TARGET_DIR
## file copy -force $CL_DIR/design/cl_template.sv                     $TARGET_DIR 
## file copy -force $CL_DIR/design/cl_template_defines.vh        $TARGET_DIR 
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## file copy -force ~/rv/alu_ctrl.sv	$TARGET_DIR
## file copy -force ~/rv/alu.sv	$TARGET_DIR
## file copy -force ~/rv/boot0.sv	$TARGET_DIR
## file copy -force ~/rv/boot1.sv	$TARGET_DIR
## file copy -force ~/rv/bpred.sv	$TARGET_DIR
## file copy -force ~/rv/branch.sv	$TARGET_DIR
## file copy -force ~/rv/chip.sv	$TARGET_DIR
## file copy -force ~/rv/xcels.sv	$TARGET_DIR
## file copy -force ~/rv/clic.sv	$TARGET_DIR
## file copy -force ~/rv/commit.sv	$TARGET_DIR
## file copy -force ~/rv/cpu.sv	$TARGET_DIR
## file copy -force ~/rv/csr.sv	$TARGET_DIR
## file copy -force ~/rv/dc1.sv	$TARGET_DIR
## file copy -force ~/rv/decode.sv	$TARGET_DIR
## file copy -force ~/rv/dtbrom.sv	$TARGET_DIR
## file copy -force ~/rv/dtlb.sv	$TARGET_DIR
## file copy -force ~/rv/fetch.sv	$TARGET_DIR
## file copy -force ~/rv/ic1.sv	$TARGET_DIR
## file copy -force ~/rv/ioi.sv	$TARGET_DIR
## file copy -force ~/rv/plic.sv	$TARGET_DIR
## file copy -force ~/rv/itlb.sv	$TARGET_DIR
## file copy -force ~/rv/ls.sv	$TARGET_DIR
## file copy -force ~/rv/mi.sv	$TARGET_DIR
## file copy -force ~/rv/mul.sv	$TARGET_DIR
## file copy -force ~/rv/pc.sv	$TARGET_DIR
## file copy -force ~/rv/pmap.sv	$TARGET_DIR
## file copy -force ~/rv/rename.sv	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_8_32_1.sv	$TARGET_DIR
## file copy -force ~/rv/rvgpio.sv	$TARGET_DIR
## file copy -force ~/rv/rviodtb.sv	$TARGET_DIR
## file copy -force ~/rv/rvsd.sv	$TARGET_DIR
## file copy -force ~/rv/rvtimer.sv	$TARGET_DIR
## file copy -force ~/rv/rvuart.sv	$TARGET_DIR
## file copy -force ~/rv/shift.sv	$TARGET_DIR
## file copy -force ~/rv/tc2.sv	$TARGET_DIR
## file copy -force ~/rv/tlbf.sv	$TARGET_DIR
## file copy -force ~/rv/uart/raminfr.v	$TARGET_DIR
## file copy -force ~/rv/uart/timescale.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_defines.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_receiver.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_regs.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_rfifo.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_sync_flops.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_tfifo.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_top.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_transmitter.v	$TARGET_DIR
## file copy -force ~/rv/uart/uart_wb.v	$TARGET_DIR
## file copy -force ~/rv/synth/mmem.sv	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_core_4_1_32_2_1_1_1_2_1_0.inc	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_core_4_1_32_2_1_1_1_3_2_0.inc	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_hdr_4_1_32_2_1_1_1_2_1_0.inc	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_hdr_4_1_32_2_1_1_1_3_2_0.inc	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_inst_4_1_32_2_1_1_1_2_1_0.inc	$TARGET_DIR
## file copy -force ~/rv/alu_ctrl_inst_4_1_32_2_1_1_1_3_2_0.inc	$TARGET_DIR
## file copy -force ~/rv/mk10_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk10_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk10_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk10_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_16_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_16_3.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_32_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_32_3.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_32.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_4_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_4_3.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_64_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_64_3.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_64.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_8_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_8_3.inc	$TARGET_DIR
## file copy -force ~/rv/mk11_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk12_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk12_32.inc	$TARGET_DIR
## file copy -force ~/rv/mk12_64.inc	$TARGET_DIR
## file copy -force ~/rv/mk13_8_2_1.inc	$TARGET_DIR
## file copy -force ~/rv/mk14_2_1_1.inc	$TARGET_DIR
## file copy -force ~/rv/mk14_2_1.inc	$TARGET_DIR
## file copy -force ~/rv/mk14_3_2_1.inc	$TARGET_DIR
## file copy -force ~/rv/mk14_3_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk15_7_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk16_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk16_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk20_32_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk17_1_2_1.inc	$TARGET_DIR
## file copy -force ~/rv/mk17_1_3_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk17_2_3_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk2_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk2_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk2_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk3_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk3_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk3_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk4_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk4_32.inc	$TARGET_DIR
## file copy -force ~/rv/mk4_64.inc	$TARGET_DIR
## file copy -force ~/rv/mk5_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk5_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk5_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk6_64.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_16_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_16_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_4_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_4_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_8_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk7_8_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk8_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk8_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk8_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk9_16.inc	$TARGET_DIR
## file copy -force ~/rv/mk9_4.inc	$TARGET_DIR
## file copy -force ~/rv/mk9_8.inc	$TARGET_DIR
## file copy -force ~/rv/mk15_9_2.inc	$TARGET_DIR
## file copy -force ~/rv/mk15_8_2.inc	$TARGET_DIR
## file copy -force ~/rv/mkinc16.inc	$TARGET_DIR
## file copy -force ~/rv/mkinc4.inc	$TARGET_DIR
## file copy -force ~/rv/mkinc8.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_4_32_1.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_8_32_1.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_4_32_4.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_8_32_4.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_4_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_13_3_6_2_8_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_12_3_6_2_4_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_12_3_6_2_4.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_12_3_6_2_8_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_12_3_6_2_8.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_15_3_7_2_4_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_15_3_7_2_4.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_15_3_7_2_8_32.inc	$TARGET_DIR
## file copy -force ~/rv/rfile_15_3_7_2_8.inc	$TARGET_DIR
## file copy -force ~/rv/cache_protocol.si	$TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.?v] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc] [glob -nocomplain -- $TARGET_DIR/*.v] [glob -nocomplain -- $TARGET_DIR/*.si]
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (09:04:09) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# } else {
#    open_checkpoint ../checkpoints/CL.post_synth.dcp
#    set synth_dcp CL.post_synth.dcp
# }
AWS FPGA: (09:04:09) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (09:04:09) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
read_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1555.520 ; gain = 0.000 ; free physical = 60660 ; free virtual = 82891
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0

read_ip: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1754.777 ; gain = 156.676 ; free physical = 60451 ; free virtual = 82682
AWS FPGA: Reading AWS constraints
AWS FPGA: (09:04:40) Start design synthesis.
update_compile_order: Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2403.094 ; gain = 648.316 ; free physical = 60443 ; free virtual = 82673
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cl_axi_interconnect.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cl_axi_interconnect_s00_regslice_0
cl_axi_interconnect_xbar_0
cl_axi_interconnect_axi_interconnect_0_0
cl_axi_interconnect_s01_regslice_0
cl_axi_interconnect_m00_regslice_0
cl_axi_interconnect_m03_regslice_0
cl_axi_interconnect_m02_regslice_0
cl_axi_interconnect_m01_regslice_0


Running synth_design for cl_template /home/centos/rv/aws-design/build/scripts [Sun Oct 10 09:06:11 2021]
Command: synth_design -top cl_template -verilog_define AWS_DEBUG -verilog_define XSDB_SLV_DIS -verilog_define PSYNTH -verilog_define VSYNTH -verilog_define VS2 -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19654 
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:26]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:27]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:29]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:31]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:32]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:33]
WARNING: [Synth 8-6901] identifier 'NUM_TRANSFER_PORTS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:35]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:36]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:37]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:38]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:39]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:40]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:41]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:42]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:43]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:44]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:45]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:46]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:47]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:48]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:49]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:54]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:55]
WARNING: [Synth 8-6901] identifier 'NUM_TRANSFER_PORTS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/commit.sv:56]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/decode.sv:30]
WARNING: [Synth 8-6901] identifier 'BDEC' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/decode.sv:30]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/decode.sv:35]
WARNING: [Synth 8-6901] identifier 'NDEC' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/decode.sv:71]
WARNING: [Synth 8-6901] identifier 'NDEC' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/decode.sv:72]
WARNING: [Synth 8-6901] identifier 'CNTRL_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:33]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:34]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:36]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:38]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:38]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:39]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:40]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:44]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:47]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:48]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:48]
WARNING: [Synth 8-6901] identifier 'CNTRL_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:62]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:63]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:65]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:67]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:67]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:68]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:69]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:73]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:76]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:77]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:77]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:105]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:106]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:107]
WARNING: [Synth 8-6901] identifier 'NCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:108]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:115]
WARNING: [Synth 8-6901] identifier 'CNTRL_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:116]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:117]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:122]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:122]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:127]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:127]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:128]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:154]
WARNING: [Synth 8-6901] identifier 'LNHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:154]
WARNING: [Synth 8-6901] identifier 'LNCOMMIT' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:155]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:156]
WARNING: [Synth 8-6901] identifier 'NLDSTQ' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:159]
WARNING: [Synth 8-6901] identifier 'NHART' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:167]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:178]
WARNING: [Synth 8-6901] identifier 'ACACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:178]
WARNING: [Synth 8-6901] identifier 'TRANS_ID_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:181]
WARNING: [Synth 8-6901] identifier 'CACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:184]
WARNING: [Synth 8-6901] identifier 'TRANS_ID_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:185]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:190]
WARNING: [Synth 8-6901] identifier 'ACACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:190]
WARNING: [Synth 8-6901] identifier 'TRANS_ID_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:194]
WARNING: [Synth 8-6901] identifier 'CACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:195]
WARNING: [Synth 8-6901] identifier 'TRANS_ID_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:197]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:200]
WARNING: [Synth 8-6901] identifier 'ACACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:200]
WARNING: [Synth 8-6901] identifier 'CACHE_LINE_SIZE' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:206]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:210]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:214]
WARNING: [Synth 8-6901] identifier 'RV' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:217]
WARNING: [Synth 8-6901] identifier 'VA_SZ' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:224]
WARNING: [Synth 8-6901] identifier 'NUM_PMP' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:230]
WARNING: [Synth 8-6901] identifier 'NUM_PMP' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:231]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:232]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:233]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:234]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:235]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:236]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:237]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:238]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:239]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:240]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:241]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:242]
WARNING: [Synth 8-6901] identifier 'NPHYS' is used before its declaration [/home/centos/rv/aws-design/build/src_post_encryption/ls.sv:243]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:01:55 . Memory (MB): peak = 3080.539 ; gain = 394.527 ; free physical = 59058 ; free virtual = 81289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sh_ddr' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'lib_pipe' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'lib_pipe' (1#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/lib/lib_pipe.sv:27]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46211]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36438]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (6#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36438]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (7#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (8#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32952]
INFO: [Synth 8-6155] done synthesizing module 'sh_ddr' (9#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/sh_ddr/synth/sh_ddr.sv:32]
INFO: [Synth 8-6157] synthesizing module 'cl_debug_bridge' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'bd_a493' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_lut_buffer_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (10#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39089]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_lut_buffer_0' (12#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_1/synth/bd_a493_lut_buffer_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_a493_xsdbm_0' [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (13#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13708]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493_xsdbm_0' (16#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/ip/ip_0/synth/bd_a493_xsdbm_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_a493' (17#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/bd_0/synth/bd_a493.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cl_debug_bridge' (18#1) [/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/cl_debug_bridge/synth/cl_debug_bridge.v:59]
INFO: [Synth 8-6157] synthesizing module 'ila_pc' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/synth/ila_pc.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/synth/ila_pc.v:160]
INFO: [Synth 8-6157] synthesizing module 'ila_pc_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_pc_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_pc_ila_0_0' (25#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_pc_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/synth/ila_pc.v:160]
INFO: [Synth 8-6155] done synthesizing module 'ila_pc' (26#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/synth/ila_pc.v:13]
INFO: [Synth 8-6157] synthesizing module 'smul64' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/smul64/synth/smul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'smul64_mult_gen_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/smul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'smul64_mult_gen_0_0' (34#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/smul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'smul64' (35#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/smul64/synth/smul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'sumul64' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sumul64/synth/sumul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'sumul64_mult_gen_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sumul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sumul64_mult_gen_0_0' (36#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sumul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sumul64' (37#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sumul64/synth/sumul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'mul64' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/mul64/synth/mul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'mul64_mult_gen_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/mul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mul64_mult_gen_0_0' (38#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/mul64_mult_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mul64' (39#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/mul64/synth/mul64.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_csr' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/synth/ila_csr.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_csr_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_csr_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_csr_ila_0_0' (42#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_csr_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/synth/ila_csr.v:136]
INFO: [Synth 8-6155] done synthesizing module 'ila_csr' (43#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/synth/ila_csr.v:13]
INFO: [Synth 8-6157] synthesizing module 'vio_cpu' [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/synth/vio_cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'vio_cpu_vio_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/vio_cpu_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_cpu_vio_0_0' (44#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/vio_cpu_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/synth/vio_cpu.v:36]
INFO: [Synth 8-6155] done synthesizing module 'vio_cpu' (45#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/synth/vio_cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'vio_perf' [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/synth/vio_perf.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/synth/vio_perf.v:36]
INFO: [Synth 8-6157] synthesizing module 'vio_perf_vio_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/vio_perf_vio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_perf_vio_0_0' (46#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/vio_perf_vio_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/synth/vio_perf.v:36]
INFO: [Synth 8-6155] done synthesizing module 'vio_perf' (47#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/synth/vio_perf.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_reg' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/synth/ila_reg.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/synth/ila_reg.v:216]
INFO: [Synth 8-6157] synthesizing module 'ila_reg_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_reg_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_reg_ila_0_0' (49#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_reg_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/synth/ila_reg.v:216]
INFO: [Synth 8-6155] done synthesizing module 'ila_reg' (50#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/synth/ila_reg.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_reg2' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/synth/ila_reg2.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/synth/ila_reg2.v:220]
INFO: [Synth 8-6157] synthesizing module 'ila_reg2_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_reg2_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_reg2_ila_0_0' (51#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_reg2_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/synth/ila_reg2.v:220]
INFO: [Synth 8-6155] done synthesizing module 'ila_reg2' (52#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/synth/ila_reg2.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_sched' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/synth/ila_sched.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_sched_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_sched_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_sched_ila_0_0' (54#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_sched_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/synth/ila_sched.v:96]
INFO: [Synth 8-6155] done synthesizing module 'ila_sched' (55#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/synth/ila_sched.v:13]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (60#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
INFO: [Synth 8-6157] synthesizing module 'ila_tlbf' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/synth/ila_tlbf.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/synth/ila_tlbf.v:172]
INFO: [Synth 8-6157] synthesizing module 'ila_tlbf_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_tlbf_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_tlbf_ila_0_0' (66#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_tlbf_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/synth/ila_tlbf.v:172]
INFO: [Synth 8-6155] done synthesizing module 'ila_tlbf' (67#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/synth/ila_tlbf.v:13]
WARNING: [Synth 8-5856] 3D RAM r_cache_valid_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM r_cache_line_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM r_cache_tag_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM r_cache_busy_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'ila_fetch' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/synth/ila_fetch.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/synth/ila_fetch.v:148]
INFO: [Synth 8-6157] synthesizing module 'ila_fetch_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_fetch_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_fetch_ila_0_0' (69#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_fetch_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/synth/ila_fetch.v:148]
INFO: [Synth 8-6155] done synthesizing module 'ila_fetch' (70#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/synth/ila_fetch.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ldstq' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/synth/ila_ldstq.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/synth/ila_ldstq.v:228]
INFO: [Synth 8-6157] synthesizing module 'ila_ldstq_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ldstq_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ldstq_ila_0_0' (72#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ldstq_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/synth/ila_ldstq.v:228]
INFO: [Synth 8-6155] done synthesizing module 'ila_ldstq' (73#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/synth/ila_ldstq.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_dc' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/synth/ila_dc.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/synth/ila_dc.v:128]
INFO: [Synth 8-6157] synthesizing module 'ila_dc_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_dc_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_dc_ila_0_0' (77#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_dc_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/synth/ila_dc.v:128]
INFO: [Synth 8-6155] done synthesizing module 'ila_dc' (78#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/synth/ila_dc.v:13]
WARNING: [Synth 8-5856] 3D RAM r_moesi_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'ila_ls' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/synth/ila_ls.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ls_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls_ila_0_0' (81#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/synth/ila_ls.v:292]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls' (82#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/synth/ila_ls.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ls2' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/synth/ila_ls2.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ls2_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls2_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls2_ila_0_0' (83#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls2_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/synth/ila_ls2.v:292]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls2' (84#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/synth/ila_ls2.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ls3' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/synth/ila_ls3.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/synth/ila_ls3.v:152]
INFO: [Synth 8-6157] synthesizing module 'ila_ls3_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls3_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls3_ila_0_0' (85#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ls3_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/synth/ila_ls3.v:152]
INFO: [Synth 8-6155] done synthesizing module 'ila_ls3' (86#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/synth/ila_ls3.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_cpu' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/synth/ila_cpu.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_cpu_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_cpu_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_cpu_ila_0_0' (88#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_cpu_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_cpu0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/synth/ila_cpu.v:196]
INFO: [Synth 8-6155] done synthesizing module 'ila_cpu' (89#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/synth/ila_cpu.v:13]
WARNING: [Synth 8-5856] 3D RAM local_reg_read_enable_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6157] synthesizing module 'clockgen_simple' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/synth/clockgen_simple.v:13]
INFO: [Synth 8-6157] synthesizing module 'clockgen_simple_clk_wiz_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/clockgen_simple_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clockgen_simple_clk_wiz_0_0' (91#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/clockgen_simple_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clockgen_simple' (92#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/synth/clockgen_simple.v:13]
INFO: [Synth 8-6157] synthesizing module 'HARD_SYNC' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:27703]
INFO: [Synth 8-6155] done synthesizing module 'HARD_SYNC' (93#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:27703]
INFO: [Synth 8-6157] synthesizing module 'ila_mi' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/synth/ila_mi.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_mi_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_mi_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_mi_ila_0_0' (94#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_mi_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/synth/ila_mi.v:252]
INFO: [Synth 8-6155] done synthesizing module 'ila_mi' (95#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/synth/ila_mi.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_mem' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/synth/ila_mem.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/synth/ila_mem.v:100]
INFO: [Synth 8-6157] synthesizing module 'ila_mem_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_mem_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_mem_ila_0_0' (98#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_mem_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/synth/ila_mem.v:100]
INFO: [Synth 8-6155] done synthesizing module 'ila_mem' (99#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/synth/ila_mem.v:13]
INFO: [Synth 8-6157] synthesizing module 'ila_ioi' [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/synth/ila_ioi.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/synth/ila_ioi.v:76]
INFO: [Synth 8-6157] synthesizing module 'ila_ioi_ila_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ioi_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ioi_ila_0_0' (120#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/ila_ioi_ila_0_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/synth/ila_ioi.v:76]
INFO: [Synth 8-6155] done synthesizing module 'ila_ioi' (121#1) [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/synth/ila_ioi.v:13]
INFO: [Synth 8-6157] synthesizing module 'sd_out_fifo' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/synth/sd_out_fifo.v:13]
INFO: [Synth 8-6157] synthesizing module 'sd_out_fifo_fifo_generator_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sd_out_fifo_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_out_fifo_fifo_generator_0_0' (125#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sd_out_fifo_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_out_fifo' (126#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/synth/sd_out_fifo.v:13]
INFO: [Synth 8-6157] synthesizing module 'sd_in_fifo' [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/synth/sd_in_fifo.v:13]
INFO: [Synth 8-6157] synthesizing module 'sd_in_fifo_fifo_generator_0_0' [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sd_in_fifo_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_in_fifo_fifo_generator_0_0' (127#1) [/home/centos/rv/aws-design/build/scripts/.Xil/Vivado-19085-ip-172-31-38-207.ap-southeast-2.compute.internal/realtime/sd_in_fifo_fifo_generator_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sd_in_fifo' (128#1) [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/synth/sd_in_fifo.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:04:10 . Memory (MB): peak = 4843.285 ; gain = 2157.273 ; free physical = 57954 ; free virtual = 80214
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:04:33 . Memory (MB): peak = 4843.285 ; gain = 2157.273 ; free physical = 58244 ; free virtual = 80504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:04:33 . Memory (MB): peak = 4843.285 ; gain = 2157.273 ; free physical = 58244 ; free virtual = 80504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4843.285 ; gain = 0.000 ; free physical = 57846 ; free virtual = 80106
INFO: [Netlist 29-17] Analyzing 19377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0/vio_perf_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0/vio_perf_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0/vio_cpu_vio_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sumul64/ip/sumul64_mult_gen_0_0/sumul64_mult_gen_0_0/sumul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/sumul/mult_gen_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sumul64/ip/sumul64_mult_gen_0_0/sumul64_mult_gen_0_0/sumul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/sumul/mult_gen_0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/smul64/ip/smul64_mult_gen_0_0/smul64_mult_gen_0_0/smul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/smul/mult_gen_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/smul64/ip/smul64_mult_gen_0_0/smul64_mult_gen_0_0/smul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/smul/mult_gen_0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0/sd_in_fifo_fifo_generator_0_0_in_context.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0/sd_in_fifo_fifo_generator_0_0_in_context.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0/sd_in_fifo_fifo_generator_0_0_in_context.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0/sd_in_fifo_fifo_generator_0_0_in_context.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/mul64/ip/mul64_mult_gen_0_0/mul64_mult_gen_0_0/mul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/umul/mult_gen_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/mul64/ip/mul64_mult_gen_0_0/mul64_mult_gen_0_0/mul64_mult_gen_0_0_in_context.xdc] for cell 'chip/c[0].cpu/multiply[0].m/umul/mult_gen_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_tlbf_ila_0_0/ila_tlbf_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_tlbf_ila_0_0/ila_tlbf_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_sched_ila_0_0/ila_sched_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_sched_ila_0_0/ila_sched_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_reg_ila_0_0/ila_reg_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_reg_ila_0_0/ila_reg_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_reg2_ila_0_0/ila_reg2_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_reg2_ila_0_0/ila_reg2_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_pc_ila_0_0/ila_pc_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_pc_ila_0_0/ila_pc_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_mi_ila_0_0/ila_mi_ila_0_0_in_context.xdc] for cell 'chip/inter_connect/ila_mi/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_mi_ila_0_0/ila_mi_ila_0_0_in_context.xdc] for cell 'chip/inter_connect/ila_mi/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_mem_ila_0_0/ila_mem_ila_0_0_in_context.xdc] for cell 'chip/mem/ila_mem/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_mem_ila_0_0/ila_mem_ila_0_0_in_context.xdc] for cell 'chip/mem/ila_mem/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_ls_ila_0_0/ila_ls_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_ls_ila_0_0/ila_ls_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_ls3_ila_0_0/ila_ls3_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_ls3_ila_0_0/ila_ls3_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_ls2_ila_0_0/ila_ls2_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_ls2_ila_0_0/ila_ls2_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_ioi_ila_0_0/ila_ioi_ila_0_0_in_context.xdc] for cell 'chip/io_switch/ila_ioi/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_ioi_ila_0_0/ila_ioi_ila_0_0_in_context.xdc] for cell 'chip/io_switch/ila_ioi/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_fetch_ila_0_0/ila_fetch_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_fetch_ila_0_0/ila_fetch_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_dc_ila_0_0/ila_dc_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_dc_ila_0_0/ila_dc_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_csr_ila_0_0/ila_csr_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_csr_ila_0_0/ila_csr_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_cpu_ila_0_0/ila_cpu_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_cpu_ila_0_0/ila_cpu_ila_0_0_in_context.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_in_context.xdc] for cell 'chip/clkgen/clk_wiz_0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_in_context.xdc] for cell 'chip/clkgen/clk_wiz_0'
Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_template_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_template_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cl_template_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cl_template_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5720.086 ; gain = 0.000 ; free physical = 56501 ; free virtual = 78761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19377 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM64M => RAM64M (RAMD64E(x4)): 19104 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5720.086 ; gain = 0.000 ; free physical = 56502 ; free virtual = 78762
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:16 ; elapsed = 00:07:25 . Memory (MB): peak = 5720.086 ; gain = 3034.074 ; free physical = 57931 ; free virtual = 80191
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'r_io_state_reg' in module 'ldstq__parameterized6'
INFO: [Synth 8-5544] ROM "c_fetch_br_predict_dec_exp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "needs_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs1_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rs2_fp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "needs_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs1_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rs2_fp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "needs_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs1_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rs2_fp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "needs_rs2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rs1_fp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rs2_fp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_fp" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_io_state_reg' using encoding 'one-hot' in module 'ldstq__parameterized6'
INFO: [Synth 8-6904] The RAM "bpred:/gl[2].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred:/gl[1].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred:/gl[0].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred:/bi[2].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred:/bi[1].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred:/bi[0].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "simple_uart:/r_u_wr_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "simple_uart:/r_u_rd_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:47 ; elapsed = 00:10:08 . Memory (MB): peak = 5720.086 ; gain = 3034.074 ; free physical = 52519 ; free virtual = 74811
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[1].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'SH_DDR/gen_sync_rst[0].SYNC_STAT_RST' (lib_pipe) to 'SH_DDR/gen_sync_rst[2].SYNC_STAT_RST'
INFO: [Synth 8-223] decloning instance 'flop_ccf:/sync_wr_rst' (sync) to 'flop_ccf:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized0:/sync_wr_rst' (sync) to 'flop_ccf__parameterized0:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized1:/sync_wr_rst' (sync) to 'flop_ccf__parameterized1:/sync_rd_rst'
INFO: [Synth 8-223] decloning instance 'flop_ccf__parameterized2:/sync_wr_rst' (sync) to 'flop_ccf__parameterized2:/sync_rd_rst'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |sh_ddr__GC0            |           1|      3748|
|2     |icache_l1__GB0         |           1|     45650|
|3     |icache_l1__GB1         |           1|      7476|
|4     |icache_l1__GB2         |           1|     43426|
|5     |icache_l1__GB3         |           1|     19013|
|6     |tcache_l2__GB0         |           1|     28574|
|7     |tcache_l2__GB1         |           1|     17821|
|8     |tcache_l2__GB2         |           1|     11778|
|9     |tcache_l2__GB3         |           1|     18697|
|10    |tcache_l2__GB4         |           1|     26224|
|11    |tlb_fetcher__GC0       |           1|     31626|
|12    |pmp_checker            |           6|     19437|
|13    |fetch__GCB0            |           1|     32493|
|14    |fetch__GCB1            |           1|      9921|
|15    |dcache_l1__GB0         |           1|     51119|
|16    |dcache_l1__GB1         |           1|     48494|
|17    |dcache_l1__GB2         |           1|     27896|
|18    |muxpart__632_dcache_l1 |           1|     42511|
|19    |dcache_l1__GB4         |           1|     40093|
|20    |dtlb__GB0              |           1|     18431|
|21    |dtlb__GB1              |           1|     27318|
|22    |load_store__GCB0       |           1|     37131|
|23    |load_store__GCB1       |           1|      8398|
|24    |load_store__GCB2       |           1|     21072|
|25    |bpred__GB0             |           1|     29034|
|26    |bpred__GB1             |           1|     18100|
|27    |bpred__GB2             |           1|     10378|
|28    |bpred__GB3             |           1|     11343|
|29    |bpred__GB4             |           1|     21480|
|30    |bpred__GB5             |           1|     36417|
|31    |pc__GC0                |           1|      5681|
|32    |commit_ctrl__GB0       |           1|     52940|
|33    |commit_ctrl__GB1       |           1|     18989|
|34    |commit_ctrl__GB2       |           1|     20316|
|35    |commit_ctrl__GB3       |           1|     28477|
|36    |csr__GB0               |           1|     43373|
|37    |csr__GB1               |           1|     11717|
|38    |csr__GB2               |           1|     17120|
|39    |regfile__GB0           |           1|     59283|
|40    |regfile__GB1           |           1|     19512|
|41    |regfile__GB2           |           1|        69|
|42    |regfile__GB3           |           1|        90|
|43    |regfile__GB4           |           1|       123|
|44    |regfile__GB5           |           1|       132|
|45    |regfile__GB6           |           1|     24390|
|46    |regfile__GB7           |           1|     27136|
|47    |regfile__GB8           |           1|     22336|
|48    |regfile__GB9           |           1|     47138|
|49    |regfile__GB10          |           1|     36595|
|50    |regfile__GB11          |           1|     13888|
|51    |regfile__GB12          |           1|     14776|
|52    |regfile__GB13          |           1|     18566|
|53    |regfile__GB14          |           1|     26829|
|54    |cpu__GCB0              |           1|     39676|
|55    |cpu__GCB1              |           1|     19080|
|56    |cpu__GCB2              |           1|     23590|
|57    |cpu__GCB3              |           1|     27396|
|58    |cpu__GCB4              |           1|     33903|
|59    |cpu__GCB5              |           1|     42086|
|60    |cpu__GCB6              |           1|     55252|
|61    |cpu__GCB7              |           1|      2556|
|62    |cpu__GCB8              |           1|     38466|
|63    |cpu__GCB9              |           1|     29004|
|64    |cpu__GCB10             |           1|     56549|
|65    |cpu__GCB11             |           1|      5427|
|66    |cpu__GCB12             |           1|     31135|
|67    |cpu__GCB13             |           1|     41247|
|68    |cpu__GCB14             |           1|     12010|
|69    |cpu__GCB15             |           1|     13967|
|70    |cpu__GCB16             |           1|     17396|
|71    |chip__GCB0             |           1|     38129|
|72    |chip__GCB1             |           1|     14584|
|73    |cl_template__GC0       |           1|      2110|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 11    
	   2 Input     63 Bit       Adders := 14    
	   2 Input     60 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 383   
	   3 Input      5 Bit       Adders := 6     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 14    
	   3 Input      4 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 224   
	   3 Input      2 Bit       Adders := 14    
	   3 Input      1 Bit       Adders := 24    
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input      9 Bit         XORs := 72    
	   2 Input      4 Bit         XORs := 5     
	   2 Input      2 Bit         XORs := 24    
	   2 Input      1 Bit         XORs := 30    
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 9     
	              512 Bit    Registers := 34    
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 140   
	               63 Bit    Registers := 124   
	               62 Bit    Registers := 4     
	               60 Bit    Registers := 5     
	               57 Bit    Registers := 4     
	               56 Bit    Registers := 16    
	               54 Bit    Registers := 17    
	               50 Bit    Registers := 40    
	               44 Bit    Registers := 67    
	               42 Bit    Registers := 9     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 74    
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 78    
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 9     
	               26 Bit    Registers := 8     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 16    
	               20 Bit    Registers := 32    
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1140  
	               15 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 17    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 69    
	                7 Bit    Registers := 90    
	                6 Bit    Registers := 275   
	                5 Bit    Registers := 361   
	                4 Bit    Registers := 104   
	                3 Bit    Registers := 1134  
	                2 Bit    Registers := 407   
	                1 Bit    Registers := 2692  
+---RAMs : 
	              31K Bit         RAMs := 6     
	               4K Bit         RAMs := 6     
	               1K Bit         RAMs := 6     
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input    512 Bit        Muxes := 39    
	   3 Input    512 Bit        Muxes := 1     
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 175   
	   4 Input     64 Bit        Muxes := 7     
	   9 Input     64 Bit        Muxes := 17    
	  29 Input     64 Bit        Muxes := 2     
	  65 Input     64 Bit        Muxes := 2     
	 123 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 3     
	   5 Input     64 Bit        Muxes := 1     
	  19 Input     64 Bit        Muxes := 16    
	   8 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	 193 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 193   
	  32 Input     63 Bit        Muxes := 1     
	   3 Input     63 Bit        Muxes := 4     
	   4 Input     63 Bit        Muxes := 7     
	   7 Input     63 Bit        Muxes := 2     
	   5 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 8     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 8     
	   5 Input     56 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 22    
	   4 Input     56 Bit        Muxes := 8     
	   3 Input     54 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 40    
	   8 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 65    
	  54 Input     54 Bit        Muxes := 16    
	   6 Input     52 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 37    
	   3 Input     50 Bit        Muxes := 2     
	  10 Input     50 Bit        Muxes := 1     
	   4 Input     45 Bit        Muxes := 4     
	   2 Input     44 Bit        Muxes := 3     
	   4 Input     44 Bit        Muxes := 2     
	   8 Input     44 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 3     
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 14    
	   4 Input     36 Bit        Muxes := 2     
	   3 Input     36 Bit        Muxes := 7     
	   4 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 618   
	   4 Input     32 Bit        Muxes := 264   
	   5 Input     32 Bit        Muxes := 37    
	   8 Input     32 Bit        Muxes := 12    
	   9 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 17    
	  20 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 8     
	   3 Input     29 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 8     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 4     
	   7 Input     20 Bit        Muxes := 8     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 28    
	  17 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 17    
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 13    
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 19    
	  32 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 197   
	   5 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 20    
	  15 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 34    
	   6 Input      8 Bit        Muxes := 5     
	  10 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 12    
	  11 Input      8 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 994   
	   9 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 192   
	   3 Input      6 Bit        Muxes := 42    
	   4 Input      6 Bit        Muxes := 36    
	  14 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 154   
	   5 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 8     
	   4 Input      5 Bit        Muxes := 35    
	  33 Input      5 Bit        Muxes := 159   
	  35 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 35    
	   7 Input      5 Bit        Muxes := 32    
	   9 Input      5 Bit        Muxes := 5     
	  32 Input      5 Bit        Muxes := 10    
	  10 Input      5 Bit        Muxes := 5     
	  22 Input      5 Bit        Muxes := 5     
	  31 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 4     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 114   
	   5 Input      4 Bit        Muxes := 5     
	  27 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 35    
	   9 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 8     
	  22 Input      4 Bit        Muxes := 4     
	  11 Input      4 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 180   
	  10 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1026  
	   9 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 21    
	  16 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 17    
	  65 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  44 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 459   
	   4 Input      2 Bit        Muxes := 17    
	   5 Input      2 Bit        Muxes := 12    
	  65 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 71    
	  10 Input      2 Bit        Muxes := 7     
	   8 Input      2 Bit        Muxes := 20    
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9906  
	  17 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1786  
	   9 Input      1 Bit        Muxes := 122   
	   8 Input      1 Bit        Muxes := 221   
	   6 Input      1 Bit        Muxes := 279   
	   5 Input      1 Bit        Muxes := 1363  
	   3 Input      1 Bit        Muxes := 131   
	   7 Input      1 Bit        Muxes := 158   
	  65 Input      1 Bit        Muxes := 1     
	  35 Input      1 Bit        Muxes := 13    
	  44 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 78    
	  38 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 10    
	  10 Input      1 Bit        Muxes := 44    
	  20 Input      1 Bit        Muxes := 22    
	  14 Input      1 Bit        Muxes := 42    
	  12 Input      1 Bit        Muxes := 10    
	  13 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 33    
	  23 Input      1 Bit        Muxes := 18    
	  19 Input      1 Bit        Muxes := 30    
	  39 Input      1 Bit        Muxes := 4     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 35    
	  32 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cl_template 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sync__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sync__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module lib_pipe__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module lib_pipe 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__2 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module sync__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ccf_ctl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module flop_ccf__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sh_ddr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module icache_l1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 16    
	                4 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
Module tc2_xdata__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     45 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module tc2_xdata__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     45 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module tc2_xdata__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     45 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module tc2_xdata 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     45 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
Module tcache_l2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 16    
	               34 Bit    Registers := 4     
	               26 Bit    Registers := 8     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 16    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1056  
	               15 Bit    Registers := 8     
	                7 Bit    Registers := 36    
	                1 Bit    Registers := 1056  
+---Muxes : 
	   4 Input     34 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1057  
	   2 Input      1 Bit        Muxes := 1312  
	   9 Input      1 Bit        Muxes := 5     
Module tlb_fetcher 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 20    
	               54 Bit    Registers := 1     
	               50 Bit    Registers := 20    
	               44 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 15    
	   3 Input     54 Bit        Muxes := 1     
	   4 Input     54 Bit        Muxes := 2     
	   8 Input     54 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 15    
	   2 Input     44 Bit        Muxes := 2     
	   4 Input     44 Bit        Muxes := 2     
	   8 Input     44 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 5     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 70    
	   8 Input      1 Bit        Muxes := 9     
Module pmp_checker 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     54 Bit        Muxes := 1     
Module itlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 32    
	               36 Bit    Registers := 32    
	               16 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 32    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 32    
Module fetch 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               50 Bit    Registers := 8     
	               36 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 32    
	   6 Input     52 Bit        Muxes := 2     
	   2 Input     50 Bit        Muxes := 9     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	  23 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 56    
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module dc1_xdata__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dc1_xdata 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module dcache_l1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1025  
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	  17 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 17    
	   5 Input      3 Bit        Muxes := 1024  
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1024  
	   3 Input      1 Bit        Muxes := 1     
Module dtlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 32    
	               36 Bit    Registers := 32    
	               16 Bit    Registers := 32    
	                7 Bit    Registers := 32    
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 32    
Module ldstq 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ldstq__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 91    
	   6 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module load_store 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               50 Bit    Registers := 1     
	               36 Bit    Registers := 7     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 58    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 12    
	   9 Input     64 Bit        Muxes := 1     
	  29 Input     64 Bit        Muxes := 2     
	  65 Input     64 Bit        Muxes := 2     
	   5 Input     56 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 19    
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 9     
	   3 Input     36 Bit        Muxes := 7     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 9     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 27    
	   4 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 26    
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 18    
	   4 Input      3 Bit        Muxes := 10    
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  65 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  65 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 25    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 127   
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	  65 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   9 Input      1 Bit        Muxes := 1     
Module bpred 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 198   
+---XORs : 
	   2 Input      9 Bit         XORs := 72    
+---Registers : 
	             1024 Bit    Registers := 9     
	              512 Bit    Registers := 6     
	               63 Bit    Registers := 32    
	               20 Bit    Registers := 32    
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 65    
	                2 Bit    Registers := 192   
	                1 Bit    Registers := 99    
+---RAMs : 
	              31K Bit         RAMs := 6     
	               4K Bit         RAMs := 6     
	               1K Bit         RAMs := 6     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 3     
	   2 Input    512 Bit        Muxes := 6     
	   2 Input     63 Bit        Muxes := 98    
	  32 Input     63 Bit        Muxes := 1     
	   3 Input     63 Bit        Muxes := 1     
	   4 Input     63 Bit        Muxes := 3     
	  32 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	  33 Input      5 Bit        Muxes := 128   
	  35 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 309   
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 38    
	   3 Input      1 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 493   
	  35 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 9     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     60 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 34    
	   3 Input     63 Bit        Muxes := 2     
	   4 Input     63 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 29    
	  44 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 114   
	   4 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 1     
	  44 Input      1 Bit        Muxes := 2     
Module rot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module commit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 13    
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 497   
	   5 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 64    
	   8 Input     32 Bit        Muxes := 4     
	   9 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 8     
	  10 Input     32 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 28    
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 16    
	   5 Input      8 Bit        Muxes := 8     
	  10 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 6     
	   7 Input      5 Bit        Muxes := 5     
	   6 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
Module csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     63 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 10    
	               63 Bit    Registers := 6     
	               62 Bit    Registers := 4     
	               57 Bit    Registers := 4     
	               54 Bit    Registers := 16    
	               44 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 149   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 64    
	   4 Input     64 Bit        Muxes := 1     
	 123 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   7 Input     63 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 17    
	   5 Input     63 Bit        Muxes := 2     
	   4 Input     63 Bit        Muxes := 1     
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 8     
	   2 Input     57 Bit        Muxes := 8     
	   4 Input     54 Bit        Muxes := 32    
	  54 Input     54 Bit        Muxes := 16    
	   2 Input     54 Bit        Muxes := 32    
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 40    
	   2 Input      6 Bit        Muxes := 3     
	   9 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 56    
	   2 Input      2 Bit        Muxes := 86    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 450   
	   7 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 9     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 87    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input     64 Bit        Muxes := 16    
	  19 Input     64 Bit        Muxes := 16    
Module commit__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module rename__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module rename__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rename__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module commit__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module rename__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rename__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rename__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rename 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rename__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               63 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module commit__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module commit__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 25    
	   5 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 175   
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
Module branch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               63 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decode__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	  10 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 6     
	  10 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  22 Input      1 Bit        Muxes := 19    
	  38 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 51    
	   7 Input      1 Bit        Muxes := 26    
	  18 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 7     
	  35 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
Module decode__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	  10 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 6     
	  10 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  22 Input      1 Bit        Muxes := 19    
	  38 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 51    
	   7 Input      1 Bit        Muxes := 26    
	  18 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 7     
	  35 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
Module decode__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	  10 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 6     
	  10 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  22 Input      1 Bit        Muxes := 19    
	  38 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 51    
	   7 Input      1 Bit        Muxes := 26    
	  18 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 7     
	  35 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     63 Bit       Adders := 2     
+---Registers : 
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	  10 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  14 Input      6 Bit        Muxes := 1     
	   9 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 18    
	   7 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 6     
	  10 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	  22 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 2     
	  29 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	  22 Input      1 Bit        Muxes := 19    
	  38 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 51    
	   7 Input      1 Bit        Muxes := 26    
	  18 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 31    
	  10 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 4     
	  20 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 9     
	  19 Input      1 Bit        Muxes := 7     
	  35 Input      1 Bit        Muxes := 3     
	  39 Input      1 Bit        Muxes := 1     
	  29 Input      1 Bit        Muxes := 1     
Module decode_partial 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module decode_trap 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module rot__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module rot__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
Module alu_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      3 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 2     
	  31 Input      5 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 31    
	  33 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 3     
	  31 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 2     
	  28 Input      1 Bit        Muxes := 2     
	  27 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 2     
	  24 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module scoreboard__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module rename_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module scoreboard 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module alu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module scoreboard__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module scoreboard__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 1     
Module mul 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 10    
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   7 Input     63 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module shift 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	 193 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 24    
	   3 Input      6 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 66    
	   7 Input      1 Bit        Muxes := 3     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module rv_io_uart 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rv_io_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 2     
Module rv_io_dtb 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rv_io_sd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   7 Input     40 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   7 Input      1 Bit        Muxes := 6     
Module gpio_pad__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gpio_pad 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rv_io_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	  10 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module plic_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module plic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clic 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 31    
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     56 Bit        Muxes := 3     
	  20 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 39    
	   2 Input      1 Bit        Muxes := 45    
Module ioi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module synchoniser__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mem_interface 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               50 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module mem_interconnect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	              512 Bit    Registers := 4     
	               56 Bit    Registers := 8     
	               50 Bit    Registers := 5     
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 7     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   3 Input    512 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 8     
	   2 Input     50 Bit        Muxes := 9     
	   3 Input     50 Bit        Muxes := 2     
	  10 Input     50 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 24    
	   9 Input      8 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	  10 Input      2 Bit        Muxes := 3     
	  11 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 127   
	   3 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module chip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module xsdbm_v3_0_0_xsdbm_id 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module simple_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
Module synchoniser__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchoniser 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module simple_sd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module moonbasedevs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "cl_template/mbd/uart/r_u_wr_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_template/mbd/uart/r_u_rd_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_template/mbd/uart/r_u_wr_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "cl_template/mbd/uart/r_u_rd_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[2].CCF_DDR_STAT_ACK/ram_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH_DDRi_1/\gen_ddr_tst[1].CCF_DDR_STAT_ACK/ram_reg[0][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "bpred__GB4/bi[0].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred__GB4/bi[1].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred__GB4/bi[2].r_bimodal_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred__GB4/gl[0].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred__GB4/gl[1].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "bpred__GB4/gl[2].r_global_dec_reg" of size (depth=512 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5544] ROM "uart/regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uart/regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:47 ; elapsed = 00:17:12 . Memory (MB): peak = 5720.086 ; gain = 3034.074 ; free physical = 51645 ; free virtual = 74327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name    | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                  | 
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+
|bpred__GB4     | bi[0].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[0].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[1].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[1].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[2].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[0].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[2].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[1].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[2].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[0].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[1].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[2].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[2].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | bi[1].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | bi[0].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[2].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[1].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[0].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB5     | callstack[2].r_call_stack_reg               | Implied   | 16 x 63              | RAM32M16 x 5	               | 
|bpred__GB5     | callstack[1].r_call_stack_reg               | Implied   | 32 x 63              | RAM32M16 x 5	               | 
|bpred__GB5     | callstack[0].r_call_stack_reg               | Implied   | 32 x 63              | RAM32M16 x 5	               | 
|io_switch/uart | uart/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M16 x 1	               | 
|io_switch/uart | uart/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M16 x 1	               | 
|cl_template    | mbd/uart/r_u_wr_reg                         | Implied   | 32 x 8               | RAM32M16 x 1	               | 
|cl_template    | mbd/uart/r_u_rd_reg                         | Implied   | 32 x 8               | RAM32M16 x 1	               | 
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |icache_l1__GB0         |           1|     45649|
|2     |icache_l1__GB1         |           1|      7166|
|3     |icache_l1__GB2         |           1|     43425|
|4     |icache_l1__GB3         |           1|     16680|
|5     |tcache_l2__GB0         |           1|     34943|
|6     |tcache_l2__GB1         |           1|     17667|
|7     |tcache_l2__GB2         |           1|     11518|
|8     |tcache_l2__GB3         |           1|     15766|
|9     |tcache_l2__GB4         |           1|     21813|
|10    |tlb_fetcher__GC0       |           1|     29653|
|11    |pmp_checker            |           6|      6843|
|12    |fetch__GCB0            |           1|     35642|
|13    |fetch__GCB1            |           1|      3480|
|14    |dcache_l1__GB0         |           1|     54474|
|15    |dcache_l1__GB1         |           1|     51373|
|16    |dcache_l1__GB2         |           1|     25290|
|17    |muxpart__632_dcache_l1 |           1|     42510|
|18    |dcache_l1__GB4         |           1|     37210|
|19    |dtlb__GB0              |           1|     23519|
|20    |dtlb__GB1              |           1|     27222|
|21    |load_store__GCB0       |           1|     27778|
|22    |load_store__GCB1       |           1|      6293|
|23    |load_store__GCB2       |           1|     10884|
|24    |bpred__GB0             |           1|     17595|
|25    |bpred__GB1             |           1|     14431|
|26    |bpred__GB2             |           1|      4421|
|27    |bpred__GB3             |           1|     10831|
|28    |bpred__GB4             |           1|     27494|
|29    |bpred__GB5             |           1|     15291|
|30    |pc__GC0                |           1|      4423|
|31    |commit_ctrl__GB0       |           1|      9110|
|32    |commit_ctrl__GB1       |           1|      4745|
|33    |commit_ctrl__GB2       |           1|       716|
|34    |commit_ctrl__GB3       |           1|      1334|
|35    |csr__GB0               |           1|     25821|
|36    |csr__GB1               |           1|      6498|
|37    |csr__GB2               |           1|      5451|
|38    |regfile__GB0           |           1|     53229|
|39    |regfile__GB1           |           1|      9573|
|40    |regfile__GB2           |           1|        69|
|41    |regfile__GB3           |           1|        90|
|42    |regfile__GB4           |           1|       123|
|43    |regfile__GB5           |           1|       132|
|44    |regfile__GB6           |           1|     24370|
|45    |regfile__GB7           |           1|     27136|
|46    |regfile__GB8           |           1|     22336|
|47    |regfile__GB9           |           1|     45062|
|48    |regfile__GB10          |           1|     36523|
|49    |regfile__GB11          |           1|     13888|
|50    |regfile__GB12          |           1|      7154|
|51    |regfile__GB13          |           1|     18566|
|52    |regfile__GB14          |           1|     26807|
|53    |cpu__GCB0              |           1|     37061|
|54    |cpu__GCB1              |           1|     17168|
|55    |cpu__GCB2              |           1|     22718|
|56    |cpu__GCB3              |           1|     27274|
|57    |cpu__GCB4              |           1|     31890|
|58    |cpu__GCB5              |           1|     40940|
|59    |cpu__GCB6              |           1|     54865|
|60    |cpu__GCB7              |           1|      1840|
|61    |cpu__GCB8              |           1|     29997|
|62    |cpu__GCB9              |           1|     14267|
|63    |cpu__GCB10             |           1|     15790|
|64    |cpu__GCB11             |           1|      5009|
|65    |cpu__GCB12             |           1|     29570|
|66    |cpu__GCB13             |           1|     14827|
|67    |cpu__GCB14             |           1|      7148|
|68    |cpu__GCB15             |           1|      8258|
|69    |cpu__GCB16             |           1|      8866|
|70    |chip__GCB0             |           1|     13650|
|71    |chip__GCB1             |           1|     13470|
|72    |cl_template__GC0       |           1|      1438|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_main_a0'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:23 ; elapsed = 00:18:03 . Memory (MB): peak = 5720.086 ; gain = 3034.074 ; free physical = 50986 ; free virtual = 74056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:20:32 ; elapsed = 00:24:21 . Memory (MB): peak = 5720.086 ; gain = 3034.074 ; free physical = 50103 ; free virtual = 73380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name    | RTL Object                                  | Inference | Size (Depth x Width) | Primitives                  | 
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+
|bpred__GB4     | bi[0].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[0].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[1].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[1].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[2].r_bimodal_tag_reg                     | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[0].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | bi[2].r_bimodal_dec_reg                     | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[1].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[2].r_global_tag_reg                      | Implied   | 512 x 8              | RAM64X1D x 16	RAM64M8 x 16	 | 
|bpred__GB4     | gl[0].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[1].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | gl[2].r_global_dec_reg                      | Implied   | 512 x 3              | RAM64M8 x 16	               | 
|bpred__GB4     | bi[2].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | bi[1].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | bi[0].r_bimodal_dest_reg                    | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[2].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[1].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB4     | gl[0].r_global_dest_reg                     | Implied   | 512 x 63             | RAM64M8 x 72	               | 
|bpred__GB5     | callstack[2].r_call_stack_reg               | Implied   | 16 x 63              | RAM32M16 x 5	               | 
|bpred__GB5     | callstack[1].r_call_stack_reg               | Implied   | 32 x 63              | RAM32M16 x 5	               | 
|bpred__GB5     | callstack[0].r_call_stack_reg               | Implied   | 32 x 63              | RAM32M16 x 5	               | 
|io_switch/uart | uart/regs/transmitter/fifo_tx/tfifo/ram_reg | Implied   | 16 x 8               | RAM32M16 x 1	               | 
|io_switch/uart | uart/regs/receiver/fifo_rx/rfifo/ram_reg    | Implied   | 16 x 8               | RAM32M16 x 1	               | 
|cl_template    | mbd/uart/r_u_wr_reg                         | Implied   | 32 x 8               | RAM32M16 x 1	               | 
|cl_template    | mbd/uart/r_u_rd_reg                         | Implied   | 32 x 8               | RAM32M16 x 1	               | 
+---------------+---------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |icache_l1__GB0         |           1|     45649|
|2     |icache_l1__GB1         |           1|      7166|
|3     |icache_l1__GB3         |           1|     14412|
|4     |tcache_l2__GB0         |           1|     34943|
|5     |tcache_l2__GB1         |           1|     17667|
|6     |tcache_l2__GB2         |           1|     11518|
|7     |tcache_l2__GB3         |           1|     15766|
|8     |tcache_l2__GB4         |           1|     21813|
|9     |tlb_fetcher__GC0       |           1|     29647|
|10    |pmp_checker            |           1|      6752|
|11    |fetch__GCB0            |           1|     24471|
|12    |fetch__GCB1            |           1|      3480|
|13    |dcache_l1__GB1         |           1|     51373|
|14    |muxpart__632_dcache_l1 |           1|     42510|
|15    |load_store__GCB2       |           1|     10884|
|16    |bpred__GB0             |           1|     16821|
|17    |bpred__GB1             |           1|     13415|
|18    |bpred__GB2             |           1|      3913|
|19    |bpred__GB3             |           1|     10323|
|20    |bpred__GB4             |           1|     27494|
|21    |bpred__GB5             |           1|     15165|
|22    |pc__GC0                |           1|      4423|
|23    |commit_ctrl__GB0       |           1|      9109|
|24    |commit_ctrl__GB1       |           1|      4742|
|25    |commit_ctrl__GB2       |           1|       716|
|26    |commit_ctrl__GB3       |           1|      1334|
|27    |csr__GB0               |           1|     25636|
|28    |csr__GB1               |           1|      6200|
|29    |csr__GB2               |           1|      5451|
|30    |regfile__GB1           |           1|      9565|
|31    |regfile__GB2           |           1|        69|
|32    |regfile__GB3           |           1|        90|
|33    |regfile__GB4           |           1|       123|
|34    |regfile__GB5           |           1|       132|
|35    |regfile__GB6           |           1|     24330|
|36    |regfile__GB7           |           1|     25152|
|37    |regfile__GB8           |           1|     22336|
|38    |regfile__GB9           |           1|     45002|
|39    |regfile__GB10          |           1|     36523|
|40    |regfile__GB11          |           1|     13888|
|41    |regfile__GB12          |           1|      7154|
|42    |regfile__GB13          |           1|     16582|
|43    |regfile__GB14          |           1|     26807|
|44    |cpu__GCB0              |           1|     36015|
|45    |cpu__GCB1              |           1|     16335|
|46    |cpu__GCB2              |           1|     22464|
|47    |cpu__GCB3              |           1|     26865|
|48    |cpu__GCB4              |           1|     30185|
|49    |cpu__GCB5              |           1|     40764|
|50    |cpu__GCB6              |           1|     54276|
|51    |cpu__GCB7              |           1|      1837|
|52    |cpu__GCB8              |           1|     18696|
|53    |cpu__GCB9              |           1|     11468|
|54    |cpu__GCB11             |           1|      2064|
|55    |cpu__GCB12             |           1|     27948|
|56    |cpu__GCB13             |           1|     14827|
|57    |cpu__GCB14             |           1|      6952|
|58    |cpu__GCB15             |           1|      8258|
|59    |cpu__GCB16             |           1|      8866|
|60    |chip__GCB0             |           1|     13529|
|61    |chip__GCB1             |           1|     13289|
|62    |cl_template__GC0       |           1|      1438|
|63    |pmp_checker__1         |           1|      6461|
|64    |pmp_checker__2         |           2|      6779|
|65    |pmp_checker__3         |           1|      6752|
|66    |cl_template_GT0        |           1|     42973|
|67    |cl_template_GT1        |           1|     20678|
|68    |cl_template_GT2        |           1|      1284|
|69    |cl_template_GT3        |           1|     79360|
|70    |cl_template_GT4        |           1|      6680|
|71    |cl_template_GT0__1     |           1|     46819|
|72    |cl_template_GT1__1     |           1|     52279|
|73    |cl_template_GT2__1     |           1|     13036|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_main_a0'
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[63] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[63]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[62] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[62]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[61] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[61]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[60] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[60]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[59] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[59]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[58] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[58]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[57] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[57]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[56] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[56]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[55] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[55]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[54] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[54]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[53] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[53]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[52] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[52]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[51] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[51]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[50] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[50]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[49] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[49]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[48] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[48]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[47] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[47]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[46] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[46]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[45] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[45]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[44] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[44]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[43] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[43]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[42] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[42]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[41] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[41]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[40] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[40]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[39] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[39]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[38] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[38]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[37] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[37]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[36] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[36]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[35] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[35]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[34] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[34]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[33] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[33]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[32] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[32]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[31] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[31]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[30] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[30]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[29] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[29]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[28] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[28]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[27] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[27]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[26] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[26]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[25] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[25]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[24] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[24]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[23] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[23]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[22] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[22]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[21] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[21]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[20] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[20]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[19] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[19]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[18] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[18]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[17] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[17]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[16] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[16]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[15] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[15]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[14] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[14]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[13] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[13]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[12] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[12]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[11] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[11]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[10] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[10]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[9] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[9]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[8] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[8]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[7] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[7]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[6] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[6]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[5] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[5]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[4] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[4]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[3] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[3]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[2] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[2]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
INFO: [Synth 8-4765] Removing register instance (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[1] ) from module (csr__GB0_tempName) as it is equivalent to (\chip/c[0].cpu/loc[0].csr_trap/r_next_pc_reg[1]__0 ) and driving same net [/home/centos/rv/aws-design/build/src_post_encryption/csr.sv:288]
WARNING: [Synth 8-565] redefining clock 'clk_main_a0'
WARNING: [Synth 8-565] redefining clock 'clk_main_a0'
WARNING: [Synth 8-565] redefining clock 'clk_main_a0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:07 ; elapsed = 00:30:42 . Memory (MB): peak = 5785.980 ; gain = 3099.969 ; free physical = 47122 ; free virtual = 70222
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |icache_l1__GB0         |           1|      6459|
|2     |icache_l1__GB1         |           1|      6774|
|3     |icache_l1__GB3         |           1|      4470|
|4     |tcache_l2__GB0         |           1|     13635|
|5     |tcache_l2__GB1         |           1|      8514|
|6     |tcache_l2__GB2         |           1|      5597|
|7     |tcache_l2__GB3         |           1|      7015|
|8     |tcache_l2__GB4         |           1|      7518|
|9     |tlb_fetcher__GC0       |           1|     17981|
|10    |pmp_checker            |           1|      3765|
|11    |fetch__GCB0            |           1|      6381|
|12    |fetch__GCB1            |           1|      1441|
|13    |dcache_l1__GB1         |           1|      9946|
|14    |muxpart__632_dcache_l1 |           1|      4102|
|15    |load_store__GCB2       |           1|      3467|
|16    |bpred__GB0             |           1|     11268|
|17    |bpred__GB1             |           1|      7614|
|18    |bpred__GB2             |           1|      1790|
|19    |bpred__GB3             |           1|      5254|
|20    |bpred__GB4             |           1|     13095|
|21    |bpred__GB5             |           1|      6223|
|22    |pc__GC0                |           1|      1639|
|23    |commit_ctrl__GB0       |           1|      3073|
|24    |commit_ctrl__GB1       |           1|      1874|
|25    |commit_ctrl__GB2       |           1|       260|
|26    |commit_ctrl__GB3       |           1|       301|
|27    |csr__GB0               |           1|      9647|
|28    |csr__GB1               |           1|      2954|
|29    |csr__GB2               |           1|      2784|
|30    |regfile__GB1           |           1|      2552|
|31    |regfile__GB2           |           1|        20|
|32    |regfile__GB3           |           1|        20|
|33    |regfile__GB4           |           1|        42|
|34    |regfile__GB5           |           1|        34|
|35    |regfile__GB6           |           1|      2560|
|36    |regfile__GB7           |           1|     11328|
|37    |regfile__GB8           |           1|      9664|
|38    |regfile__GB9           |           1|      8213|
|39    |regfile__GB10          |           1|      5108|
|40    |regfile__GB11          |           1|      5824|
|41    |regfile__GB12          |           1|      2094|
|42    |regfile__GB13          |           1|      7366|
|43    |regfile__GB14          |           1|      2827|
|44    |cpu__GCB0              |           1|     15294|
|45    |cpu__GCB1              |           1|      6933|
|46    |cpu__GCB2              |           1|      7795|
|47    |cpu__GCB3              |           1|      3194|
|48    |cpu__GCB4              |           1|      5493|
|49    |cpu__GCB5              |           1|      5197|
|50    |cpu__GCB6              |           1|      5765|
|51    |cpu__GCB7              |           1|       667|
|52    |cpu__GCB8              |           1|      3783|
|53    |cpu__GCB9              |           1|      3481|
|54    |cpu__GCB11             |           1|       304|
|55    |cpu__GCB12             |           1|      3283|
|56    |cpu__GCB13             |           1|      5984|
|57    |cpu__GCB14             |           1|      2252|
|58    |cpu__GCB15             |           1|      3037|
|59    |cpu__GCB16             |           1|      4134|
|60    |chip__GCB0             |           1|      4666|
|61    |chip__GCB1             |           1|      6036|
|62    |cl_template__GC0       |           1|       848|
|63    |pmp_checker__1         |           1|      3733|
|64    |pmp_checker__2         |           1|      3774|
|65    |pmp_checker__3         |           1|      3765|
|66    |cl_template_GT0        |           1|      4426|
|67    |cl_template_GT1        |           1|     13629|
|68    |cl_template_GT2        |           1|      1284|
|69    |cl_template_GT3        |           1|     28857|
|70    |cl_template_GT4        |           1|      4376|
|71    |cl_template_GT0__1     |           1|      8880|
|72    |cl_template_GT1__1     |           1|     12525|
|73    |cl_template_GT2__1     |           1|      5164|
|74    |pmp_checker__5         |           1|      3774|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:26:25 ; elapsed = 00:32:03 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46985 ; free virtual = 70328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:26:27 ; elapsed = 00:32:05 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46988 ; free virtual = 70331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:56 ; elapsed = 00:33:35 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46818 ; free virtual = 70161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:28:02 ; elapsed = 00:33:41 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46818 ; free virtual = 70161
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:28:42 ; elapsed = 00:34:23 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46802 ; free virtual = 70144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:28:45 ; elapsed = 00:34:25 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46802 ; free virtual = 70144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cl_template | chip/r_reset_reg[2]                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cl_template | chip/c[0].cpu/ls/dc/r_rand_reg[18] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cl_template | chip/c[0].cpu/ls/dc/r_rand_reg[11] | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |clockgen_simple_clk_wiz_0_0    |         1|
|2     |vio_cpu_vio_0_0                |         4|
|3     |ila_cpu_ila_0_0                |         1|
|4     |ila_sched_ila_0_0              |         1|
|5     |ila_fetch_ila_0_0              |         1|
|6     |ila_tlbf_ila_0_0               |         1|
|7     |ila_pc_ila_0_0                 |         1|
|8     |ila_csr_ila_0_0                |         1|
|9     |vio_perf_vio_0_0               |         1|
|10    |ila_ls3_ila_0_0                |         1|
|11    |ila_ls2_ila_0_0                |         1|
|12    |ila_ls_ila_0_0                 |         1|
|13    |ila_dc_ila_0_0                 |         1|
|14    |ila_ldstq_ila_0_0              |         8|
|15    |smul64_mult_gen_0_0            |         1|
|16    |sumul64_mult_gen_0_0           |         1|
|17    |mul64_mult_gen_0_0             |         1|
|18    |ila_reg2_ila_0_0               |         1|
|19    |ila_reg_ila_0_0                |         1|
|20    |ila_mi_ila_0_0                 |         1|
|21    |ila_ioi_ila_0_0                |         1|
|22    |ila_mem_ila_0_0                |         1|
|23    |sd_out_fifo_fifo_generator_0_0 |         1|
|24    |sd_in_fifo_fifo_generator_0_0  |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+-------+
|      |Cell                           |Count  |
+------+-------------------------------+-------+
|1     |clockgen_simple_clk_wiz_0_0    |      1|
|2     |ila_cpu_ila_0_0                |      1|
|3     |ila_csr_ila_0_0                |      1|
|4     |ila_dc_ila_0_0                 |      1|
|5     |ila_fetch_ila_0_0              |      1|
|6     |ila_ioi_ila_0_0                |      1|
|7     |ila_ldstq_ila_0_0              |      1|
|8     |ila_ldstq_ila_0_0__10          |      1|
|9     |ila_ldstq_ila_0_0__11          |      1|
|10    |ila_ldstq_ila_0_0__12          |      1|
|11    |ila_ldstq_ila_0_0__13          |      1|
|12    |ila_ldstq_ila_0_0__14          |      1|
|13    |ila_ldstq_ila_0_0__8           |      1|
|14    |ila_ldstq_ila_0_0__9           |      1|
|15    |ila_ls2_ila_0_0                |      1|
|16    |ila_ls3_ila_0_0                |      1|
|17    |ila_ls_ila_0_0                 |      1|
|18    |ila_mem_ila_0_0                |      1|
|19    |ila_mi_ila_0_0                 |      1|
|20    |ila_pc_ila_0_0                 |      1|
|21    |ila_reg2_ila_0_0               |      1|
|22    |ila_reg_ila_0_0                |      1|
|23    |ila_sched_ila_0_0              |      1|
|24    |ila_tlbf_ila_0_0               |      1|
|25    |mul64_mult_gen_0_0             |      1|
|26    |sd_in_fifo_fifo_generator_0_0  |      1|
|27    |sd_out_fifo_fifo_generator_0_0 |      1|
|28    |smul64_mult_gen_0_0            |      1|
|29    |sumul64_mult_gen_0_0           |      1|
|30    |vio_cpu_vio_0_0                |      1|
|31    |vio_cpu_vio_0_0__4             |      1|
|32    |vio_cpu_vio_0_0__5             |      1|
|33    |vio_cpu_vio_0_0__6             |      1|
|34    |vio_perf_vio_0_0               |      1|
|35    |CARRY8                         |   2568|
|36    |HARD_SYNC                      |      1|
|37    |LUT1                           |    479|
|38    |LUT2                           |   7850|
|39    |LUT3                           |  18134|
|40    |LUT4                           |  37519|
|41    |LUT5                           |  32869|
|42    |LUT6                           | 176053|
|43    |MUXF7                          |  26674|
|44    |MUXF8                          |   4740|
|45    |RAM32M16                       |     19|
|46    |RAM64M                         |  19104|
|47    |RAM64M8                        |    624|
|48    |RAM64X1D                       |     96|
|49    |SRL16E                         |      3|
|50    |FDCE                           |    272|
|51    |FDPE                           |     29|
|52    |FDRE                           |  84069|
|53    |FDSE                           |   4925|
|54    |IBUFDS                         |      3|
|55    |IOBUFDS                        |     54|
|56    |IOBUFE3                        |    216|
|57    |OBUF                           |     84|
+------+-------------------------------+-------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+-------+
|      |Instance                           |Module                       |Cells  |
+------+-----------------------------------+-----------------------------+-------+
|1     |top                                |                             | 417280|
|2     |  CL_DEBUG_BRIDGE                  |cl_debug_bridge              |     57|
|3     |    inst                           |bd_a493                      |     57|
|4     |      lut_buffer                   |bd_a493_lut_buffer_0         |      1|
|5     |        inst                       |lut_buffer_v2_0_0_lut_buffer |      1|
|6     |      xsdbm                        |bd_a493_xsdbm_0              |     56|
|7     |        inst                       |xsdbm_v3_0_0_xsdbm           |     56|
|8     |          \BSCANID.u_xsdbm_id      |xsdbm_v3_0_0_xsdbm_id        |     56|
|9     |  SH_DDR                           |sh_ddr                       |    357|
|10    |  chip                             |chip                         | 416032|
|11    |    clkgen                         |clockgen_simple              |      1|
|12    |    \c[0].cpu                      |cpu                          | 402405|
|13    |      vio_cpu                      |vio_cpu__xdcDup__3           |     92|
|14    |      ila_cpu                      |ila_cpu                      |      1|
|15    |      \alu_ctrl.alu_control        |alu_ctrl                     |      8|
|16    |        ila_sched                  |ila_sched                    |      2|
|17    |      \alu[0].a                    |alu                          |   1684|
|18    |      \alu[1].a                    |alu__parameterized0          |   2480|
|19    |      fetch                        |fetch                        |  84614|
|20    |        ila_fetch                  |ila_fetch                    |      0|
|21    |        ic                         |icache_l1                    |  16898|
|22    |          \genblk2[0].data         |ic1_xdata                    |    804|
|23    |          \genblk2[10].data        |ic1_xdata_63                 |    640|
|24    |          \genblk2[11].data        |ic1_xdata_64                 |   1662|
|25    |          \genblk2[12].data        |ic1_xdata_65                 |    637|
|26    |          \genblk2[13].data        |ic1_xdata_66                 |    637|
|27    |          \genblk2[14].data        |ic1_xdata_67                 |   1180|
|28    |          \genblk2[15].data        |ic1_xdata_68                 |    608|
|29    |          \genblk2[1].data         |ic1_xdata_69                 |    638|
|30    |          \genblk2[2].data         |ic1_xdata_70                 |   2273|
|31    |          \genblk2[3].data         |ic1_xdata_71                 |    636|
|32    |          \genblk2[4].data         |ic1_xdata_72                 |    637|
|33    |          \genblk2[5].data         |ic1_xdata_73                 |   1235|
|34    |          \genblk2[6].data         |ic1_xdata_74                 |    606|
|35    |          \genblk2[7].data         |ic1_xdata_75                 |    606|
|36    |          \genblk2[8].data         |ic1_xdata_76                 |   1181|
|37    |          \genblk2[9].data         |ic1_xdata_77                 |    607|
|38    |        itlb                       |itlb                         |   5389|
|39    |        \ld[0].pmp_check           |pmp_checker_58               |    336|
|40    |        tlbf                       |tlb_fetcher                  |  57830|
|41    |          ila_tlbf                 |ila_tlbf                     |      0|
|42    |          tcache                   |tcache_l2                    |  37982|
|43    |            \s[0].data             |tc2_xdata                    |    520|
|44    |            \s[1].data             |tc2_xdata_60                 |    402|
|45    |            \s[2].data             |tc2_xdata_61                 |    391|
|46    |            \s[3].data             |tc2_xdata_62                 |    572|
|47    |        vm_pmp_check               |pmp_checker_59               |    283|
|48    |      \hart[0].cc                  |commit_ctrl                  |  29592|
|49    |      \hart[0].cm[0].commiter      |commit                       |    501|
|50    |      \hart[0].cm[10].commiter     |commit__parameterized9       |    480|
|51    |      \hart[0].cm[11].commiter     |commit__parameterized10      |    476|
|52    |      \hart[0].cm[12].commiter     |commit__parameterized11      |    495|
|53    |      \hart[0].cm[13].commiter     |commit__parameterized12      |    480|
|54    |      \hart[0].cm[14].commiter     |commit__parameterized13      |    488|
|55    |      \hart[0].cm[15].commiter     |commit__parameterized14      |    485|
|56    |      \hart[0].cm[16].commiter     |commit__parameterized15      |    475|
|57    |      \hart[0].cm[17].commiter     |commit__parameterized16      |    470|
|58    |      \hart[0].cm[18].commiter     |commit__parameterized17      |    469|
|59    |      \hart[0].cm[19].commiter     |commit__parameterized18      |    473|
|60    |      \hart[0].cm[1].commiter      |commit__parameterized0       |    489|
|61    |      \hart[0].cm[20].commiter     |commit__parameterized19      |    468|
|62    |      \hart[0].cm[21].commiter     |commit__parameterized20      |    468|
|63    |      \hart[0].cm[22].commiter     |commit__parameterized21      |    481|
|64    |      \hart[0].cm[23].commiter     |commit__parameterized22      |    476|
|65    |      \hart[0].cm[24].commiter     |commit__parameterized23      |    479|
|66    |      \hart[0].cm[25].commiter     |commit__parameterized24      |    480|
|67    |      \hart[0].cm[26].commiter     |commit__parameterized25      |    482|
|68    |      \hart[0].cm[27].commiter     |commit__parameterized26      |    479|
|69    |      \hart[0].cm[28].commiter     |commit__parameterized27      |    487|
|70    |      \hart[0].cm[29].commiter     |commit__parameterized28      |    483|
|71    |      \hart[0].cm[2].commiter      |commit__parameterized1       |    495|
|72    |      \hart[0].cm[30].commiter     |commit__parameterized29      |    492|
|73    |      \hart[0].cm[31].commiter     |commit__parameterized30      |    497|
|74    |      \hart[0].cm[3].commiter      |commit__parameterized2       |    492|
|75    |      \hart[0].cm[4].commiter      |commit__parameterized3       |    487|
|76    |      \hart[0].cm[5].commiter      |commit__parameterized4       |    478|
|77    |      \hart[0].cm[6].commiter      |commit__parameterized5       |    485|
|78    |      \hart[0].cm[7].commiter      |commit__parameterized6       |    488|
|79    |      \hart[0].cm[8].commiter      |commit__parameterized7       |    478|
|80    |      \hart[0].cm[9].commiter      |commit__parameterized8       |    478|
|81    |      \hart[0].dec[0].decoder      |decode                       |   1514|
|82    |      \hart[0].dec[1].decoder      |decode__parameterized0       |   1422|
|83    |      \hart[0].dec[2].decoder      |decode__parameterized1       |    974|
|84    |      \hart[0].dec[3].decoder      |decode__parameterized2       |   2466|
|85    |      \hart[0].decp                |decode_partial               |    267|
|86    |      \hart[0].dt.badins_trap      |decode_trap                  |     32|
|87    |      \hart[0].prog_counter        |pc                           |  48953|
|88    |        ila_pc                     |ila_pc                       |      0|
|89    |        pred                       |bpred                        |  47185|
|90    |      \hart[0].rename_control      |rename_ctrl                  |   1297|
|91    |      \hart[0].rn[0].renamer       |rename                       |   2707|
|92    |      \hart[0].rn[1].renamer       |rename__parameterized0       |   5939|
|93    |      \hart[0].rn[2].renamer       |rename__parameterized1       |   5482|
|94    |      \hart[0].rn[3].renamer       |rename__parameterized2       |   1909|
|95    |      \hart[0].rn[4].renamer       |rename__parameterized3       |    261|
|96    |      \hart[0].rn[5].renamer       |rename__parameterized4       |   4722|
|97    |      \hart[0].rn[6].renamer       |rename__parameterized5       |    745|
|98    |      \hart[0].rn[7].renamer       |rename__parameterized6       |    203|
|99    |      \hart[0].sb[10].score_board  |scoreboard__parameterized8   |     20|
|100   |      \hart[0].sb[11].score_board  |scoreboard__parameterized9   |     20|
|101   |      \hart[0].sb[12].score_board  |scoreboard__parameterized10  |     20|
|102   |      \hart[0].sb[13].score_board  |scoreboard__parameterized11  |     20|
|103   |      \hart[0].sb[14].score_board  |scoreboard__parameterized12  |     20|
|104   |      \hart[0].sb[15].score_board  |scoreboard__parameterized13  |     20|
|105   |      \hart[0].sb[16].score_board  |scoreboard__parameterized14  |     21|
|106   |      \hart[0].sb[17].score_board  |scoreboard__parameterized15  |     19|
|107   |      \hart[0].sb[18].score_board  |scoreboard__parameterized16  |     18|
|108   |      \hart[0].sb[19].score_board  |scoreboard__parameterized17  |     19|
|109   |      \hart[0].sb[1].score_board   |scoreboard                   |     20|
|110   |      \hart[0].sb[20].score_board  |scoreboard__parameterized18  |     19|
|111   |      \hart[0].sb[21].score_board  |scoreboard__parameterized19  |     19|
|112   |      \hart[0].sb[22].score_board  |scoreboard__parameterized20  |     19|
|113   |      \hart[0].sb[23].score_board  |scoreboard__parameterized21  |     20|
|114   |      \hart[0].sb[24].score_board  |scoreboard__parameterized22  |     20|
|115   |      \hart[0].sb[25].score_board  |scoreboard__parameterized23  |     19|
|116   |      \hart[0].sb[26].score_board  |scoreboard__parameterized24  |     18|
|117   |      \hart[0].sb[27].score_board  |scoreboard__parameterized25  |     21|
|118   |      \hart[0].sb[28].score_board  |scoreboard__parameterized26  |     20|
|119   |      \hart[0].sb[29].score_board  |scoreboard__parameterized27  |     20|
|120   |      \hart[0].sb[2].score_board   |scoreboard__parameterized0   |     20|
|121   |      \hart[0].sb[30].score_board  |scoreboard__parameterized28  |     20|
|122   |      \hart[0].sb[31].score_board  |scoreboard__parameterized29  |     20|
|123   |      \hart[0].sb[3].score_board   |scoreboard__parameterized1   |     20|
|124   |      \hart[0].sb[4].score_board   |scoreboard__parameterized2   |     20|
|125   |      \hart[0].sb[5].score_board   |scoreboard__parameterized3   |     21|
|126   |      \hart[0].sb[6].score_board   |scoreboard__parameterized4   |     21|
|127   |      \hart[0].sb[7].score_board   |scoreboard__parameterized5   |     21|
|128   |      \hart[0].sb[8].score_board   |scoreboard__parameterized6   |     20|
|129   |      \hart[0].sb[9].score_board   |scoreboard__parameterized7   |     20|
|130   |      \loc[0].branch[0].b          |branch                       |   4285|
|131   |      \loc[0].csr_trap             |csr                          |  33443|
|132   |        ila_csr                    |ila_csr                      |      1|
|133   |        vio_csr_trig               |vio_cpu                      |     92|
|134   |        vio_perf                   |vio_perf                     |      0|
|135   |      ls                           |load_store                   |  89503|
|136   |        vio_ls_trig                |vio_cpu__xdcDup__2           |     92|
|137   |        ila_ls3                    |ila_ls3                      |      0|
|138   |        ila_ls2                    |ila_ls2                      |      2|
|139   |        ila_lsx                    |ila_ls                       |      2|
|140   |        dc                         |dcache_l1                    |  44254|
|141   |          ila_dc                   |ila_dc                       |      0|
|142   |          vio_ls_trig              |vio_cpu__xdcDup__1           |     92|
|143   |          \genblk4[0].data         |dc1_xdata                    |    599|
|144   |          \genblk4[0].tags         |dc1_tdata                    |    208|
|145   |          \genblk4[10].data        |dc1_xdata_28                 |    689|
|146   |          \genblk4[10].tags        |dc1_tdata_29                 |    208|
|147   |          \genblk4[11].data        |dc1_xdata_30                 |   6186|
|148   |          \genblk4[11].tags        |dc1_tdata_31                 |   2322|
|149   |          \genblk4[12].data        |dc1_xdata_32                 |    687|
|150   |          \genblk4[12].tags        |dc1_tdata_33                 |    336|
|151   |          \genblk4[13].data        |dc1_xdata_34                 |    688|
|152   |          \genblk4[13].tags        |dc1_tdata_35                 |    337|
|153   |          \genblk4[14].data        |dc1_xdata_36                 |   1623|
|154   |          \genblk4[14].tags        |dc1_tdata_37                 |    208|
|155   |          \genblk4[15].data        |dc1_xdata_38                 |   1290|
|156   |          \genblk4[15].tags        |dc1_tdata_39                 |    252|
|157   |          \genblk4[1].data         |dc1_xdata_40                 |    776|
|158   |          \genblk4[1].tags         |dc1_tdata_41                 |    208|
|159   |          \genblk4[2].data         |dc1_xdata_42                 |   2736|
|160   |          \genblk4[2].tags         |dc1_tdata_43                 |    209|
|161   |          \genblk4[3].data         |dc1_xdata_44                 |   2224|
|162   |          \genblk4[3].tags         |dc1_tdata_45                 |    342|
|163   |          \genblk4[4].data         |dc1_xdata_46                 |    688|
|164   |          \genblk4[4].tags         |dc1_tdata_47                 |    208|
|165   |          \genblk4[5].data         |dc1_xdata_48                 |   4795|
|166   |          \genblk4[5].tags         |dc1_tdata_49                 |    219|
|167   |          \genblk4[6].data         |dc1_xdata_50                 |    688|
|168   |          \genblk4[6].tags         |dc1_tdata_51                 |    209|
|169   |          \genblk4[7].data         |dc1_xdata_52                 |   1112|
|170   |          \genblk4[7].tags         |dc1_tdata_53                 |    252|
|171   |          \genblk4[8].data         |dc1_xdata_54                 |   1623|
|172   |          \genblk4[8].tags         |dc1_tdata_55                 |    208|
|173   |          \genblk4[9].data         |dc1_xdata_56                 |    775|
|174   |          \genblk4[9].tags         |dc1_tdata_57                 |    209|
|175   |        \ld[0].pmp_check_0         |pmp_checker                  |    318|
|176   |        \ld[1].pmp_check_0         |pmp_checker_26               |    322|
|177   |        \sq[0].s                   |ldstq                        |   1116|
|178   |          nolabel_line3380         |ila_ldstq__xdcDup__1         |      0|
|179   |        \sq[1].s                   |ldstq__parameterized0        |   5573|
|180   |          nolabel_line3380         |ila_ldstq__xdcDup__2         |      0|
|181   |        \sq[2].s                   |ldstq__parameterized1        |  10519|
|182   |          nolabel_line3380         |ila_ldstq__xdcDup__3         |      0|
|183   |        \sq[3].s                   |ldstq__parameterized2        |   3284|
|184   |          nolabel_line3380         |ila_ldstq__xdcDup__4         |      0|
|185   |        \sq[4].s                   |ldstq__parameterized3        |    808|
|186   |          nolabel_line3380         |ila_ldstq__xdcDup__5         |      0|
|187   |        \sq[5].s                   |ldstq__parameterized4        |   1229|
|188   |          nolabel_line3380         |ila_ldstq__xdcDup__6         |      0|
|189   |        \sq[6].s                   |ldstq__parameterized5        |    681|
|190   |          nolabel_line3380         |ila_ldstq__xdcDup__7         |      0|
|191   |        \sq[7].s                   |ldstq__parameterized6        |   3061|
|192   |          nolabel_line3380         |ila_ldstq                    |      0|
|193   |        tlb                        |dtlb                         |   9473|
|194   |        \wr[0].pmp_check_0         |pmp_checker_27               |    327|
|195   |      \multiply[0].m               |mul                          |   3797|
|196   |        smul                       |smul64                       |    128|
|197   |        sumul                      |sumul64                      |    128|
|198   |        umul                       |mul64                        |    128|
|199   |      \registers[0].r.y.rf         |regfile                      |  55037|
|200   |        ila_reg2                   |ila_reg2                     |      0|
|201   |        ila_reg                    |ila_reg                      |      0|
|202   |      \shift[0].s                  |shift                        |   2745|
|203   |    inter_connect                  |mem_interconnect             |   8061|
|204   |      ila_mi                       |ila_mi                       |      2|
|205   |    io_switch                      |ioi                          |   4113|
|206   |      ila_ioi                      |ila_ioi                      |      0|
|207   |      \clic[0].c                   |clic                         |   1476|
|208   |      dtb                          |rv_io_dtb                    |    419|
|209   |        dtbrom                     |dtbrom                       |    364|
|210   |      gpio                         |rv_io_gpio                   |    488|
|211   |        \pad[0].p                  |gpio_pad                     |      4|
|212   |        \pad[16].p                 |gpio_pad_10                  |      4|
|213   |        \pad[17].p                 |gpio_pad_11                  |      4|
|214   |        \pad[18].p                 |gpio_pad_12                  |      4|
|215   |        \pad[19].p                 |gpio_pad_13                  |      4|
|216   |        \pad[20].p                 |gpio_pad_14                  |      4|
|217   |        \pad[21].p                 |gpio_pad_15                  |      4|
|218   |        \pad[22].p                 |gpio_pad_16                  |      4|
|219   |        \pad[23].p                 |gpio_pad_17                  |      4|
|220   |        \pad[24].p                 |gpio_pad_18                  |      4|
|221   |        \pad[25].p                 |gpio_pad_19                  |      4|
|222   |        \pad[26].p                 |gpio_pad_20                  |      4|
|223   |        \pad[27].p                 |gpio_pad_21                  |      4|
|224   |        \pad[28].p                 |gpio_pad_22                  |      4|
|225   |        \pad[29].p                 |gpio_pad_23                  |      4|
|226   |        \pad[30].p                 |gpio_pad_24                  |      4|
|227   |        \pad[31].p                 |gpio_pad_25                  |      4|
|228   |      plic                         |plic                         |    453|
|229   |        slice2                     |plic_slice__parameterized12  |      6|
|230   |        slice3                     |plic_slice__parameterized11  |     45|
|231   |        slice4                     |plic_slice__parameterized10  |     31|
|232   |        slice5                     |plic_slice__parameterized9   |     43|
|233   |        slice6                     |plic_slice__parameterized8   |     19|
|234   |      sd                           |rv_io_sd                     |    209|
|235   |      timer                        |rv_io_timer                  |    312|
|236   |      uart                         |rv_io_uart                   |    711|
|237   |        uart                       |uart_top                     |    700|
|238   |          regs                     |uart_regs                    |    644|
|239   |            i_uart_sync_flops      |uart_sync_flops              |      3|
|240   |            receiver               |uart_receiver                |    347|
|241   |              fifo_rx              |uart_rfifo                   |    209|
|242   |                rfifo              |raminfr_9                    |     22|
|243   |            transmitter            |uart_transmitter             |     94|
|244   |              fifo_tx              |uart_tfifo                   |     48|
|245   |                tfifo              |raminfr                      |     11|
|246   |          wb_interface             |uart_wb                      |     56|
|247   |    mem                            |mem_interface                |   1425|
|248   |      ila_mem                      |ila_mem                      |      0|
|249   |      r_from                       |synchoniser_1                |      3|
|250   |      r_to                         |synchoniser_2                |      4|
|251   |      rd_from                      |synchoniser_3                |      3|
|252   |      rd_to                        |synchoniser_4                |      3|
|253   |      w_from                       |synchoniser_5                |      3|
|254   |      w_to                         |synchoniser_6                |      7|
|255   |      wdone_from                   |synchoniser_7                |      3|
|256   |      wdone_to                     |synchoniser_8                |      6|
|257   |  mbd                              |moonbasedevs                 |    821|
|258   |    sd                             |simple_sd                    |    338|
|259   |      out_fifo                     |sd_out_fifo                  |     66|
|260   |      in_fifo                      |sd_in_fifo                   |     66|
|261   |      w_from                       |synchoniser                  |      4|
|262   |      w_to                         |synchoniser_0                |     13|
|263   |    uart                           |simple_uart                  |    378|
+------+-----------------------------------+-----------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:28:45 ; elapsed = 00:34:25 . Memory (MB): peak = 6120.191 ; gain = 3434.180 ; free physical = 46802 ; free virtual = 70144
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2892 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:26:51 ; elapsed = 00:31:54 . Memory (MB): peak = 6124.098 ; gain = 2561.285 ; free physical = 56177 ; free virtual = 79520
Synthesis Optimization Complete : Time (s): cpu = 00:28:48 ; elapsed = 00:34:31 . Memory (MB): peak = 6124.098 ; gain = 3438.086 ; free physical = 56221 ; free virtual = 79521
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.dcp' for cell 'chip/clkgen/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.dcp' for cell 'chip/c[0].cpu/vio_cpu/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_cpu_ila_0_0.dcp' for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_sched_ila_0_0.dcp' for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_fetch_ila_0_0.dcp' for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_tlbf_ila_0_0.dcp' for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_pc_ila_0_0.dcp' for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_csr_ila_0_0.dcp' for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0.dcp' for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_ls3_ila_0_0.dcp' for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_ls2_ila_0_0.dcp' for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_ls_ila_0_0.dcp' for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_dc_ila_0_0.dcp' for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_ldstq_ila_0_0.dcp' for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/smul64/ip/smul64_mult_gen_0_0/smul64_mult_gen_0_0.dcp' for cell 'chip/c[0].cpu/multiply[0].m/smul/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sumul64/ip/sumul64_mult_gen_0_0/sumul64_mult_gen_0_0.dcp' for cell 'chip/c[0].cpu/multiply[0].m/sumul/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/mul64/ip/mul64_mult_gen_0_0/mul64_mult_gen_0_0.dcp' for cell 'chip/c[0].cpu/multiply[0].m/umul/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_reg2_ila_0_0.dcp' for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_reg_ila_0_0.dcp' for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_mi_ila_0_0.dcp' for cell 'chip/inter_connect/ila_mi/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_ioi_ila_0_0.dcp' for cell 'chip/io_switch/ila_ioi/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_mem_ila_0_0.dcp' for cell 'chip/mem/ila_mem/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0.dcp' for cell 'mbd/sd/out_fifo/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0.dcp' for cell 'mbd/sd/in_fifo/fifo_generator_0'
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6124.098 ; gain = 0.000 ; free physical = 55697 ; free virtual = 78997
INFO: [Netlist 29-17] Analyzing 71068 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 16 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xila_commit_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/xila_commit/ip/xila_commit_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xila_commit_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/xila_commit/ip/xila_commit_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_ls_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_ls/ip/vio_ls_vio_0_0/vio_ls_vio_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_ldstq_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_ldstq/ip/vio_ldstq_vio_0_0/vio_ldstq_vio_0_0.xdc will not be read for this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_commit_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_commit/ip/vio_commit_vio_0_0/vio_commit_vio_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_type_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_type/ip/ila_type_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_type_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_type/ip/ila_type_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_timer_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_timer/ip/ila_timer_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_timer_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_timer/ip/ila_timer_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_tc2_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_tc2/ip/ila_tc2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_tc2_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_tc2/ip/ila_tc2_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rs1_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rs1/ip/ila_rs1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rs1_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rs1/ip/ila_rs1_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rename_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rename/ip/ila_rename_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rename_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rename/ip/ila_rename_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_mb_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_mb/ip/ila_mb_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_mb_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_mb/ip/ila_mb_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_immed_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_immed/ip/ila_immed_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_immed_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_immed/ip/ila_immed_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_decode_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_decode/ip/ila_decode_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_decode_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_decode/ip/ila_decode_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_1'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_board.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_board.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:02:02 ; elapsed = 00:00:56 . Memory (MB): peak = 7261.711 ; gain = 1093.496 ; free physical = 54052 ; free virtual = 77352
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xila_commit_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/xila_commit/ip/xila_commit_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xila_commit_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/xila_commit/ip/xila_commit_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_perf/ip/vio_perf_vio_0_0/vio_perf_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_perf/vio_0'
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_ls_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_ls/ip/vio_ls_vio_0_0/vio_ls_vio_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_ldstq_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_ldstq/ip/vio_ldstq_vio_0_0/vio_ldstq_vio_0_0.xdc will not be read for this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/vio_csr_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/dc/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/ls/vio_ls_trig/vio_0'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/vio_cpu/ip/vio_cpu_vio_0_0/vio_cpu_vio_0_0.xdc] for cell 'chip/c[0].cpu/vio_cpu/vio_0'
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_commit_vio_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/vio_commit/ip/vio_commit_vio_0_0/vio_commit_vio_0_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_type_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_type/ip/ila_type_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_type_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_type/ip/ila_type_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_tlbf/ip/ila_tlbf_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/tlbf/ila_tlbf/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_timer_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_timer/ip/ila_timer_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_timer_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_timer/ip/ila_timer_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_tc2_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_tc2/ip/ila_tc2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_tc2_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_tc2/ip/ila_tc2_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_sched/ip/ila_sched_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/alu_ctrl.alu_control/ila_sched/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rs1_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rs1/ip/ila_rs1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rs1_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rs1/ip/ila_rs1_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rename_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rename/ip/ila_rename_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_rename_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_rename/ip/ila_rename_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg2/ip/ila_reg2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_reg/ip/ila_reg_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/registers[0].r.y.rf/ila_reg/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_pc/ip/ila_pc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/hart[0].prog_counter/ila_pc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mi/ip/ila_mi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/inter_connect/ila_mi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_mem/ip/ila_mem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/mem/ila_mem/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_mb_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_mb/ip/ila_mb_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_mb_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_mb/ip/ila_mb_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls3/ip/ila_ls3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls3/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:19]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:20]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:21]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:23]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:24]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:25]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:26]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:27]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls2/ip/ila_ls2_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_ls2/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:28]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:29]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:30]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:31]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:32]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:33]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:34]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:35]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:36]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:38]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-935' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:38]
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ls/ip/ila_ls_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/ila_lsx/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[0].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[1].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[2].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[3].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[4].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[5].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[6].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ldstq/ip/ila_ldstq_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/sq[7].s/nolabel_line3380/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_ioi/ip/ila_ioi_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/io_switch/ila_ioi/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_immed_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_immed/ip/ila_immed_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_immed_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_immed/ip/ila_immed_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_fetch/ip/ila_fetch_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/fetch/ila_fetch/ila_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_decode_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_decode/ip/ila_decode_ila_0_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_decode_ila_0_0'. The XDC file /home/centos/proj_libs/test.srcs/sources_1/bd/ila_decode/ip/ila_decode_ila_0_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_dc/ip/ila_dc_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ls/dc/ila_dc/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_csr/ip/ila_csr_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/loc[0].csr_trap/ila_csr/ila_0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Finished Parsing XDC File [/home/centos/proj_libs/test.srcs/sources_1/bd/ila_cpu/ip/ila_cpu_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'chip/c[0].cpu/ila_cpu/ila_cpu0/inst'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_board.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0_board.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc] for cell 'chip/clkgen/clk_wiz_0/inst'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_microblaze_I_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_0/bd_bf3f_microblaze_I_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_rst_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_1/bd_bf3f_rst_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_ilmb_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_2/bd_bf3f_ilmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_dlmb_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_3/bd_bf3f_dlmb_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_bf3f_iomodule_0_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/bd_0/ip/ip_10/bd_bf3f_iomodule_0_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core_microblaze_mcs'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ip_0/ddr4_core_microblaze_mcs_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/ddr4_core_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ddr4_core'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/par/ddr4_core.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins SH_DDR/ddr_cores.DDR4_*/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_synth_user.xdc]
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_in_fifo/ip/sd_in_fifo_fifo_generator_0_0_1/sd_in_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0'
Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
Finished Parsing XDC File [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/sd_out_fifo/ip/sd_out_fifo_fifo_generator_0_0_1/sd_out_fifo_fifo_generator_0_0_clocks.xdc] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'axi_clock_converter_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_clock_converter_0/axi_clock_converter_0_clocks.xdc will not be read for any cell of this module.
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/in_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mbd/sd/out_fifo/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: ddr4_core
Generating merged BMM file for the design top 'cl_template'...
WARNING: [Memdata 28-146] Could not find a netlist instance for the specified SCOPED_TO_REF value of: bd_bf3f
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54894 ; free virtual = 78194
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30929 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 10732 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 54 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 216 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M => RAM64M (RAMD64E(x4)): 19104 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 656 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
437 Infos, 234 Warnings, 69 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:37:26 ; elapsed = 00:43:31 . Memory (MB): peak = 7988.305 ; gain = 5585.211 ; free physical = 55518 ; free virtual = 78818
AWS FPGA: (09:49:42) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.20 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54851 ; free virtual = 78151
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54828 ; free virtual = 78133
INFO: [Common 17-1381] The checkpoint '/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:05:04 ; elapsed = 00:03:18 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54679 ; free virtual = 78120
close_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 58054 ; free virtual = 80456
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       #add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       add_files $CL_DIR/build/checkpoints/$synth_dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/$synth_dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       #write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
#    set_clock_groups -asynchronous -group [get_clocks WRAPPER_INST/CL/clk_main_a0] -group [get_clocks clk_out1_clockgen_simple_clk_wiz_0_0]
#    #set_clock_groups -asynchronous -group [get_clocks clk_main_a0] -group [get_clocks clk]
# 
# 
#    ########################
#    # CL Optimize
#    ########################
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1]
#    #set_property CLOCK_DEDICATED_ROUTE ANY_CMT_COLUMN [get_nets WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/clk_out2] 
# 
#    #set_clock_groups -asynchronous -group [get_clocks clk_main_a0] -group [get_clocks clk_out1_clockgen_simple_clk_wiz_0_0]
#    set_clock_groups -asynchronous -group [get_clocks WRAPPER_INST/CL/clk_main_a0] -group [get_clocks clk_out1_clockgen_simple_clk_wiz_0_0]
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    #set_clock_groups -asynchronous -group [get_clocks clk_main_a0] -group [get_clocks clk_out1_clockgen_simple_clk_wiz_0_0]
#    set_clock_groups -asynchronous -group [get_clocks WRAPPER_INST/CL/clk_main_a0] -group [get_clocks clk_out1_clockgen_simple_clk_wiz_0_0]
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       set route_directive    "AggressiveExplore"
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #FIXME -- THIS SHOULD BE REMOVED FROM THE FINAL SCRIPT
#    #write_checkpoint -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed_before_ddr_fix.dcp
#    #source top_ddr_fix.tcl
#    #checkpoint can used by developer for analysis and hence donot encrypt
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
#    #checkpoint that will be sent to aws and hence encrypt
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (09:53:11) - Combining Shell and CL design checkpoints

AWS FPGA: (09:53:11) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 56687 ; free virtual = 79089
INFO: [Netlist 29-17] Analyzing 78177 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 17 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.op
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. WRAPPER_INST/CL/chip/clkgen/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_board.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 56048 ; free virtual = 78450
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_early.xdc]
Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_board.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_board.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_early.xdc] for cell 'WRAPPER_INST/CL'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/centos/project1/project_1/project_1.srcs/sources_1/bd/clockgen_simple/ip/clockgen_simple_clk_wiz_0_0/clockgen_simple_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:03:11 ; elapsed = 00:01:09 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54607 ; free virtual = 77009
Finished Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_early.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
INFO: [Constraints 18-4421] A LAGUNA range, without usable sites, was added to DERIVED_RANGES for purposes of keeping the Programmable Unit together within the reconfigurable pblock. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/floorplan_1.4/floorplan.xdc:1]
resize_pblock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54482 ; free virtual = 76884
INFO: [Timing 38-2] Deriving generated clocks [/../../../../../proj/chimera/khanasif/drop_fix_sysmon_i2c_7_14_aws/constraints/top_sda.xdc:70]
create_generated_clock: Time (s): cpu = 00:01:10 ; elapsed = 00:00:19 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54428 ; free virtual = 76829
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp.xdc]
Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template.xdc] for cell 'WRAPPER_INST/CL'
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 7988.305 ; gain = 0.000 ; free physical = 54405 ; free virtual = 76806
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[0]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[1]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'SH/sync_rst_n_reg[4]' matched to 'cell' objects. [/proj/chimera/khanasif/rl_build_4_26/shell_1.4/constraints/sh_sda.xdc:78]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/checkpoints/from_aws/SH_CL_BB_routed/top_sp_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 8359.293 ; gain = 0.000 ; free physical = 54136 ; free virtual = 76538
Restored from archive | CPU: 23.750000 secs | Memory: 352.468834 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 8359.293 ; gain = 0.000 ; free physical = 54137 ; free virtual = 76539
Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_late.xdc] for cell 'WRAPPER_INST/CL'
Finished Parsing XDC File [/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.CL.post_synth/cl_template_late.xdc] for cell 'WRAPPER_INST/CL'
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 8359.293 ; gain = 0.000 ; free physical = 53981 ; free virtual = 76383
Restored from archive | CPU: 0.180000 secs | Memory: 0.187477 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 8359.293 ; gain = 0.000 ; free physical = 53981 ; free virtual = 76382
Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_pnr_user.xdc]
Finished Parsing XDC File [/home/centos/rv/aws-design/build/constraints/cl_pnr_user.xdc]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 8359.293 ; gain = 0.000 ; free physical = 55128 ; free virtual = 77530
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32682 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 10840 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 48 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 5 instances
  IBUFG => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 5 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 72 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 288 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 58 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1065 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 61 instances
  RAM64M => RAM64M (RAMD64E(x4)): 19104 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 680 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 104 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:16:27 ; elapsed = 00:16:24 . Memory (MB): peak = 8472.977 ; gain = 484.672 ; free physical = 54853 ; free virtual = 77255

AWS FPGA: (10:09:35) - PLATFORM.IMPL==2
AWS FPGA: (10:09:35) - Sourcing aws_clock_properties.tcl to apply properties to clocks. 
## set SH_PATH WRAPPER_INST/SH
## set_property CLKFBOUT_MULT_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## if {[string compare $clock_recipe_a "A1"] == 0} {
##    set_property CLKOUT0_DIVIDE_F   6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_a "A2"] == 0} {
##    set_property CLKOUT0_DIVIDE_F  96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    96 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE    12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #A0
##    set_property CLKOUT0_DIVIDE_F  12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT2_DIVIDE     8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT3_DIVIDE     6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }                              
## if {[string compare $clock_recipe_b "B1"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B2"] == 0} {
##    set_property CLKFBOUT_MULT_F  18 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  2 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B3"] == 0} {
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   20 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B4"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_b "B5"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #B0
##    set_property CLKFBOUT_MULT_F   5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     1 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   10 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }
## if {[string compare $clock_recipe_c "C1"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  8 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    6 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C2"] == 0} {
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F 16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE   12 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } elseif {[string compare $clock_recipe_c "C3"] == 0} {
##    set_property CLKFBOUT_MULT_F  16 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## } else { #C0
##    set_property CLKFBOUT_MULT_F  24 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property DIVCLK_DIVIDE     5 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT0_DIVIDE_F  4 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
##    set_property CLKOUT1_DIVIDE    3 [get_cells $SH_PATH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst]
## }

AWS FPGA: (10:09:35) - Writing post-link_design checkpoint 21_10_10-090357.post_link.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_clocks: Time (s): cpu = 00:02:57 ; elapsed = 00:01:03 . Memory (MB): peak = 8605.297 ; gain = 132.320 ; free physical = 53781 ; free virtual = 76183

AWS FPGA: (10:10:38) - Running optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.
	Running pre-opt_design script /home/centos/aws-fpga/hdk/common/shell_v04261818/build/scripts/check_uram.tcl
## global uramHeight
## global CL_MODULE
## if {![info exists CL_MODULE]} {
##   set CL_MODULE cl_helloworld
## }
## set clean 1
## if {[string compare $CL_MODULE "cl_uram_example"] == 0} {
## if {$uramHeight > 2} {
##    foreach uram [get_cells -hier -filter {REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       set oregB [get_property OREG_B $uram]
##       if {![string match -nocase "false" $oregB] || $oregB} {
##          set clean '0'
##          puts "Error: URAM288 instance \'$uram\' has OREG_B set to $oregB."
##       }
## 
##       set oregEccB [get_property OREG_ECC_B $uram]
##       if {![string match -nocase "false" $oregEccB] || $oregEccB} {
##          set clean 0
##          puts "Error: URAM288 instance \'$uram\' has OREG_ECC_B set to $oregEccB."
##       }
##    }
## }
## 
## if {!$clean} {
##    set errMsg "\nError: 1 or more URAM288 cells in the design are using OREG_B port. This is not supported for this flow. Review previous error messages and update URAM288 to set OREG_B and OREG_ECC_B properties to false."
##    error $errMsg
## }
## 
## ###Check Cascade height
## if {$uramHeight == 2} {
##    # Prohibit the top two URAM sites of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 2 || $quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower two (0 and 1) URAM sites of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 3} {
##    # Prohibit the top URAM site of each URAM quad.
##    set uramSites [get_sites -filter { SITE_TYPE == "URAM288" && NAME=~WRAPPER_INST/CL/*} ]
##    foreach uramSite $uramSites {
##       # Get the URAM location within a quad
##       set quadLoc [expr  [string range $uramSite [expr [string first Y $uramSite] + 1] end] % 4]
##       # The top URAM sites has usage restrictions
##       if {$quadLoc == 3} {
##          # Prohibit the appropriate site
##          if {[get_property IS_USED $uramSite]} {
##             error "Error: Site $uramSite is occupied, and connot be prohibited. This design is set to only utilize the lower three URAM sites (0, 1, and 2) of each quad, and this site ($quadLoc) should not be used."
##          }
##          set_property PROHIBIT true $uramSite
##          puts "Setting Placement Prohibit on top URAM288 site $uramSite"
##       }
##    }
## } elseif {$uramHeight == 4} {
##    foreach uram [get_cells -hier -filter { REF_NAME==URAM288 && NAME=~WRAPPER_INST/CL/*} ] {
##       if {![string match "NONE" [get_property CASCADE_ORDER_A $uram]] || ![string match "NONE" [get_property CASCADE_ORDER_B $uram]]} {
##          set errMsg "Error: URAM instance $uram is expected to CASCADE_ORDER_A and CASCADE_ORDER_B set to \"NONE\"."
##          append errMsg "\n\tCASDCADE_ORDER_A: [get_property CASCADE_ORDER_A $uram]\n\tCASCADE_ORDER_B: [get_property CASCADE_ORDER_B $uram]\n"
##          append errMsg "Verify synthesis option \'-max_uram_casade_height 1\' is set, and that no cascaded URAMs are instantiated."
##          error $errMsg
##       }
##    }
## } else {
##    error "Error: Variable \'\$uramHeight\' set to unsupported value $uramHeight. Supported values are 2, 3, or 4"
## }  
## }

	################################
	opt_design start time: [Sun Oct 10 10:10:38 2021]
	COMMAND: opt_design -directive Explore
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 8637.320 ; gain = 32.020 ; free physical = 53776 ; free virtual = 76178

Starting Logic Optimization Task
INFO: [Mig 66-82] Memory netlist is in sync with memory I/O ports assignments.

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
get_clocks: Time (s): cpu = 00:03:12 ; elapsed = 00:01:09 . Memory (MB): peak = 8919.453 ; gain = 236.340 ; free physical = 53525 ; free virtual = 75932
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 8919.453 ; gain = 0.000 ; free physical = 53523 ; free virtual = 75930
Phase 1 Generate And Synthesize Debug Cores | Checksum: 23d985dfa

Time (s): cpu = 00:06:47 ; elapsed = 00:08:08 . Memory (MB): peak = 8919.457 ; gain = 260.160 ; free physical = 53516 ; free virtual = 75923

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 31 inverter(s) to 1257 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 29757f69d

Time (s): cpu = 00:10:38 ; elapsed = 00:10:19 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54608 ; free virtual = 77015
INFO: [Opt 31-389] Phase Retarget created 93 cells and removed 243 cells
INFO: [Opt 31-1021] In phase Retarget, 12628 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2fa56255f

Time (s): cpu = 00:11:00 ; elapsed = 00:10:42 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54608 ; free virtual = 77015
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 368 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2483 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2c7225a92

Time (s): cpu = 00:12:46 ; elapsed = 00:12:28 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54276 ; free virtual = 76683
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1074 cells
INFO: [Opt 31-1021] In phase Sweep, 1547536 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 2c7225a92

Time (s): cpu = 00:13:25 ; elapsed = 00:13:08 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54535 ; free virtual = 76942
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 322 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2c7225a92

Time (s): cpu = 00:13:47 ; elapsed = 00:13:29 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54505 ; free virtual = 76912
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2c7225a92

Time (s): cpu = 00:14:05 ; elapsed = 00:13:47 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54496 ; free virtual = 76903
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2655 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              93  |             243  |                                          12628  |
|  Constant propagation         |               0  |             368  |                                           2483  |
|  Sweep                        |               0  |            1074  |                                        1547536  |
|  BUFG optimization            |               0  |               0  |                                            322  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                           2655  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9491.746 ; gain = 0.000 ; free physical = 54454 ; free virtual = 76861
Ending Logic Optimization Task | Checksum: 1f059c717

Time (s): cpu = 00:14:59 ; elapsed = 00:14:41 . Memory (MB): peak = 9491.746 ; gain = 832.449 ; free physical = 54452 ; free virtual = 76859

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f059c717

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9491.746 ; gain = 0.000 ; free physical = 54469 ; free virtual = 76875

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 9491.746 ; gain = 0.000 ; free physical = 54473 ; free virtual = 76880
Ending Netlist Obfuscation Task | Checksum: 1f059c717

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 9491.746 ; gain = 0.000 ; free physical = 54465 ; free virtual = 76871
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:16:02 ; elapsed = 00:15:38 . Memory (MB): peak = 9491.746 ; gain = 886.449 ; free physical = 54465 ; free virtual = 76871
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
get_timing_paths: Time (s): cpu = 00:13:31 ; elapsed = 00:03:07 . Memory (MB): peak = 10599.031 ; gain = 1107.285 ; free physical = 51691 ; free virtual = 74097
	Completed: opt_design (WNS=0.018)
	################################
	Running post-opt_design script /home/centos/aws-fpga/hdk/common/shell_v04261818/build/scripts/apply_debug_constraints.tcl
## if { [info exists ::env(HDK_SHELL_DIR)] } {
##         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
##         puts "Using Shell directory $HDK_SHELL_DIR";
## } else {
##         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
## if { [info exists ::env(CL_DIR)] } {
##         set CL_DIR $::env(CL_DIR)
##         puts "Using CL directory $CL_DIR";
## } else {
##         puts "Error: CL_DIR environment variable not defined ! ";
##         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
##         exit 2
## }
Using CL directory /home/centos/rv/aws-design
## set dbg_bridge [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*CL_DEBUG_BRIDGE*}]
## if {[llength $dbg_bridge]} {
##    puts "AWS FPGA: Found debug_bridge instance $dbg_bridge in CL. Processing debug constraints"
##    if {[llength [get_cells -quiet $dbg_bridge/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst]]} {
##       read_xdc  $HDK_SHELL_DIR/build/constraints/cl_debug_bridge.xdc
##    }
##    if {[llength [get_cells -quiet $dbg_bridge/inst]]} {
##       read_xdc -cell $dbg_bridge/inst  $HDK_SHELL_DIR/build/constraints/xsdbm_timing_exception.xdc
##    }
##    
##    set dbg_cores [get_debug_cores -filter {NAME=~WRAPPER_INST/CL/*}]
##    if {[llength $dbg_cores] > 1} {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##       ]
##    } else {
##       set dbg_hub_cells [list \
##          *runtest_i_reg \
##          *tms_i_reg \
##          *update_i_reg \
##          *shift_i_reg \
##          *sel_i_reg \
##          *tdi_i_reg \
##          *tms_i_reg \
##          *drck_i_reg \
##          *reset_i_reg \
##          *runtest_i_reg \
##          *capture_i_reg \
##          *bscanid_en_i_reg \
##          *bscanid_i_reg[*] \
##       ]
##    }
##    foreach cell $dbg_hub_cells {
##       set dbg_reg [get_cells -quiet -hier -filter NAME=~WRAPPER_INST/CL/*xsdbm*/$cell]
##       if [llength $dbg_reg] {
##          foreach reg $dbg_reg {
##             puts "Setting false path to dbg register $reg"
##             set_false_path -to [get_pins $reg/D]
##          }
##       }
##    }
## }
AWS FPGA: Found debug_bridge instance WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm in CL. Processing debug constraints
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:21]
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc:42]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_debug_bridge.xdc]
read_xdc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 10599.031 ; gain = 0.000 ; free physical = 52239 ; free virtual = 74646
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/xsdbm_timing_exception.xdc] for cell 'WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst'
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.runtest_i_reg
Setting false path to dbg register WRAPPER_INST/CL/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.tms_i_reg
	Writing opt_design checkpoint: /home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.post_opt_design.dcp [Sun Oct 10 10:29:32 2021]

Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 10599.031 ; gain = 0.000 ; free physical = 52239 ; free virtual = 74646
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:07 ; elapsed = 00:00:22 . Memory (MB): peak = 10599.031 ; gain = 0.000 ; free physical = 51316 ; free virtual = 74560
INFO: [Common 17-1381] The checkpoint '/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.post_opt_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:02 ; elapsed = 00:04:29 . Memory (MB): peak = 10599.035 ; gain = 0.004 ; free physical = 52002 ; free virtual = 74718
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:10:33 ; elapsed = 00:01:45 . Memory (MB): peak = 11104.781 ; gain = 505.746 ; free physical = 51845 ; free virtual = 74562
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:02:53 ; elapsed = 00:00:33 . Memory (MB): peak = 11104.781 ; gain = 0.000 ; free physical = 51860 ; free virtual = 74577

AWS FPGA: (10:36:20) - Running placement
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	place_design start time: [Sun Oct 10 10:36:20 2021]
	COMMAND: place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_MEM_R_SCL expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port I2C_FPGA_QSFP28_R_SCL expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 11308.688 ; gain = 0.000 ; free physical = 51409 ; free virtual = 74126
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 110029126

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 11308.688 ; gain = 0.000 ; free physical = 51405 ; free virtual = 74122
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 11308.688 ; gain = 0.000 ; free physical = 51405 ; free virtual = 74122

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5854e5f2

Time (s): cpu = 00:05:14 ; elapsed = 00:04:07 . Memory (MB): peak = 11830.953 ; gain = 522.266 ; free physical = 51251 ; free virtual = 73953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a88dfba9

Time (s): cpu = 00:17:14 ; elapsed = 00:08:23 . Memory (MB): peak = 15692.953 ; gain = 4384.266 ; free physical = 49129 ; free virtual = 71831

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a88dfba9

Time (s): cpu = 00:17:49 ; elapsed = 00:08:58 . Memory (MB): peak = 15692.953 ; gain = 4384.266 ; free physical = 49124 ; free virtual = 71826
Phase 1 Placer Initialization | Checksum: a88dfba9

Time (s): cpu = 00:18:03 ; elapsed = 00:09:13 . Memory (MB): peak = 15692.953 ; gain = 4384.266 ; free physical = 48998 ; free virtual = 71701

Phase 2 Global Placement

Phase 2.1 Floorplanning
WARNING: [Place 30-356] This design requires  10376  Super Long Lines (SLLs) out of 17280 for the crossing of SLR# 0 to SLR# 1.
This is currently routable however performance may be impacted due to high connectivity utilization.
Also future design changes may exceed the available resources for this SLR crossing.
Phase 2.1 Floorplanning | Checksum: 194eb1378

Time (s): cpu = 00:43:53 ; elapsed = 00:19:30 . Memory (MB): peak = 15845.098 ; gain = 4536.410 ; free physical = 48251 ; free virtual = 70954

Phase 2.2 Global Placement Core
Skipped net 917077
Skipped net 917079
Skipped net 917081
Skipped net 917083
Skipped net 917077
Skipped net 917079
Skipped net 917081
Skipped net 917083
Skipped net 917077
Skipped net 917079
Skipped net 917081
Skipped net 917083
Skipped net 917077
Skipped net 917079
Skipped net 917081
Skipped net 917083
Skipped net 917077
Skipped net 917079
Skipped net 917081
Skipped net 917083

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 11486 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 4503 nets or cells. Created 0 new cell, deleted 4503 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[0].r_bimodal_tag_reg_r2_0_63_0_6_i_6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1152 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_13_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/bi[2].r_bimodal_dest_reg_0_63_0_6_i_9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/hart[0].prog_counter/pred/gl[2].r_global_dest_reg_0_63_21_27_i_9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1296 to 145 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/ADDRD[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_80[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_70[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_71[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_72[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_73[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_74[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_75[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_76[5]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_80[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_70[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_71[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_72[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_73[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_74[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_75[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_76[4]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_80[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_70[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_71[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_72[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_73[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_74[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_75[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_76[3]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_80[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_70[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_71[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_72[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_73[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_74[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_75[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_76[2]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_80[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_70[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_71[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_72[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_73[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_74[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_75[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_76[1]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_63[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_64[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_65[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_77[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_78[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/ls/sq[3].s/i[1].r_rdata_trans_reg[1][2]_79[0]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2560 to 513 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Common 17-14] Message 'Physopt 32-1022' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-896] DSP WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 is not considered for optimization due to don't touch constraint
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 15941.199 ; gain = 0.000 ; free physical = 48244 ; free virtual = 70946

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           4503  |                  4503  |           0  |           1  |  00:01:37  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:07  |
|  DSP Register                                     |            0  |              0  |                     0  |           3  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |         177  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           4503  |                  4503  |         180  |           7  |  00:01:47  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14a1305e5

Time (s): cpu = 01:26:41 ; elapsed = 00:42:42 . Memory (MB): peak = 15941.199 ; gain = 4632.512 ; free physical = 48135 ; free virtual = 70838
Phase 2.2 Global Placement Core | Checksum: d15b8625

Time (s): cpu = 01:30:19 ; elapsed = 00:44:30 . Memory (MB): peak = 15941.199 ; gain = 4632.512 ; free physical = 47758 ; free virtual = 70461
Phase 2 Global Placement | Checksum: d15b8625

Time (s): cpu = 01:30:22 ; elapsed = 00:44:33 . Memory (MB): peak = 15941.199 ; gain = 4632.512 ; free physical = 48393 ; free virtual = 71096

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fed2a44a

Time (s): cpu = 01:31:56 ; elapsed = 00:45:09 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 48028 ; free virtual = 70730

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fef9c1ae

Time (s): cpu = 01:39:59 ; elapsed = 00:47:36 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 47086 ; free virtual = 69788

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1445b3ef4

Time (s): cpu = 01:40:36 ; elapsed = 00:47:49 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 47068 ; free virtual = 69771

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: cb89b264

Time (s): cpu = 01:43:20 ; elapsed = 00:49:11 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 46985 ; free virtual = 69687

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11bac4d9d

Time (s): cpu = 01:48:37 ; elapsed = 00:50:25 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 47019 ; free virtual = 69721

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 127faac55

Time (s): cpu = 01:52:16 ; elapsed = 00:51:54 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 47154 ; free virtual = 69857

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 16405f37b

Time (s): cpu = 01:52:37 ; elapsed = 00:52:04 . Memory (MB): peak = 15973.215 ; gain = 4664.527 ; free physical = 47232 ; free virtual = 69935

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 14879f9d0

Time (s): cpu = 01:55:42 ; elapsed = 00:53:52 . Memory (MB): peak = 16040.578 ; gain = 4731.891 ; free physical = 47027 ; free virtual = 69729

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 1bc11bcf4

Time (s): cpu = 01:58:21 ; elapsed = 00:54:47 . Memory (MB): peak = 16064.586 ; gain = 4755.898 ; free physical = 46965 ; free virtual = 69667
Phase 3.6 Small Shape DP | Checksum: 1bc11bcf4

Time (s): cpu = 01:58:39 ; elapsed = 00:54:57 . Memory (MB): peak = 16064.586 ; gain = 4755.898 ; free physical = 47149 ; free virtual = 69851

Phase 3.7 Place Remaining
Phase 3.7 Place Remaining | Checksum: 19716dba0

Time (s): cpu = 01:58:48 ; elapsed = 00:55:06 . Memory (MB): peak = 16064.586 ; gain = 4755.898 ; free physical = 47120 ; free virtual = 69823

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1587d3404

Time (s): cpu = 01:59:38 ; elapsed = 00:55:46 . Memory (MB): peak = 16064.586 ; gain = 4755.898 ; free physical = 47200 ; free virtual = 69902

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1587d3404

Time (s): cpu = 02:00:54 ; elapsed = 00:57:02 . Memory (MB): peak = 16064.586 ; gain = 4755.898 ; free physical = 47225 ; free virtual = 69927

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1230d977b

Time (s): cpu = 02:13:56 ; elapsed = 01:00:07 . Memory (MB): peak = 16112.578 ; gain = 4803.891 ; free physical = 46770 ; free virtual = 69473
Phase 3 Detail Placement | Checksum: 1230d977b

Time (s): cpu = 02:14:03 ; elapsed = 01:00:14 . Memory (MB): peak = 16112.578 ; gain = 4803.891 ; free physical = 46774 ; free virtual = 69476

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d0ab2941

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-32] Processed net WRAPPER_INST/CL/chip/reset, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/chip/c[0].cpu/loc[0].csr_trap/p_0_in[0], inserted BUFG to drive 4153 loads.
INFO: [Place 46-35] Processed net WRAPPER_INST/CL/chip/c[0].cpu/hart[0].cc/p_0_in, inserted BUFG to drive 1057 loads.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e175af57

Time (s): cpu = 02:32:15 ; elapsed = 01:04:56 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48080 ; free virtual = 70782

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1e175af57

Time (s): cpu = 02:32:23 ; elapsed = 01:05:04 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48079 ; free virtual = 70781
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1be9f768c

Time (s): cpu = 02:33:16 ; elapsed = 01:05:56 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48112 ; free virtual = 70814
Phase 4.1.1 Post Placement Optimization | Checksum: 1be9f768c

Time (s): cpu = 02:33:22 ; elapsed = 01:06:03 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48124 ; free virtual = 70827
Phase 4.1 Post Commit Optimization | Checksum: 1be9f768c

Time (s): cpu = 02:33:31 ; elapsed = 01:06:11 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48124 ; free virtual = 70827
WARNING: [Place 46-14] The placer has determined that this design is highly congested and may have difficulty routing. Run report_design_analysis -congestion for a detailed report.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1be9f768c

Time (s): cpu = 02:34:32 ; elapsed = 01:06:29 . Memory (MB): peak = 16284.586 ; gain = 4975.898 ; free physical = 48188 ; free virtual = 70891
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 47958 ; free virtual = 70661

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e8e68e78

Time (s): cpu = 02:38:24 ; elapsed = 01:09:01 . Memory (MB): peak = 16408.094 ; gain = 5099.406 ; free physical = 48142 ; free virtual = 70845

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48163 ; free virtual = 70865
Phase 4.4 Final Placement Cleanup | Checksum: 19aac5f91

Time (s): cpu = 02:38:38 ; elapsed = 01:09:15 . Memory (MB): peak = 16408.094 ; gain = 5099.406 ; free physical = 48164 ; free virtual = 70867
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19aac5f91

Time (s): cpu = 02:38:51 ; elapsed = 01:09:28 . Memory (MB): peak = 16408.094 ; gain = 5099.406 ; free physical = 48165 ; free virtual = 70867
Ending Placer Task | Checksum: fd5d8e7c

Time (s): cpu = 02:38:52 ; elapsed = 01:09:29 . Memory (MB): peak = 16408.094 ; gain = 5099.406 ; free physical = 48244 ; free virtual = 70946
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 02:42:22 ; elapsed = 01:11:31 . Memory (MB): peak = 16408.094 ; gain = 5303.312 ; free physical = 49937 ; free virtual = 72640
get_timing_paths: Time (s): cpu = 00:15:12 ; elapsed = 00:02:14 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48712 ; free virtual = 71415
	Completed: place_design (WNS=0.018)
	################################

AWS FPGA: (11:50:05) - Running post-place optimization
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	phys_opt_design start time: [Sun Oct 10 11:50:05 2021]
	COMMAND: phys_opt_design -directive Explore
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48657 ; free virtual = 71360

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: dca1355c

Time (s): cpu = 00:09:28 ; elapsed = 00:05:13 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48497 ; free virtual = 71214
INFO: [Physopt 32-245] Routed nets are present in the design. phys_opt_design will optimize unrouted part of the design.

Phase 2 SLR Crossing Optimization
INFO: [Physopt 32-913] Selecting 29 candidate nets for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 SLR Crossing Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:21 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48399 ; free virtual = 71116
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:21 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 4 Single Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 9 Single Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48400 ; free virtual = 71117

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48399 ; free virtual = 71116

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:22 ; elapsed = 00:05:49 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48399 ; free virtual = 71116

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 SLR Crossing Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 15 Single Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:32 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: dca1355c

Time (s): cpu = 00:11:33 ; elapsed = 00:06:00 . Memory (MB): peak = 16408.094 ; gain = 0.000 ; free physical = 48392 ; free virtual = 71109

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[0].data/genblk2[0].d_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[0].data/genblk2[32].d_i_1__14_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[0].data/genblk2[64].d_i_1__14_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[0].data/genblk2[96].d_i_1__14_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[10].data/genblk2[0].d_i_1__9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[10].data/genblk2[32].d_i_1__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[10].data/genblk2[64].d_i_1__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[10].data/genblk2[96].d_i_1__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[11].data/genblk2[0].d_i_1__10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[11].data/genblk2[32].d_i_1__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[11].data/genblk2[64].d_i_1__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[11].data/genblk2[96].d_i_1__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[12].data/genblk2[0].d_i_1__11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[12].data/genblk2[32].d_i_1__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[12].data/genblk2[64].d_i_1__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[12].data/genblk2[96].d_i_1__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[13].data/genblk2[0].d_i_1__12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[13].data/genblk2[32].d_i_1__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[13].data/genblk2[64].d_i_1__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[13].data/genblk2[96].d_i_1__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[14].data/genblk2[0].d_i_1__13_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[14].data/genblk2[32].d_i_1__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[14].data/genblk2[64].d_i_1__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[14].data/genblk2[96].d_i_1__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[15].data/genblk2[0].d_i_1__14_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[15].data/genblk2[32].d_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[15].data/genblk2[64].d_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[15].data/genblk2[96].d_i_1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[1].data/p_0_in' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[1].data/genblk2[32].d_i_1__13_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[1].data/genblk2[64].d_i_1__13_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[1].data/genblk2[96].d_i_1__13_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[2].data/genblk2[0].d_i_1__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[2].data/genblk2[32].d_i_1__12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[2].data/genblk2[64].d_i_1__12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[2].data/genblk2[96].d_i_1__12_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[3].data/genblk2[0].d_i_1__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[3].data/genblk2[32].d_i_1__11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[3].data/genblk2[64].d_i_1__11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[3].data/genblk2[96].d_i_1__11_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[4].data/genblk2[0].d_i_1__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[4].data/genblk2[32].d_i_1__10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[4].data/genblk2[64].d_i_1__10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[4].data/genblk2[96].d_i_1__10_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[5].data/genblk2[0].d_i_1__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[5].data/genblk2[32].d_i_1__9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[5].data/genblk2[64].d_i_1__9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[5].data/genblk2[96].d_i_1__9_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[6].data/genblk2[0].d_i_1__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[6].data/genblk2[32].d_i_1__8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[6].data/genblk2[64].d_i_1__8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[6].data/genblk2[96].d_i_1__8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[7].data/genblk2[0].d_i_1__6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[7].data/genblk2[32].d_i_1__7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[7].data/genblk2[64].d_i_1__7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[7].data/genblk2[96].d_i_1__7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[8].data/genblk2[0].d_i_1__7_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[8].data/genblk2[32].d_i_1__6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[8].data/genblk2[64].d_i_1__6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[8].data/genblk2[96].d_i_1__6_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[9].data/genblk2[0].d_i_1__8_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[9].data/genblk2[32].d_i_1__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[9].data/genblk2[64].d_i_1__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/ic/genblk2[9].data/genblk2[96].d_i_1__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 512 to 129 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 517 to 122 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[12]_rep__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 365 to 122 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 446 to 127 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[13]_rep__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 414 to 127 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 426 to 107 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[14]_rep__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 422 to 107 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 430 to 111 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[15]_rep__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 350 to 111 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 433 to 114 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[16]_rep__5_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 433 to 114 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 440 to 89 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep__0_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep__1_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep__2_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 580 to 117 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep__3_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 425 to 106 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'WRAPPER_INST/CL/chip/c[0].cpu/fetch/tlbf/r_vaddr_p_reg[17]_rep__4_n_0' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 265 to 106 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Common 17-14] Message 'Physopt 32-1022' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net WRAPPER_INST/CL/chip/mem/r_mem_in. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 16471.531 ; gain = 0.000 ; free physical = 48403 ; free virtual = 71120
Phase 28 Very High Fanout Optimization | Checksum: 8e962104

Time (s): cpu = 00:11:50 ; elapsed = 00:06:15 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48403 ; free virtual = 71120

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 29 Single Cell Placement Optimization | Checksum: 8e962104

Time (s): cpu = 00:11:50 ; elapsed = 00:06:16 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48403 ; free virtual = 71120

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 8e962104

Time (s): cpu = 00:11:50 ; elapsed = 00:06:16 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48403 ; free virtual = 71120

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-912] No candidate nets found for crossing SLR optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 31 SLR Crossing Optimization | Checksum: 8e962104

Time (s): cpu = 00:12:03 ; elapsed = 00:06:29 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48396 ; free virtual = 71113

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.018 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 8e962104

Time (s): cpu = 00:13:38 ; elapsed = 00:06:43 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48396 ; free virtual = 71113

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 8e962104

Time (s): cpu = 00:13:43 ; elapsed = 00:06:48 . Memory (MB): peak = 16471.531 ; gain = 63.438 ; free physical = 48396 ; free virtual = 71113
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 16471.531 ; gain = 0.000 ; free physical = 48465 ; free virtual = 71182
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 16495.539 ; gain = 0.000 ; free physical = 48487 ; free virtual = 71204
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.018 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:32  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:12  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:03  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:12  |
|  Total                   |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           6  |  00:00:59  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 16495.539 ; gain = 0.000 ; free physical = 48479 ; free virtual = 71197
Ending Physical Synthesis Task | Checksum: b98ccd3b

Time (s): cpu = 00:15:28 ; elapsed = 00:07:40 . Memory (MB): peak = 16495.539 ; gain = 87.445 ; free physical = 48491 ; free virtual = 71208
INFO: [Common 17-83] Releasing license: Implementation
297 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:22:56 ; elapsed = 00:09:31 . Memory (MB): peak = 16495.539 ; gain = 87.445 ; free physical = 49168 ; free virtual = 71886
get_timing_paths: Time (s): cpu = 00:05:55 ; elapsed = 00:00:51 . Memory (MB): peak = 16495.539 ; gain = 0.000 ; free physical = 48745 ; free virtual = 71462
	Completed: phys_opt_design (WNS=0.018)
	################################

AWS FPGA: (12:00:27) - Routing design
INFO: [Vivado 12-618] Current instance is the top level of design 'design_1'.

	################################
	route_design start time: [Sun Oct 10 12:00:27 2021]
	COMMAND: route_design -directive AggressiveExplore
Command: route_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AggressiveExplore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 82378c0 ConstDB: 0 ShapeSum: 6d3916ad RouteDB: 2a4717ec

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16d9cfd9a

Time (s): cpu = 00:13:33 ; elapsed = 00:05:19 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 49233 ; free virtual = 71950
Post Restoration Checksum: NetGraph: 5013916a NumContArr: d4f1be35 Constraints: db11f5f5 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 200174594

Time (s): cpu = 00:14:33 ; elapsed = 00:06:20 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 48800 ; free virtual = 71518

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 200174594

Time (s): cpu = 00:14:51 ; elapsed = 00:06:38 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 48800 ; free virtual = 71518

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1a3d30d64

Time (s): cpu = 00:15:51 ; elapsed = 00:07:39 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 48750 ; free virtual = 71468

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 219ba395f

Time (s): cpu = 00:27:00 ; elapsed = 00:10:34 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 47584 ; free virtual = 70301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=-1.547 | THS=-1033.888|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1d31a41bf

Time (s): cpu = 00:55:16 ; elapsed = 00:16:21 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 47558 ; free virtual = 70275
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.017  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 26c0c80aa

Time (s): cpu = 00:55:36 ; elapsed = 00:16:41 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 47553 ; free virtual = 70270
Phase 2 Router Initialization | Checksum: 21a8ff304

Time (s): cpu = 00:55:55 ; elapsed = 00:17:00 . Memory (MB): peak = 16503.555 ; gain = 0.000 ; free physical = 47543 ; free virtual = 70261

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00475783 %
  Global Horizontal Routing Utilization  = 0.00261256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 482429
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 284025
  Number of Partially Routed Nets     = 198404
  Number of Node Overlaps             = 140


Phase 3 Initial Routing
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [1-2]      339   408  1303  1371  1221  1032   602   215    46     4     1     1  Demand:  6543 Available: 17280 Utilization(%): 0.38
  SLR [0-1]       89    96   124   308   390   404   306   291    44    34    23     6  Demand:  2115 Available: 17280 Utilization(%): 0.12
WARNING: [Route 35-3311] The design has high localized SLL routing demand.Router might not be able to find a suitable solution to route all SLR crossing nets.Use SSI placer directives or location constraints that reduce localized SLL routing congestion.

Phase 3.1 Global Routing

Phase 3.1.1 Build GR Node Graph
Phase 3.1.1 Build GR Node Graph | Checksum: f302d665

Time (s): cpu = 01:06:16 ; elapsed = 00:20:06 . Memory (MB): peak = 20066.898 ; gain = 3563.344 ; free physical = 43283 ; free virtual = 66000

Phase 3.1.2 Run Global Routing
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |     106.13% |
 | South     | 1 x 1       |     102.37% |
 | East      | 1 x 1       |     103.85% |
 | West      | 1 x 1       |      83.65% |
 +-----------+-------------+-------------+


Congestion Histogram
---------------------------------------------
| Utilization | Number of Tiles | Percentage |
---------------------------------------------
| <50%        |           93664 |      96.36 | 
| 50-60%      |            2303 |       2.37 | 
| 60-70%      |             880 |       0.91 | 
| 70-80%      |             229 |       0.24 | 
| 80-90%      |              84 |       0.09 | 
| 90-100%     |              34 |       0.03 | 
| >100%       |               6 |       0.01 | 
---------------------------------------------


Global Iteration: 0
    Total GR Congestion: 2078
    Total GR Congestion: 12
    Total GR Congestion: 2
    Total GR Congestion: 0
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      87.26% |
 | South     | 1 x 1       |      75.36% |
 | East      | 1 x 1       |      90.38% |
 | West      | 1 x 1       |      79.35% |
 +-----------+-------------+-------------+


Congestion Histogram
---------------------------------------------
| Utilization | Number of Tiles | Percentage |
---------------------------------------------
| <50%        |           94848 |      97.58 | 
| 50-60%      |            1735 |       1.78 | 
| 60-70%      |             483 |       0.50 | 
| 70-80%      |              94 |       0.10 | 
| 80-90%      |              39 |       0.04 | 
| 90-100%     |               1 |       0.00 | 
| >100%       |               0 |       0.00 | 
---------------------------------------------


Global Iteration: 1
    Total GR Congestion: 0
INFO: [Route 35-21] Average Estimated Local Routing Congestion:
 +-----------+-------------+-------------+
 | Direction | Region Size | Utilization |
 +-----------+-------------+-------------+
 | North     | 1 x 1       |      91.04% |
 | South     | 1 x 1       |      74.88% |
 | East      | 1 x 1       |      92.31% |
 | West      | 1 x 1       |      79.35% |
 +-----------+-------------+-------------+


Congestion Histogram
---------------------------------------------
| Utilization | Number of Tiles | Percentage |
---------------------------------------------
| <50%        |           94893 |      97.63 | 
| 50-60%      |            1728 |       1.78 | 
| 60-70%      |             452 |       0.47 | 
| 70-80%      |              90 |       0.09 | 
| 80-90%      |              33 |       0.03 | 
| 90-100%     |               4 |       0.00 | 
| >100%       |               0 |       0.00 | 
---------------------------------------------

heap: 0bytes, malloc: 24.5095MB, virtual: 0bytesPhase 3.1.2 Run Global Routing | Checksum: f02d8f85

Time (s): cpu = 01:17:56 ; elapsed = 00:28:28 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 42591 ; free virtual = 65308
Phase 3.1 Global Routing | Checksum: 1b5213390

Time (s): cpu = 01:18:26 ; elapsed = 00:28:58 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46581 ; free virtual = 69298
Phase 3 Initial Routing | Checksum: 2479487e6

Time (s): cpu = 01:39:58 ; elapsed = 00:36:10 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46496 ; free virtual = 69213

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   32x32|      2.86|   64x64|      4.46|   32x32|      2.84|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   64x64|      1.76|   64x64|      2.12|   64x64|      2.24|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      1.34|     8x8|      1.08|   32x32|      3.42|
|___________|________|__________|________|__________|________|__________|
|       WEST|     8x8|      0.55|   16x16|      0.59|   32x32|      2.37|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X35Y351->INT_X66Y382 (CLEM_X35Y351->CLEL_R_X66Y382)
	INT_X35Y350->INT_X66Y381 (CLEM_X35Y350->CLEL_R_X66Y381)
	INT_X35Y349->INT_X66Y380 (CLEM_X35Y349->CLEL_R_X66Y380)
	INT_X35Y348->INT_X66Y379 (CLEM_X35Y348->CLEL_R_X66Y379)
SOUTH
	INT_X35Y411->INT_X66Y474 (CLEM_X35Y411->CLEL_R_X66Y474)
	INT_X32Y420->INT_X63Y451 (BRAM_X32Y420->CLEL_R_X63Y451)
	INT_X32Y419->INT_X63Y450 (BRAM_X32Y415->CLEL_R_X63Y450)
	INT_X32Y418->INT_X63Y449 (BRAM_X32Y415->CLEL_R_X63Y449)
	INT_X32Y417->INT_X63Y448 (BRAM_X32Y415->CLEL_R_X63Y448)
EAST
	INT_X40Y266->INT_X51Y293 (CLEM_X40Y266->DSP_X51Y290)
	INT_X40Y284->INT_X47Y291 (CLEM_X40Y284->CLEL_R_X47Y291)
	INT_X40Y283->INT_X47Y290 (CLEM_X40Y283->CLEL_R_X47Y290)
	INT_X40Y282->INT_X47Y289 (CLEM_X40Y282->CLEL_R_X47Y289)
	INT_X40Y281->INT_X47Y288 (CLEM_X40Y281->CLEL_R_X47Y288)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X9Y630->INT_X40Y693 (CLEM_X9Y630->CLEL_R_X40Y693)
	INT_X0Y644->INT_X31Y675 (GTY_L_X0Y600->CLEL_R_X31Y675)
	INT_X32Y356->INT_X63Y387 (BRAM_X32Y355->CLEL_R_X63Y387)
	INT_X0Y643->INT_X31Y674 (GTY_L_X0Y600->CLEL_R_X31Y674)
	INT_X32Y355->INT_X63Y386 (BRAM_X32Y355->CLEL_R_X63Y386)
SOUTH
	INT_X32Y405->INT_X63Y468 (BRAM_X32Y405->CLEL_R_X63Y468)
	INT_X32Y420->INT_X63Y451 (BRAM_X32Y420->CLEL_R_X63Y451)
	INT_X32Y419->INT_X63Y450 (BRAM_X32Y415->CLEL_R_X63Y450)
	INT_X32Y418->INT_X63Y449 (BRAM_X32Y415->CLEL_R_X63Y449)
	INT_X32Y417->INT_X63Y448 (BRAM_X32Y415->CLEL_R_X63Y448)
WEST
	INT_X16Y444->INT_X23Y459 (CLEM_X16Y444->DSP_X23Y455)
	INT_X16Y452->INT_X23Y459 (CLEM_X16Y452->DSP_X23Y455)
	INT_X16Y444->INT_X23Y451 (CLEM_X16Y444->DSP_X23Y450)
	INT_X16Y451->INT_X23Y458 (CLEM_X16Y451->DSP_X23Y455)
	INT_X16Y450->INT_X23Y457 (CLEM_X16Y450->DSP_X23Y455)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X38Y330->INT_X61Y369 (RCLK_BRAM_INTF_L_X38Y329->URAM_URAM_FT_X61Y360)
	INT_X32Y356->INT_X47Y371 (BRAM_X32Y355->CLEL_R_X47Y371)
	INT_X32Y355->INT_X47Y370 (BRAM_X32Y355->CLEL_R_X47Y370)
	INT_X32Y354->INT_X47Y369 (BRAM_X32Y350->CLEL_R_X47Y369)
	INT_X32Y353->INT_X47Y368 (BRAM_X32Y350->CLEL_R_X47Y368)
SOUTH
	INT_X36Y415->INT_X67Y478 (XIPHY_BYTE_L_X36Y405->CLEL_R_X67Y478)
	INT_X32Y447->INT_X63Y478 (BRAM_X32Y445->CLEL_R_X63Y478)
	INT_X32Y446->INT_X63Y477 (BRAM_X32Y445->CLEL_R_X63Y477)
	INT_X32Y445->INT_X63Y476 (BRAM_X32Y445->CLEL_R_X63Y476)
	INT_X32Y444->INT_X63Y475 (BRAM_X32Y440->CLEL_R_X63Y475)
EAST
	INT_X36Y228->INT_X51Y291 (CMT_L_X36Y180->DSP_X51Y290)
	INT_X34Y232->INT_X49Y247 (CLEM_X34Y232->CLEL_R_X49Y247)
	INT_X34Y231->INT_X49Y246 (CLEM_X34Y231->CLEL_R_X49Y246)
	INT_X34Y230->INT_X49Y245 (CLEM_X34Y230->CLEL_R_X49Y245)
	INT_X35Y276->INT_X50Y291 (CLEM_X35Y276->CLEL_R_X50Y291)
WEST
	INT_X44Y233->INT_X51Y296 (CLEM_X44Y233->DSP_X51Y295)
	INT_X44Y455->INT_X59Y470 (CLEM_X44Y455->DSP_X59Y470)
	INT_X45Y459->INT_X60Y474 (CLEM_X45Y459->CLEL_R_X60Y474)
	INT_X45Y455->INT_X60Y470 (CLEM_X45Y455->CLEL_R_X60Y470)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 6 (64x64). Congestion levels of 5 and greater can reduce routability and impact timing closure.

INFO: [Route 35-581] Estimated Timing congestion is level 6 (64x64). Congestion levels of 5 and greater may impact timing closure.
INFO: [Route 35-580] Design has 38 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              clk_main_a0 |              clk_main_a0 |                              WRAPPER_INST/SH_SHIM/DDR_C_AXI_REG_SLC/inst/r.r_pipe/m_payload_i_reg[464]/CE|
|              clk_main_a0 |              clk_main_a0 |                              WRAPPER_INST/SH_SHIM/DDR_C_AXI_REG_SLC/inst/r.r_pipe/m_payload_i_reg[288]/CE|
|              clk_main_a0 |              clk_main_a0 |                              WRAPPER_INST/SH_SHIM/DDR_C_AXI_REG_SLC/inst/r.r_pipe/m_payload_i_reg[180]/CE|
|              clk_main_a0 |              clk_main_a0 |                              WRAPPER_INST/SH_SHIM/DDR_C_AXI_REG_SLC/inst/r.r_pipe/m_payload_i_reg[465]/CE|
|              clk_main_a0 |              clk_main_a0 |                              WRAPPER_INST/SH_SHIM/DDR_C_AXI_REG_SLC/inst/r.r_pipe/m_payload_i_reg[289]/CE|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 634503
 Number of Nodes with overlaps = 187559
 Number of Nodes with overlaps = 69239
 Number of Nodes with overlaps = 31047
 Number of Nodes with overlaps = 16296
 Number of Nodes with overlaps = 8864
 Number of Nodes with overlaps = 5984
 Number of Nodes with overlaps = 4275
 Number of Nodes with overlaps = 2807
 Number of Nodes with overlaps = 1790
 Number of Nodes with overlaps = 1165
 Number of Nodes with overlaps = 703
 Number of Nodes with overlaps = 379
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLEM_X31Y436 CLEL_R_X31Y436 CLEM_X34Y444 CLEL_R_X34Y444 
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=-0.850 | THS=-310.122|

Phase 4.1 Global Iteration 0 | Checksum: 2b707f675

Time (s): cpu = 09:03:47 ; elapsed = 04:07:30 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46353 ; free virtual = 69071

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1543
 Number of Nodes with overlaps = 836
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b08cfd2f

Time (s): cpu = 09:25:57 ; elapsed = 04:18:20 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46410 ; free virtual = 69128

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 1770
 Number of Nodes with overlaps = 1310
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 27dde2423

Time (s): cpu = 09:56:04 ; elapsed = 04:36:10 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46285 ; free virtual = 69003
Phase 4 Rip-up And Reroute | Checksum: 27dde2423

Time (s): cpu = 09:56:23 ; elapsed = 04:36:29 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46283 ; free virtual = 69001

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 27dde2423

Time (s): cpu = 09:56:44 ; elapsed = 04:36:50 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46283 ; free virtual = 69001

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27dde2423

Time (s): cpu = 09:57:03 ; elapsed = 04:37:09 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46283 ; free virtual = 69001
Phase 5 Delay and Skew Optimization | Checksum: 27dde2423

Time (s): cpu = 09:57:22 ; elapsed = 04:37:28 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46281 ; free virtual = 68999

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2741f9fc1

Time (s): cpu = 10:06:35 ; elapsed = 04:39:56 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46357 ; free virtual = 69075
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=-0.171 | THS=-0.178 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2298ce47d

Time (s): cpu = 10:07:54 ; elapsed = 04:41:12 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46379 ; free virtual = 69097
Phase 6.1 Hold Fix Iter | Checksum: 2298ce47d

Time (s): cpu = 10:08:13 ; elapsed = 04:41:31 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46375 ; free virtual = 69093

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1de43b763

Time (s): cpu = 10:16:51 ; elapsed = 04:44:25 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46372 ; free virtual = 69090
Phase 6 Post Hold Fix | Checksum: 26cf16341

Time (s): cpu = 10:17:11 ; elapsed = 04:44:45 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46370 ; free virtual = 69089

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.6223 %
  Global Horizontal Routing Utilization  = 16.7828 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 209b4a86e

Time (s): cpu = 10:17:44 ; elapsed = 04:45:13 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46353 ; free virtual = 69071

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209b4a86e

Time (s): cpu = 10:18:03 ; elapsed = 04:45:32 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46336 ; free virtual = 69054

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 209b4a86e

Time (s): cpu = 10:19:49 ; elapsed = 04:47:18 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46302 ; free virtual = 69021

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 209b4a86e

Time (s): cpu = 10:20:12 ; elapsed = 04:47:41 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 46314 ; free virtual = 69032

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.018  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 225dc2fa6

Time (s): cpu = 10:39:30 ; elapsed = 04:51:15 . Memory (MB): peak = 20565.898 ; gain = 4062.344 ; free physical = 45609 ; free virtual = 68328
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 10:45:14 ; elapsed = 04:55:32 . Memory (MB): peak = 20589.906 ; gain = 4086.352 ; free physical = 47824 ; free virtual = 70542

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
326 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 10:49:26 ; elapsed = 04:57:55 . Memory (MB): peak = 20589.906 ; gain = 4094.367 ; free physical = 47824 ; free virtual = 70542
get_timing_paths: Time (s): cpu = 00:01:42 ; elapsed = 00:00:15 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47822 ; free virtual = 70540
	Completed: route_design (WNS=0.018)
	################################
	Writing route_design checkpoint: /home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.post_route_design.dcp [Sun Oct 10 16:58:37 2021]

Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.22 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47822 ; free virtual = 70540
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:33 ; elapsed = 00:01:00 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 45883 ; free virtual = 70328
INFO: [Common 17-1381] The checkpoint '/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.post_route_design.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:18 ; elapsed = 00:04:27 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47263 ; free virtual = 70437
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by group.
report_timing: Time (s): cpu = 00:08:38 ; elapsed = 00:01:18 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 48314 ; free virtual = 71489
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type min -sort_by group.
report_timing: Time (s): cpu = 00:07:52 ; elapsed = 00:01:11 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 48361 ; free virtual = 71536
	Generating report files
report_utilization: Time (s): cpu = 00:02:28 ; elapsed = 00:04:21 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 48441 ; free virtual = 71616
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'WRAPPER_INST/CL' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
report_timing_summary: Time (s): cpu = 00:10:25 ; elapsed = 00:01:44 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 48270 ; free virtual = 71446
	Generating route_status report
report_route_status: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 48272 ; free virtual = 71447
get_timing_paths: Time (s): cpu = 00:04:21 ; elapsed = 00:00:34 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47510 ; free virtual = 70686
report_timing_summary: Time (s): cpu = 00:06:06 ; elapsed = 00:01:08 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47381 ; free virtual = 70558
AWS FPGA: (17:13:26) - Writing final DCP to to_aws directory.
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 47399 ; free virtual = 70576
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:31 ; elapsed = 00:01:00 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 45341 ; free virtual = 70244
INFO: [Common 17-1381] The checkpoint '/home/centos/rv/aws-design/build/checkpoints/21_10_10-090357.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:17 ; elapsed = 00:04:26 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 46824 ; free virtual = 70457
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 46825 ; free virtual = 70458
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:02:34 ; elapsed = 00:01:01 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 44856 ; free virtual = 70215
INFO: [Common 17-1381] The checkpoint '/home/centos/rv/aws-design/build/checkpoints/to_aws/21_10_10-090357.SH_CL_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:06:20 ; elapsed = 00:04:27 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 46332 ; free virtual = 70422
close_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 20589.906 ; gain = 0.000 ; free physical = 53190 ; free virtual = 77281
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Compress files for sending to AWS. "
AWS FPGA: (17:22:45) - Compress files for sending to AWS. 
# set manifest_file [open "$CL_DIR/build/checkpoints/to_aws/${timestamp}.manifest.txt" w]
# set hash [lindex [split [exec sha256sum $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp] ] 0]
# set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
# set vivado_version [string range [version -short] 0 5]
# puts "vivado_version is $vivado_version\n"
vivado_version is 2019.2

# puts $manifest_file "manifest_format_version=2\n"
# puts $manifest_file "pci_vendor_id=$vendor_id\n"
# puts $manifest_file "pci_device_id=$device_id\n"
# puts $manifest_file "pci_subsystem_id=$subsystem_id\n"
# puts $manifest_file "pci_subsystem_vendor_id=$subsystem_vendor_id\n"
# puts $manifest_file "dcp_hash=$hash\n"
# puts $manifest_file "shell_version=$shell_version\n"
# puts $manifest_file "dcp_file_name=${timestamp}.SH_CL_routed.dcp\n"
# puts $manifest_file "hdk_version=$hdk_version\n"
# puts $manifest_file "tool_version=v$vivado_version\n"
# puts $manifest_file "date=$timestamp\n"
# puts $manifest_file "clock_recipe_a=$clock_recipe_a\n"
# puts $manifest_file "clock_recipe_b=$clock_recipe_b\n"
# puts $manifest_file "clock_recipe_c=$clock_recipe_c\n"
# close $manifest_file
# if { [file exists $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar] } {
#         puts "Deleting old tar file with same name.";
#         file delete -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.Developer_CL.tar
# }
# cd $CL_DIR/build/checkpoints
# tar::create to_aws/${timestamp}.Developer_CL.tar [glob to_aws/${timestamp}*]
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Finished creating final tar file in to_aws directory.";
AWS FPGA: (17:22:47) - Finished creating final tar file in to_aws directory.
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Build complete.";
AWS FPGA: (17:22:47) - Build complete.
# exec /home/centos/check_shutdown.sh
