#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x138607fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x138608140 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1386082b0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x140018010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138608980_0 .net "in", 31 0, o0x140018010;  0 drivers
v0x138618970_0 .var "out", 31 0;
S_0x138608420 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1400180d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x138618a30_0 .net "clk", 0 0, o0x1400180d0;  0 drivers
o0x140018100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138618ad0_0 .net "data_address", 31 0, o0x140018100;  0 drivers
o0x140018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x138618b80_0 .net "data_read", 0 0, o0x140018130;  0 drivers
v0x138618c30_0 .var "data_readdata", 31 0;
o0x140018190 .functor BUFZ 1, C4<z>; HiZ drive
v0x138618ce0_0 .net "data_write", 0 0, o0x140018190;  0 drivers
o0x1400181c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138618dc0_0 .net "data_writedata", 31 0, o0x1400181c0;  0 drivers
S_0x138608620 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x140018310 .functor BUFZ 1, C4<z>; HiZ drive
v0x138618f00_0 .net "clk", 0 0, o0x140018310;  0 drivers
v0x138618fb0_0 .var "curr_addr", 31 0;
o0x140018370 .functor BUFZ 1, C4<z>; HiZ drive
v0x138619060_0 .net "enable", 0 0, o0x140018370;  0 drivers
o0x1400183a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138619110_0 .net "next_addr", 31 0, o0x1400183a0;  0 drivers
o0x1400183d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1386191c0_0 .net "reset", 0 0, o0x1400183d0;  0 drivers
E_0x138607990 .event posedge, v0x138618f00_0;
S_0x138608810 .scope module, "sltu_tb" "sltu_tb" 7 1;
 .timescale 0 0;
v0x138625d90_0 .net "active", 0 0, L_0x13862e680;  1 drivers
v0x138625e40_0 .var "clk", 0 0;
v0x138625f50_0 .var "clk_enable", 0 0;
v0x138625fe0_0 .net "data_address", 31 0, v0x138623d70_0;  1 drivers
v0x138626070_0 .net "data_read", 0 0, L_0x13862dcc0;  1 drivers
v0x138626100_0 .var "data_readdata", 31 0;
v0x138626190_0 .net "data_write", 0 0, L_0x13862d750;  1 drivers
v0x138626220_0 .net "data_writedata", 31 0, v0x13861cb80_0;  1 drivers
v0x1386262f0_0 .net "instr_address", 31 0, L_0x13862e7b0;  1 drivers
v0x138626400_0 .var "instr_readdata", 31 0;
v0x138626490_0 .net "register_v0", 31 0, L_0x13862c000;  1 drivers
v0x138626560_0 .var "reset", 0 0;
S_0x138619320 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x138608810;
 .timescale 0 0;
v0x1386194f0_0 .var "expected", 31 0;
v0x1386195b0_0 .var "funct", 5 0;
v0x138619660_0 .var "i", 4 0;
v0x138619720_0 .var "imm", 15 0;
v0x1386197d0_0 .var "imm_instr", 31 0;
v0x1386198c0_0 .var "opcode", 5 0;
v0x138619970_0 .var "r_instr", 31 0;
v0x138619a20_0 .var "rd", 4 0;
v0x138619ad0_0 .var "rs", 4 0;
v0x138619be0_0 .var "rt", 4 0;
v0x138619c90_0 .var "shamt", 4 0;
v0x138619d40_0 .var "test", 31 0;
E_0x138606ad0 .event posedge, v0x13861ce90_0;
S_0x138619df0 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x138608810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1386271c0 .functor OR 1, L_0x138626e70, L_0x138627080, C4<0>, C4<0>;
L_0x1386272b0 .functor BUFZ 1, L_0x138626960, C4<0>, C4<0>, C4<0>;
L_0x1386276e0 .functor AND 1, L_0x138626960, L_0x138627830, C4<1>, C4<1>;
L_0x1386279b0 .functor OR 1, L_0x1386276e0, L_0x138627750, C4<0>, C4<0>;
L_0x138627ae0 .functor OR 1, L_0x1386279b0, L_0x138627560, C4<0>, C4<0>;
L_0x138627c00 .functor OR 1, L_0x138627ae0, L_0x138628ea0, C4<0>, C4<0>;
L_0x138627cb0 .functor OR 1, L_0x138627c00, L_0x138628930, C4<0>, C4<0>;
L_0x138628840 .functor AND 1, L_0x138628350, L_0x138628470, C4<1>, C4<1>;
L_0x138628930 .functor OR 1, L_0x1386280f0, L_0x138628840, C4<0>, C4<0>;
L_0x138628ea0 .functor AND 1, L_0x138628620, L_0x138628b50, C4<1>, C4<1>;
L_0x138629400 .functor OR 1, L_0x138628d40, L_0x138629070, C4<0>, C4<0>;
L_0x138627480 .functor OR 1, L_0x1386297f0, L_0x138629aa0, C4<0>, C4<0>;
L_0x138629dd0 .functor AND 1, L_0x1386292c0, L_0x138627480, C4<1>, C4<1>;
L_0x138629fd0 .functor OR 1, L_0x138629c60, L_0x13862a110, C4<0>, C4<0>;
L_0x13862a460 .functor OR 1, L_0x138629fd0, L_0x13862a340, C4<0>, C4<0>;
L_0x138629ec0 .functor AND 1, L_0x138626960, L_0x13862a460, C4<1>, C4<1>;
L_0x13862a1f0 .functor AND 1, L_0x138626960, L_0x13862a650, C4<1>, C4<1>;
L_0x13862a510 .functor AND 1, L_0x138626960, L_0x138628720, C4<1>, C4<1>;
L_0x13862b110 .functor AND 1, v0x138623c50_0, v0x138625a90_0, C4<1>, C4<1>;
L_0x13862b180 .functor AND 1, L_0x13862b110, L_0x138627cb0, C4<1>, C4<1>;
L_0x13862b2b0 .functor OR 1, L_0x138628930, L_0x138628ea0, C4<0>, C4<0>;
L_0x13862c070 .functor BUFZ 32, L_0x13862bc60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13862c160 .functor BUFZ 32, L_0x13862bf10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13862d0d0 .functor AND 1, v0x138625f50_0, L_0x138629ec0, C4<1>, C4<1>;
L_0x13862d140 .functor AND 1, L_0x13862d0d0, v0x138623c50_0, C4<1>, C4<1>;
L_0x13862b980 .functor AND 1, L_0x13862d140, L_0x13862d320, C4<1>, C4<1>;
L_0x13862d600 .functor AND 1, v0x138623c50_0, v0x138625a90_0, C4<1>, C4<1>;
L_0x13862d750 .functor AND 1, L_0x13862d600, L_0x138627e80, C4<1>, C4<1>;
L_0x13862d3c0 .functor OR 1, L_0x13862d800, L_0x13862d8a0, C4<0>, C4<0>;
L_0x13862dc50 .functor AND 1, L_0x13862d3c0, L_0x13862d4b0, C4<1>, C4<1>;
L_0x13862dcc0 .functor OR 1, L_0x138627560, L_0x13862dc50, C4<0>, C4<0>;
L_0x13862e680 .functor BUFZ 1, v0x138623c50_0, C4<0>, C4<0>, C4<0>;
L_0x13862e7b0 .functor BUFZ 32, v0x138623ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13861ef20_0 .net *"_ivl_100", 31 0, L_0x138628ab0;  1 drivers
L_0x1400504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861efb0_0 .net *"_ivl_103", 25 0, L_0x1400504d8;  1 drivers
L_0x140050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861f040_0 .net/2u *"_ivl_104", 31 0, L_0x140050520;  1 drivers
v0x13861f0d0_0 .net *"_ivl_106", 0 0, L_0x138628620;  1 drivers
v0x13861f160_0 .net *"_ivl_109", 5 0, L_0x138628ca0;  1 drivers
L_0x140050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13861f200_0 .net/2u *"_ivl_110", 5 0, L_0x140050568;  1 drivers
v0x13861f2b0_0 .net *"_ivl_112", 0 0, L_0x138628b50;  1 drivers
v0x13861f350_0 .net *"_ivl_116", 31 0, L_0x138628fd0;  1 drivers
L_0x1400505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861f400_0 .net *"_ivl_119", 25 0, L_0x1400505b0;  1 drivers
L_0x1400500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13861f510_0 .net/2u *"_ivl_12", 5 0, L_0x1400500a0;  1 drivers
L_0x1400505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13861f5c0_0 .net/2u *"_ivl_120", 31 0, L_0x1400505f8;  1 drivers
v0x13861f670_0 .net *"_ivl_122", 0 0, L_0x138628d40;  1 drivers
v0x13861f710_0 .net *"_ivl_124", 31 0, L_0x1386291e0;  1 drivers
L_0x140050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861f7c0_0 .net *"_ivl_127", 25 0, L_0x140050640;  1 drivers
L_0x140050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13861f870_0 .net/2u *"_ivl_128", 31 0, L_0x140050688;  1 drivers
v0x13861f920_0 .net *"_ivl_130", 0 0, L_0x138629070;  1 drivers
v0x13861f9c0_0 .net *"_ivl_134", 31 0, L_0x138629550;  1 drivers
L_0x1400506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861fb50_0 .net *"_ivl_137", 25 0, L_0x1400506d0;  1 drivers
L_0x140050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861fbe0_0 .net/2u *"_ivl_138", 31 0, L_0x140050718;  1 drivers
v0x13861fc90_0 .net *"_ivl_140", 0 0, L_0x1386292c0;  1 drivers
v0x13861fd30_0 .net *"_ivl_143", 5 0, L_0x138629900;  1 drivers
L_0x140050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13861fde0_0 .net/2u *"_ivl_144", 5 0, L_0x140050760;  1 drivers
v0x13861fe90_0 .net *"_ivl_146", 0 0, L_0x1386297f0;  1 drivers
v0x13861ff30_0 .net *"_ivl_149", 5 0, L_0x138629bc0;  1 drivers
L_0x1400507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13861ffe0_0 .net/2u *"_ivl_150", 5 0, L_0x1400507a8;  1 drivers
v0x138620090_0 .net *"_ivl_152", 0 0, L_0x138629aa0;  1 drivers
v0x138620130_0 .net *"_ivl_155", 0 0, L_0x138627480;  1 drivers
v0x1386201d0_0 .net *"_ivl_159", 1 0, L_0x138629f30;  1 drivers
L_0x1400500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x138620280_0 .net/2u *"_ivl_16", 5 0, L_0x1400500e8;  1 drivers
L_0x1400507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x138620330_0 .net/2u *"_ivl_160", 1 0, L_0x1400507f0;  1 drivers
v0x1386203e0_0 .net *"_ivl_162", 0 0, L_0x138629c60;  1 drivers
L_0x140050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x138620480_0 .net/2u *"_ivl_164", 5 0, L_0x140050838;  1 drivers
v0x138620530_0 .net *"_ivl_166", 0 0, L_0x13862a110;  1 drivers
v0x13861fa60_0 .net *"_ivl_169", 0 0, L_0x138629fd0;  1 drivers
L_0x140050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1386207c0_0 .net/2u *"_ivl_170", 5 0, L_0x140050880;  1 drivers
v0x138620850_0 .net *"_ivl_172", 0 0, L_0x13862a340;  1 drivers
v0x1386208e0_0 .net *"_ivl_175", 0 0, L_0x13862a460;  1 drivers
L_0x1400508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x138620970_0 .net/2u *"_ivl_178", 5 0, L_0x1400508c8;  1 drivers
v0x138620a10_0 .net *"_ivl_180", 0 0, L_0x13862a650;  1 drivers
L_0x140050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x138620ab0_0 .net/2u *"_ivl_184", 5 0, L_0x140050910;  1 drivers
v0x138620b60_0 .net *"_ivl_186", 0 0, L_0x138628720;  1 drivers
L_0x140050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x138620c00_0 .net/2u *"_ivl_194", 4 0, L_0x140050958;  1 drivers
v0x138620cb0_0 .net *"_ivl_197", 4 0, L_0x13862ad40;  1 drivers
v0x138620d60_0 .net *"_ivl_199", 4 0, L_0x13862abd0;  1 drivers
v0x138620e10_0 .net *"_ivl_20", 31 0, L_0x138626cd0;  1 drivers
v0x138620ec0_0 .net *"_ivl_200", 4 0, L_0x13862ac70;  1 drivers
v0x138620f70_0 .net *"_ivl_205", 0 0, L_0x13862b110;  1 drivers
v0x138621010_0 .net *"_ivl_209", 0 0, L_0x13862b2b0;  1 drivers
L_0x1400509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1386210b0_0 .net/2u *"_ivl_210", 31 0, L_0x1400509a0;  1 drivers
v0x138621160_0 .net *"_ivl_212", 31 0, L_0x13862a2a0;  1 drivers
v0x138621210_0 .net *"_ivl_214", 31 0, L_0x13862ade0;  1 drivers
v0x1386212c0_0 .net *"_ivl_216", 31 0, L_0x13862b650;  1 drivers
v0x138621370_0 .net *"_ivl_218", 31 0, L_0x13862b510;  1 drivers
v0x138621420_0 .net *"_ivl_227", 0 0, L_0x13862d0d0;  1 drivers
v0x1386214c0_0 .net *"_ivl_229", 0 0, L_0x13862d140;  1 drivers
L_0x140050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138621560_0 .net *"_ivl_23", 25 0, L_0x140050130;  1 drivers
v0x138621610_0 .net *"_ivl_230", 31 0, L_0x13862d280;  1 drivers
L_0x140050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1386216c0_0 .net *"_ivl_233", 30 0, L_0x140050ac0;  1 drivers
L_0x140050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x138621770_0 .net/2u *"_ivl_234", 31 0, L_0x140050b08;  1 drivers
v0x138621820_0 .net *"_ivl_236", 0 0, L_0x13862d320;  1 drivers
L_0x140050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1386218c0_0 .net/2u *"_ivl_24", 31 0, L_0x140050178;  1 drivers
v0x138621970_0 .net *"_ivl_241", 0 0, L_0x13862d600;  1 drivers
L_0x140050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x138621a10_0 .net/2u *"_ivl_244", 5 0, L_0x140050b50;  1 drivers
L_0x140050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x138621ac0_0 .net/2u *"_ivl_248", 5 0, L_0x140050b98;  1 drivers
v0x138621b70_0 .net *"_ivl_255", 0 0, L_0x13862d4b0;  1 drivers
v0x1386205d0_0 .net *"_ivl_257", 0 0, L_0x13862dc50;  1 drivers
v0x138620670_0 .net *"_ivl_26", 0 0, L_0x138626e70;  1 drivers
v0x138620710_0 .net *"_ivl_261", 15 0, L_0x13862e0f0;  1 drivers
v0x138621c00_0 .net *"_ivl_262", 17 0, L_0x13862d980;  1 drivers
L_0x140050c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138621cb0_0 .net *"_ivl_265", 1 0, L_0x140050c28;  1 drivers
v0x138621d60_0 .net *"_ivl_268", 15 0, L_0x13862e3a0;  1 drivers
L_0x140050c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x138621e10_0 .net *"_ivl_270", 1 0, L_0x140050c70;  1 drivers
v0x138621ec0_0 .net *"_ivl_273", 0 0, L_0x13862e2d0;  1 drivers
L_0x140050cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x138621f70_0 .net/2u *"_ivl_274", 13 0, L_0x140050cb8;  1 drivers
L_0x140050d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x138622020_0 .net/2u *"_ivl_276", 13 0, L_0x140050d00;  1 drivers
v0x1386220d0_0 .net *"_ivl_278", 13 0, L_0x13862e440;  1 drivers
v0x138622180_0 .net *"_ivl_28", 31 0, L_0x138626f90;  1 drivers
L_0x1400501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138622230_0 .net *"_ivl_31", 25 0, L_0x1400501c0;  1 drivers
L_0x140050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1386222e0_0 .net/2u *"_ivl_32", 31 0, L_0x140050208;  1 drivers
v0x138622390_0 .net *"_ivl_34", 0 0, L_0x138627080;  1 drivers
v0x138622430_0 .net *"_ivl_4", 31 0, L_0x138626830;  1 drivers
v0x1386224e0_0 .net *"_ivl_41", 2 0, L_0x138627360;  1 drivers
L_0x140050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x138622590_0 .net/2u *"_ivl_42", 2 0, L_0x140050250;  1 drivers
v0x138622640_0 .net *"_ivl_47", 2 0, L_0x138627640;  1 drivers
L_0x140050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1386226f0_0 .net/2u *"_ivl_48", 2 0, L_0x140050298;  1 drivers
v0x1386227a0_0 .net *"_ivl_53", 0 0, L_0x138627830;  1 drivers
v0x138622840_0 .net *"_ivl_55", 0 0, L_0x1386276e0;  1 drivers
v0x1386228e0_0 .net *"_ivl_57", 0 0, L_0x1386279b0;  1 drivers
v0x138622980_0 .net *"_ivl_59", 0 0, L_0x138627ae0;  1 drivers
v0x138622a20_0 .net *"_ivl_61", 0 0, L_0x138627c00;  1 drivers
v0x138622ac0_0 .net *"_ivl_65", 2 0, L_0x138627dc0;  1 drivers
L_0x1400502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x138622b70_0 .net/2u *"_ivl_66", 2 0, L_0x1400502e0;  1 drivers
L_0x140050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138622c20_0 .net *"_ivl_7", 25 0, L_0x140050010;  1 drivers
v0x138622cd0_0 .net *"_ivl_70", 31 0, L_0x138628050;  1 drivers
L_0x140050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138622d80_0 .net *"_ivl_73", 25 0, L_0x140050328;  1 drivers
L_0x140050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x138622e30_0 .net/2u *"_ivl_74", 31 0, L_0x140050370;  1 drivers
v0x138622ee0_0 .net *"_ivl_76", 0 0, L_0x1386280f0;  1 drivers
v0x138622f80_0 .net *"_ivl_78", 31 0, L_0x1386282b0;  1 drivers
L_0x140050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138623030_0 .net/2u *"_ivl_8", 31 0, L_0x140050058;  1 drivers
L_0x1400503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1386230e0_0 .net *"_ivl_81", 25 0, L_0x1400503b8;  1 drivers
L_0x140050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x138623190_0 .net/2u *"_ivl_82", 31 0, L_0x140050400;  1 drivers
v0x138623240_0 .net *"_ivl_84", 0 0, L_0x138628350;  1 drivers
v0x1386232e0_0 .net *"_ivl_87", 0 0, L_0x138628210;  1 drivers
v0x138623390_0 .net *"_ivl_88", 31 0, L_0x138628520;  1 drivers
L_0x140050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x138623440_0 .net *"_ivl_91", 30 0, L_0x140050448;  1 drivers
L_0x140050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1386234f0_0 .net/2u *"_ivl_92", 31 0, L_0x140050490;  1 drivers
v0x1386235a0_0 .net *"_ivl_94", 0 0, L_0x138628470;  1 drivers
v0x138623640_0 .net *"_ivl_97", 0 0, L_0x138628840;  1 drivers
v0x1386236e0_0 .net "active", 0 0, L_0x13862e680;  alias, 1 drivers
v0x138623780_0 .net "alu_op1", 31 0, L_0x13862c070;  1 drivers
v0x138623820_0 .net "alu_op2", 31 0, L_0x13862c160;  1 drivers
v0x1386238c0_0 .net "alui_instr", 0 0, L_0x138627750;  1 drivers
v0x138623960_0 .net "b_flag", 0 0, v0x13861aa40_0;  1 drivers
v0x138623a10_0 .net "b_imm", 17 0, L_0x13862e1b0;  1 drivers
v0x138623aa0_0 .net "b_offset", 31 0, L_0x13862e5a0;  1 drivers
v0x138623b30_0 .net "clk", 0 0, v0x138625e40_0;  1 drivers
v0x138623bc0_0 .net "clk_enable", 0 0, v0x138625f50_0;  1 drivers
v0x138623c50_0 .var "cpu_active", 0 0;
v0x138623ce0_0 .var "curr_addr", 31 0;
v0x138623d70_0 .var "data_address", 31 0;
v0x138623e10_0 .net "data_read", 0 0, L_0x13862dcc0;  alias, 1 drivers
v0x138623eb0_0 .net "data_readdata", 31 0, v0x138626100_0;  1 drivers
v0x138623f90_0 .net "data_write", 0 0, L_0x13862d750;  alias, 1 drivers
v0x138624030_0 .net "data_writedata", 31 0, v0x13861cb80_0;  alias, 1 drivers
v0x1386240d0_0 .var "delay_slot", 31 0;
v0x138624170_0 .net "effective_addr", 31 0, v0x13861ae00_0;  1 drivers
v0x138624210_0 .net "funct_code", 5 0, L_0x138626790;  1 drivers
v0x1386242c0_0 .net "hi_out", 31 0, v0x13861cf40_0;  1 drivers
v0x138624380_0 .net "hl_reg_enable", 0 0, L_0x13862b980;  1 drivers
v0x138624450_0 .net "instr_address", 31 0, L_0x13862e7b0;  alias, 1 drivers
v0x1386244f0_0 .net "instr_opcode", 5 0, L_0x138626670;  1 drivers
v0x138624590_0 .net "instr_readdata", 31 0, v0x138626400_0;  1 drivers
v0x138624660_0 .net "j_imm", 0 0, L_0x138629400;  1 drivers
v0x138624700_0 .net "j_reg", 0 0, L_0x138629dd0;  1 drivers
v0x1386247a0_0 .net "link_const", 0 0, L_0x138628930;  1 drivers
v0x138624840_0 .net "link_reg", 0 0, L_0x138628ea0;  1 drivers
v0x1386248e0_0 .net "lo_out", 31 0, v0x13861d670_0;  1 drivers
v0x138624980_0 .net "load_data", 31 0, v0x13861bef0_0;  1 drivers
v0x138624a30_0 .net "load_instr", 0 0, L_0x138627560;  1 drivers
v0x138624ac0_0 .net "lw", 0 0, L_0x138626a80;  1 drivers
v0x138624b60_0 .net "mfhi", 0 0, L_0x13862a1f0;  1 drivers
v0x138624c00_0 .net "mflo", 0 0, L_0x13862a510;  1 drivers
v0x138624ca0_0 .net "movefrom", 0 0, L_0x1386271c0;  1 drivers
v0x138624d40_0 .net "muldiv", 0 0, L_0x138629ec0;  1 drivers
v0x138624de0_0 .var "next_delay_slot", 31 0;
v0x138624e90_0 .net "partial_store", 0 0, L_0x13862d3c0;  1 drivers
v0x138624f30_0 .net "r_format", 0 0, L_0x138626960;  1 drivers
v0x138624fd0_0 .net "reg_a_read_data", 31 0, L_0x13862bc60;  1 drivers
v0x138625090_0 .net "reg_a_read_index", 4 0, L_0x13862aaf0;  1 drivers
v0x138625140_0 .net "reg_b_read_data", 31 0, L_0x13862bf10;  1 drivers
v0x1386251d0_0 .net "reg_b_read_index", 4 0, L_0x13862a730;  1 drivers
v0x138625290_0 .net "reg_dst", 0 0, L_0x1386272b0;  1 drivers
v0x138625320_0 .net "reg_write", 0 0, L_0x138627cb0;  1 drivers
v0x1386253c0_0 .net "reg_write_data", 31 0, L_0x13862b8e0;  1 drivers
v0x138625480_0 .net "reg_write_enable", 0 0, L_0x13862b180;  1 drivers
v0x138625530_0 .net "reg_write_index", 4 0, L_0x13862afb0;  1 drivers
v0x1386255e0_0 .net "register_v0", 31 0, L_0x13862c000;  alias, 1 drivers
v0x138625690_0 .net "reset", 0 0, v0x138626560_0;  1 drivers
v0x138625720_0 .net "result", 31 0, v0x13861b250_0;  1 drivers
v0x1386257d0_0 .net "result_hi", 31 0, v0x13861abf0_0;  1 drivers
v0x1386258a0_0 .net "result_lo", 31 0, v0x13861ad50_0;  1 drivers
v0x138625970_0 .net "sb", 0 0, L_0x13862d800;  1 drivers
v0x138625a00_0 .net "sh", 0 0, L_0x13862d8a0;  1 drivers
v0x138625a90_0 .var "state", 0 0;
v0x138625b30_0 .net "store_instr", 0 0, L_0x138627e80;  1 drivers
v0x138625bd0_0 .net "sw", 0 0, L_0x138626bf0;  1 drivers
E_0x138619860/0 .event edge, v0x13861aa40_0, v0x1386240d0_0, v0x138623aa0_0, v0x138624660_0;
E_0x138619860/1 .event edge, v0x13861aca0_0, v0x138624700_0, v0x13861e330_0;
E_0x138619860 .event/or E_0x138619860/0, E_0x138619860/1;
E_0x13861a180 .event edge, v0x13861c860_0, v0x13861ae00_0;
L_0x138626670 .part v0x138626400_0, 26, 6;
L_0x138626790 .part v0x138626400_0, 0, 6;
L_0x138626830 .concat [ 6 26 0 0], L_0x138626670, L_0x140050010;
L_0x138626960 .cmp/eq 32, L_0x138626830, L_0x140050058;
L_0x138626a80 .cmp/eq 6, L_0x138626670, L_0x1400500a0;
L_0x138626bf0 .cmp/eq 6, L_0x138626670, L_0x1400500e8;
L_0x138626cd0 .concat [ 6 26 0 0], L_0x138626670, L_0x140050130;
L_0x138626e70 .cmp/eq 32, L_0x138626cd0, L_0x140050178;
L_0x138626f90 .concat [ 6 26 0 0], L_0x138626670, L_0x1400501c0;
L_0x138627080 .cmp/eq 32, L_0x138626f90, L_0x140050208;
L_0x138627360 .part L_0x138626670, 3, 3;
L_0x138627560 .cmp/eq 3, L_0x138627360, L_0x140050250;
L_0x138627640 .part L_0x138626670, 3, 3;
L_0x138627750 .cmp/eq 3, L_0x138627640, L_0x140050298;
L_0x138627830 .reduce/nor L_0x138629ec0;
L_0x138627dc0 .part L_0x138626670, 3, 3;
L_0x138627e80 .cmp/eq 3, L_0x138627dc0, L_0x1400502e0;
L_0x138628050 .concat [ 6 26 0 0], L_0x138626670, L_0x140050328;
L_0x1386280f0 .cmp/eq 32, L_0x138628050, L_0x140050370;
L_0x1386282b0 .concat [ 6 26 0 0], L_0x138626670, L_0x1400503b8;
L_0x138628350 .cmp/eq 32, L_0x1386282b0, L_0x140050400;
L_0x138628210 .part v0x138626400_0, 20, 1;
L_0x138628520 .concat [ 1 31 0 0], L_0x138628210, L_0x140050448;
L_0x138628470 .cmp/eq 32, L_0x138628520, L_0x140050490;
L_0x138628ab0 .concat [ 6 26 0 0], L_0x138626670, L_0x1400504d8;
L_0x138628620 .cmp/eq 32, L_0x138628ab0, L_0x140050520;
L_0x138628ca0 .part v0x138626400_0, 0, 6;
L_0x138628b50 .cmp/eq 6, L_0x138628ca0, L_0x140050568;
L_0x138628fd0 .concat [ 6 26 0 0], L_0x138626670, L_0x1400505b0;
L_0x138628d40 .cmp/eq 32, L_0x138628fd0, L_0x1400505f8;
L_0x1386291e0 .concat [ 6 26 0 0], L_0x138626670, L_0x140050640;
L_0x138629070 .cmp/eq 32, L_0x1386291e0, L_0x140050688;
L_0x138629550 .concat [ 6 26 0 0], L_0x138626670, L_0x1400506d0;
L_0x1386292c0 .cmp/eq 32, L_0x138629550, L_0x140050718;
L_0x138629900 .part v0x138626400_0, 0, 6;
L_0x1386297f0 .cmp/eq 6, L_0x138629900, L_0x140050760;
L_0x138629bc0 .part v0x138626400_0, 0, 6;
L_0x138629aa0 .cmp/eq 6, L_0x138629bc0, L_0x1400507a8;
L_0x138629f30 .part L_0x138626790, 3, 2;
L_0x138629c60 .cmp/eq 2, L_0x138629f30, L_0x1400507f0;
L_0x13862a110 .cmp/eq 6, L_0x138626790, L_0x140050838;
L_0x13862a340 .cmp/eq 6, L_0x138626790, L_0x140050880;
L_0x13862a650 .cmp/eq 6, L_0x138626790, L_0x1400508c8;
L_0x138628720 .cmp/eq 6, L_0x138626790, L_0x140050910;
L_0x13862aaf0 .part v0x138626400_0, 21, 5;
L_0x13862a730 .part v0x138626400_0, 16, 5;
L_0x13862ad40 .part v0x138626400_0, 11, 5;
L_0x13862abd0 .part v0x138626400_0, 16, 5;
L_0x13862ac70 .functor MUXZ 5, L_0x13862abd0, L_0x13862ad40, L_0x1386272b0, C4<>;
L_0x13862afb0 .functor MUXZ 5, L_0x13862ac70, L_0x140050958, L_0x138628930, C4<>;
L_0x13862a2a0 .arith/sum 32, v0x1386240d0_0, L_0x1400509a0;
L_0x13862ade0 .functor MUXZ 32, v0x13861b250_0, v0x13861bef0_0, L_0x138627560, C4<>;
L_0x13862b650 .functor MUXZ 32, L_0x13862ade0, v0x13861d670_0, L_0x13862a510, C4<>;
L_0x13862b510 .functor MUXZ 32, L_0x13862b650, v0x13861cf40_0, L_0x13862a1f0, C4<>;
L_0x13862b8e0 .functor MUXZ 32, L_0x13862b510, L_0x13862a2a0, L_0x13862b2b0, C4<>;
L_0x13862d280 .concat [ 1 31 0 0], v0x138625a90_0, L_0x140050ac0;
L_0x13862d320 .cmp/eq 32, L_0x13862d280, L_0x140050b08;
L_0x13862d800 .cmp/eq 6, L_0x138626670, L_0x140050b50;
L_0x13862d8a0 .cmp/eq 6, L_0x138626670, L_0x140050b98;
L_0x13862d4b0 .reduce/nor v0x138625a90_0;
L_0x13862e0f0 .part v0x138626400_0, 0, 16;
L_0x13862d980 .concat [ 16 2 0 0], L_0x13862e0f0, L_0x140050c28;
L_0x13862e3a0 .part L_0x13862d980, 0, 16;
L_0x13862e1b0 .concat [ 2 16 0 0], L_0x140050c70, L_0x13862e3a0;
L_0x13862e2d0 .part L_0x13862e1b0, 17, 1;
L_0x13862e440 .functor MUXZ 14, L_0x140050d00, L_0x140050cb8, L_0x13862e2d0, C4<>;
L_0x13862e5a0 .concat [ 18 14 0 0], L_0x13862e1b0, L_0x13862e440;
S_0x13861a1b0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13861a510_0 .net *"_ivl_10", 15 0, L_0x13862ca60;  1 drivers
L_0x140050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13861a5d0_0 .net/2u *"_ivl_14", 15 0, L_0x140050a78;  1 drivers
v0x13861a680_0 .net *"_ivl_17", 15 0, L_0x13862cba0;  1 drivers
v0x13861a740_0 .net *"_ivl_5", 0 0, L_0x13862c3b0;  1 drivers
v0x13861a7f0_0 .net *"_ivl_6", 15 0, L_0x1386299a0;  1 drivers
v0x13861a8e0_0 .net *"_ivl_9", 15 0, L_0x13862c760;  1 drivers
v0x13861a990_0 .net "addr_rt", 4 0, L_0x13862ce10;  1 drivers
v0x13861aa40_0 .var "b_flag", 0 0;
v0x13861aae0_0 .net "funct", 5 0, L_0x13862b3a0;  1 drivers
v0x13861abf0_0 .var "hi", 31 0;
v0x13861aca0_0 .net "instructionword", 31 0, v0x138626400_0;  alias, 1 drivers
v0x13861ad50_0 .var "lo", 31 0;
v0x13861ae00_0 .var "memaddroffset", 31 0;
v0x13861aeb0_0 .var "multresult", 63 0;
v0x13861af60_0 .net "op1", 31 0, L_0x13862c070;  alias, 1 drivers
v0x13861b010_0 .net "op2", 31 0, L_0x13862c160;  alias, 1 drivers
v0x13861b0c0_0 .net "opcode", 5 0, L_0x13862c310;  1 drivers
v0x13861b250_0 .var "result", 31 0;
v0x13861b2e0_0 .net "shamt", 4 0, L_0x13862cd70;  1 drivers
v0x13861b390_0 .net/s "sign_op1", 31 0, L_0x13862c070;  alias, 1 drivers
v0x13861b450_0 .net/s "sign_op2", 31 0, L_0x13862c160;  alias, 1 drivers
v0x13861b4e0_0 .net "simmediatedata", 31 0, L_0x13862cb00;  1 drivers
v0x13861b570_0 .net "simmediatedatas", 31 0, L_0x13862cb00;  alias, 1 drivers
v0x13861b600_0 .net "uimmediatedata", 31 0, L_0x13862cc40;  1 drivers
v0x13861b690_0 .net "unsign_op1", 31 0, L_0x13862c070;  alias, 1 drivers
v0x13861b760_0 .net "unsign_op2", 31 0, L_0x13862c160;  alias, 1 drivers
v0x13861b840_0 .var "unsigned_result", 31 0;
E_0x13861a480/0 .event edge, v0x13861b0c0_0, v0x13861af60_0, v0x13861b4e0_0, v0x13861aae0_0;
E_0x13861a480/1 .event edge, v0x13861b010_0, v0x13861b2e0_0, v0x13861aeb0_0, v0x13861a990_0;
E_0x13861a480/2 .event edge, v0x13861b600_0, v0x13861b840_0;
E_0x13861a480 .event/or E_0x13861a480/0, E_0x13861a480/1, E_0x13861a480/2;
L_0x13862c310 .part v0x138626400_0, 26, 6;
L_0x13862b3a0 .part v0x138626400_0, 0, 6;
L_0x13862c3b0 .part v0x138626400_0, 15, 1;
LS_0x1386299a0_0_0 .concat [ 1 1 1 1], L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0;
LS_0x1386299a0_0_4 .concat [ 1 1 1 1], L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0;
LS_0x1386299a0_0_8 .concat [ 1 1 1 1], L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0;
LS_0x1386299a0_0_12 .concat [ 1 1 1 1], L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0, L_0x13862c3b0;
L_0x1386299a0 .concat [ 4 4 4 4], LS_0x1386299a0_0_0, LS_0x1386299a0_0_4, LS_0x1386299a0_0_8, LS_0x1386299a0_0_12;
L_0x13862c760 .part v0x138626400_0, 0, 16;
L_0x13862ca60 .concat [ 16 0 0 0], L_0x13862c760;
L_0x13862cb00 .concat [ 16 16 0 0], L_0x13862ca60, L_0x1386299a0;
L_0x13862cba0 .part v0x138626400_0, 0, 16;
L_0x13862cc40 .concat [ 16 16 0 0], L_0x13862cba0, L_0x140050a78;
L_0x13862cd70 .part v0x138626400_0, 6, 5;
L_0x13862ce10 .part v0x138626400_0, 16, 5;
S_0x13861b990 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x13861bc30_0 .net "address", 31 0, v0x13861ae00_0;  alias, 1 drivers
v0x13861bce0_0 .net "datafromMem", 31 0, v0x138626100_0;  alias, 1 drivers
v0x13861bd80_0 .net "instr_word", 31 0, v0x138626400_0;  alias, 1 drivers
v0x13861be50_0 .net "opcode", 5 0, L_0x13862cf10;  1 drivers
v0x13861bef0_0 .var "out_transformed", 31 0;
v0x13861bfe0_0 .net "regword", 31 0, L_0x13862bf10;  alias, 1 drivers
v0x13861c090_0 .net "whichbyte", 1 0, L_0x13862cfb0;  1 drivers
E_0x13861bbd0/0 .event edge, v0x13861be50_0, v0x13861bce0_0, v0x13861c090_0, v0x13861aca0_0;
E_0x13861bbd0/1 .event edge, v0x13861bfe0_0;
E_0x13861bbd0 .event/or E_0x13861bbd0/0, E_0x13861bbd0/1;
L_0x13862cf10 .part v0x138626400_0, 26, 6;
L_0x13862cfb0 .part v0x13861ae00_0, 0, 2;
S_0x13861c1c0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13861c460_0 .net *"_ivl_1", 1 0, L_0x13862deb0;  1 drivers
L_0x140050be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13861c520_0 .net *"_ivl_5", 0 0, L_0x140050be0;  1 drivers
v0x13861c5d0_0 .net "bytenum", 2 0, L_0x13862db60;  1 drivers
v0x13861c690_0 .net "dataword", 31 0, v0x138626100_0;  alias, 1 drivers
v0x13861c750_0 .net "eff_addr", 31 0, v0x13861ae00_0;  alias, 1 drivers
v0x13861c860_0 .net "opcode", 5 0, L_0x138626670;  alias, 1 drivers
v0x13861c8f0_0 .net "regbyte", 7 0, L_0x13862df90;  1 drivers
v0x13861c9a0_0 .net "reghalfword", 15 0, L_0x13862e030;  1 drivers
v0x13861ca50_0 .net "regword", 31 0, L_0x13862bf10;  alias, 1 drivers
v0x13861cb80_0 .var "storedata", 31 0;
E_0x13861c400/0 .event edge, v0x13861c860_0, v0x13861bfe0_0, v0x13861c5d0_0, v0x13861c8f0_0;
E_0x13861c400/1 .event edge, v0x13861bce0_0, v0x13861c9a0_0;
E_0x13861c400 .event/or E_0x13861c400/0, E_0x13861c400/1;
L_0x13862deb0 .part v0x13861ae00_0, 0, 2;
L_0x13862db60 .concat [ 2 1 0 0], L_0x13862deb0, L_0x140050be0;
L_0x13862df90 .part L_0x13862bf10, 0, 8;
L_0x13862e030 .part L_0x13862bf10, 0, 16;
S_0x13861cc50 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13861ce90_0 .net "clk", 0 0, v0x138625e40_0;  alias, 1 drivers
v0x13861cf40_0 .var "data", 31 0;
v0x13861cff0_0 .net "data_in", 31 0, v0x13861abf0_0;  alias, 1 drivers
v0x13861d0c0_0 .net "data_out", 31 0, v0x13861cf40_0;  alias, 1 drivers
v0x13861d160_0 .net "enable", 0 0, L_0x13862b980;  alias, 1 drivers
v0x13861d240_0 .net "reset", 0 0, v0x138626560_0;  alias, 1 drivers
S_0x13861d360 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13861d5e0_0 .net "clk", 0 0, v0x138625e40_0;  alias, 1 drivers
v0x13861d670_0 .var "data", 31 0;
v0x13861d700_0 .net "data_in", 31 0, v0x13861ad50_0;  alias, 1 drivers
v0x13861d7d0_0 .net "data_out", 31 0, v0x13861d670_0;  alias, 1 drivers
v0x13861d870_0 .net "enable", 0 0, L_0x13862b980;  alias, 1 drivers
v0x13861d940_0 .net "reset", 0 0, v0x138626560_0;  alias, 1 drivers
S_0x13861da50 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x138619df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13862bc60 .functor BUFZ 32, L_0x13862b7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13862bf10 .functor BUFZ 32, L_0x13862bd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13861e6e0_2 .array/port v0x13861e6e0, 2;
L_0x13862c000 .functor BUFZ 32, v0x13861e6e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13861dd80_0 .net *"_ivl_0", 31 0, L_0x13862b7f0;  1 drivers
v0x13861de40_0 .net *"_ivl_10", 6 0, L_0x13862bdf0;  1 drivers
L_0x140050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13861dee0_0 .net *"_ivl_13", 1 0, L_0x140050a30;  1 drivers
v0x13861df80_0 .net *"_ivl_2", 6 0, L_0x13862bb40;  1 drivers
L_0x1400509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13861e030_0 .net *"_ivl_5", 1 0, L_0x1400509e8;  1 drivers
v0x13861e120_0 .net *"_ivl_8", 31 0, L_0x13862bd50;  1 drivers
v0x13861e1d0_0 .net "r_clk", 0 0, v0x138625e40_0;  alias, 1 drivers
v0x13861e2a0_0 .net "r_clk_enable", 0 0, v0x138625f50_0;  alias, 1 drivers
v0x13861e330_0 .net "read_data1", 31 0, L_0x13862bc60;  alias, 1 drivers
v0x13861e440_0 .net "read_data2", 31 0, L_0x13862bf10;  alias, 1 drivers
v0x13861e4d0_0 .net "read_reg1", 4 0, L_0x13862aaf0;  alias, 1 drivers
v0x13861e580_0 .net "read_reg2", 4 0, L_0x13862a730;  alias, 1 drivers
v0x13861e630_0 .net "register_v0", 31 0, L_0x13862c000;  alias, 1 drivers
v0x13861e6e0 .array "registers", 0 31, 31 0;
v0x13861ea80_0 .net "reset", 0 0, v0x138626560_0;  alias, 1 drivers
v0x13861eb50_0 .net "write_control", 0 0, L_0x13862b180;  alias, 1 drivers
v0x13861ebe0_0 .net "write_data", 31 0, L_0x13862b8e0;  alias, 1 drivers
v0x13861ed70_0 .net "write_reg", 4 0, L_0x13862afb0;  alias, 1 drivers
L_0x13862b7f0 .array/port v0x13861e6e0, L_0x13862bb40;
L_0x13862bb40 .concat [ 5 2 0 0], L_0x13862aaf0, L_0x1400509e8;
L_0x13862bd50 .array/port v0x13861e6e0, L_0x13862bdf0;
L_0x13862bdf0 .concat [ 5 2 0 0], L_0x13862a730, L_0x140050a30;
    .scope S_0x138608620;
T_0 ;
    %wait E_0x138607990;
    %load/vec4 v0x1386191c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x138618fb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x138619060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x138619110_0;
    %assign/vec4 v0x138618fb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13861da50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13861e6e0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13861da50;
T_2 ;
    %wait E_0x138606ad0;
    %load/vec4 v0x13861ea80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13861e2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13861eb50_0;
    %load/vec4 v0x13861ed70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13861ebe0_0;
    %load/vec4 v0x13861ed70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13861e6e0, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13861a1b0;
T_3 ;
    %wait E_0x13861a480;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %load/vec4 v0x13861b0c0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b4e0_0;
    %add;
    %store/vec4 v0x13861ae00_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x13861b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x13861aae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x13861b450_0;
    %ix/getv 4, v0x13861b2e0_0;
    %shiftl 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x13861b450_0;
    %ix/getv 4, v0x13861b2e0_0;
    %shiftr 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x13861b450_0;
    %ix/getv 4, v0x13861b2e0_0;
    %shiftr/s 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x13861b450_0;
    %load/vec4 v0x13861b690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x13861b450_0;
    %load/vec4 v0x13861b690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x13861b450_0;
    %load/vec4 v0x13861b690_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x13861b390_0;
    %pad/s 64;
    %load/vec4 v0x13861b450_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13861aeb0_0, 0, 64;
    %load/vec4 v0x13861aeb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13861abf0_0, 0, 32;
    %load/vec4 v0x13861aeb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13861ad50_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x13861b690_0;
    %pad/u 64;
    %load/vec4 v0x13861b760_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13861aeb0_0, 0, 64;
    %load/vec4 v0x13861aeb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13861abf0_0, 0, 32;
    %load/vec4 v0x13861aeb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13861ad50_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b450_0;
    %mod/s;
    %store/vec4 v0x13861abf0_0, 0, 32;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b450_0;
    %div/s;
    %store/vec4 v0x13861ad50_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %mod;
    %store/vec4 v0x13861abf0_0, 0, 32;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %div;
    %store/vec4 v0x13861ad50_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x13861af60_0;
    %store/vec4 v0x13861abf0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x13861af60_0;
    %store/vec4 v0x13861ad50_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b450_0;
    %add;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %add;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %sub;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %and;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %or;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %xor;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %or;
    %inv;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b450_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b760_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x13861a990_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b450_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b010_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x13861b390_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13861aa40_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b4e0_0;
    %add;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b4e0_0;
    %add;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x13861b390_0;
    %load/vec4 v0x13861b4e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b570_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b600_0;
    %and;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b600_0;
    %or;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x13861b690_0;
    %load/vec4 v0x13861b600_0;
    %xor;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x13861b600_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13861b840_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x13861b840_0;
    %store/vec4 v0x13861b250_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13861b990;
T_4 ;
    %wait E_0x13861bbd0;
    %load/vec4 v0x13861be50_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13861bce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13861bce0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13861bce0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13861bce0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x13861bd80_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x13861bfe0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x13861bfe0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x13861bfe0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x13861c090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bfe0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861bfe0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x13861bce0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13861bfe0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861bef0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13861d360;
T_5 ;
    %wait E_0x138606ad0;
    %load/vec4 v0x13861d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13861d670_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13861d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13861d700_0;
    %assign/vec4 v0x13861d670_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13861cc50;
T_6 ;
    %wait E_0x138606ad0;
    %load/vec4 v0x13861d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13861cf40_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13861d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x13861cff0_0;
    %assign/vec4 v0x13861cf40_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13861c1c0;
T_7 ;
    %wait E_0x13861c400;
    %load/vec4 v0x13861c860_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13861ca50_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13861cb80_0, 4, 8;
    %load/vec4 v0x13861ca50_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13861cb80_0, 4, 8;
    %load/vec4 v0x13861ca50_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13861cb80_0, 4, 8;
    %load/vec4 v0x13861ca50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13861cb80_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13861c860_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13861c5d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x13861c8f0_0;
    %load/vec4 v0x13861c690_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x13861c690_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13861c8f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861c690_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x13861c690_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13861c8f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13861c690_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x13861c690_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13861c8f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x13861c860_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x13861c5d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x13861c9a0_0;
    %load/vec4 v0x13861c690_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x13861c690_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13861c9a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13861cb80_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x138619df0;
T_8 ;
    %wait E_0x13861a180;
    %load/vec4 v0x1386244f0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x138624170_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x138623d70_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x138619df0;
T_9 ;
    %wait E_0x138619860;
    %load/vec4 v0x138623960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1386240d0_0;
    %load/vec4 v0x138623aa0_0;
    %add;
    %store/vec4 v0x138624de0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x138624660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1386240d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x138624590_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x138624de0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x138624700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x138624fd0_0;
    %store/vec4 v0x138624de0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1386240d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x138624de0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x138619df0;
T_10 ;
    %wait E_0x138606ad0;
    %load/vec4 v0x138623bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x138625690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x138623ce0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1386240d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138623c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138625a90_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x138623c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x138625a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138625a90_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x138625a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138625a90_0, 0;
    %load/vec4 v0x1386240d0_0;
    %assign/vec4 v0x138623ce0_0, 0;
    %load/vec4 v0x138624de0_0;
    %assign/vec4 v0x1386240d0_0, 0;
    %load/vec4 v0x138623ce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138623c50_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x138619df0;
T_11 ;
    %wait E_0x138606ad0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x138625690_0, v0x138623bc0_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x138624590_0, v0x1386236e0_0, v0x138625480_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x138625090_0, v0x1386251d0_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x138624fd0_0, v0x138625140_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1386253c0_0, v0x138625720_0, v0x138625530_0, v0x138624a30_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x138624d40_0, v0x1386258a0_0, v0x1386257d0_0, v0x1386248e0_0, v0x1386242c0_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x138623960_0, v0x138623aa0_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x138623ce0_0, v0x138625a90_0, v0x1386240d0_0, v0x138624de0_0, v0x138624700_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x138624450_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x138608810;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138625e40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x138625e40_0;
    %inv;
    %store/vec4 v0x138625e40_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x138608810;
T_13 ;
    %fork t_1, S_0x138619320;
    %jmp t_0;
    .scope S_0x138619320;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138626560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138625f50_0, 0, 1;
    %wait E_0x138606ad0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138626560_0, 0, 1;
    %wait E_0x138606ad0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x138626100_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1386198c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x138619ad0_0, 0, 5;
    %load/vec4 v0x138619660_0;
    %store/vec4 v0x138619be0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138619720_0, 0, 16;
    %load/vec4 v0x1386198c0_0;
    %load/vec4 v0x138619ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1386197d0_0, 0, 32;
    %load/vec4 v0x1386197d0_0;
    %store/vec4 v0x138626400_0, 0, 32;
    %load/vec4 v0x138626100_0;
    %load/vec4 v0x138619660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x138626100_0, 0, 32;
    %wait E_0x138606ad0;
    %delay 2, 0;
    %load/vec4 v0x138626190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x138626070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x138619660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1386198c0_0, 0, 6;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x1386195b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x138619c90_0, 0, 5;
    %load/vec4 v0x138619660_0;
    %subi 1, 0, 5;
    %store/vec4 v0x138619ad0_0, 0, 5;
    %load/vec4 v0x138619660_0;
    %store/vec4 v0x138619be0_0, 0, 5;
    %load/vec4 v0x138619660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x138619a20_0, 0, 5;
    %load/vec4 v0x1386198c0_0;
    %load/vec4 v0x138619ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619a20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619c90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1386195b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x138619970_0, 0, 32;
    %load/vec4 v0x138619970_0;
    %store/vec4 v0x138626400_0, 0, 32;
    %wait E_0x138606ad0;
    %delay 2, 0;
    %load/vec4 v0x138619660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x138619d40_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1386198c0_0, 0, 6;
    %load/vec4 v0x138619660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x138619ad0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x138619be0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x138619720_0, 0, 16;
    %load/vec4 v0x1386198c0_0;
    %load/vec4 v0x138619ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619be0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x138619720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1386197d0_0, 0, 32;
    %load/vec4 v0x1386197d0_0;
    %store/vec4 v0x138626400_0, 0, 32;
    %wait E_0x138606ad0;
    %delay 2, 0;
    %load/vec4 v0x138619660_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x138619d40_0;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %load/vec4 v0x138619d40_0;
    %load/vec4 v0x138619660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1386194f0_0, 0, 32;
    %load/vec4 v0x138619d40_0;
    %load/vec4 v0x138619660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x138619d40_0, 0, 32;
    %load/vec4 v0x138626490_0;
    %load/vec4 v0x1386194f0_0;
    %cmp/e;
    %jmp/0xz  T_13.12, 4;
    %jmp T_13.13;
T_13.12 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1386194f0_0, v0x138626490_0 {0 0 0};
T_13.13 ;
    %load/vec4 v0x138619660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x138619660_0, 0, 5;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x138608810;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sltu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
