{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543479856147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543479856148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 13:54:16 2018 " "Processing started: Thu Nov 29 13:54:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543479856148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479856148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_risc -c pipeline_risc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479856148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1543479856326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-struct " "Found design unit 1: forwarding_unit-struct" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wrb_edit-struct " "Found design unit 2: wrb_edit-struct" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""} { "Info" "ISGN_ENTITY_NAME" "2 wrb_edit " "Found entity 2: wrb_edit" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DH_stall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DH_stall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DH_stall-behav " "Found design unit 1: DH_stall-behav" {  } { { "DH_stall.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/DH_stall.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866919 ""} { "Info" "ISGN_ENTITY_NAME" "1 DH_stall " "Found entity 1: DH_stall" {  } { { "DH_stall.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/DH_stall.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behave " "Found design unit 1: control-behave" {  } { { "control.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866919 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behave " "Found design unit 1: stage5-behave" {  } { { "stage5.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866920 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "stage5.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behave " "Found design unit 1: stage4-behave" {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866920 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage0-behave " "Found design unit 1: stage0-behave" {  } { { "stage0.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866921 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage0 " "Found entity 1: stage0" {  } { { "stage0.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_Updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_Updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-struct " "Found design unit 1: rf-struct" {  } { { "rf_Updated.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866921 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf_Updated.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 8 4 " "Found 8 design units, including 4 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-WhatDoYouCare " "Found design unit 1: reg16-WhatDoYouCare" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg8-WhatDoYouCare8 " "Found design unit 2: reg8-WhatDoYouCare8" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 reg3-WhatDoYouCare3 " "Found design unit 3: reg3-WhatDoYouCare3" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 reg1-WhatDoYouCare1 " "Found design unit 4: reg1-WhatDoYouCare1" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg8 " "Found entity 2: reg8" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg3 " "Found entity 3: reg3" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_ENTITY_NAME" "4 reg1 " "Found entity 4: reg1" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND16-struct " "Found design unit 1: NAND16-struct" {  } { { "nand16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/nand16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND16 " "Found entity 1: NAND16" {  } { { "nand16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/nand16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-behave " "Found design unit 1: mux8-behave" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4-rtl " "Found design unit 2: mux4-rtl" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2-struct " "Found design unit 3: mux2-struct" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2 " "Found entity 3: mux2" {  } { { "mux8.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/mux8.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/memory.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extenders.vhd 6 3 " "Found 6 design units, including 3 entities, in source file extenders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-behave " "Found design unit 1: SE9-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SE6-behave " "Found design unit 2: SE6-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 LS7-behave " "Found design unit 3: LS7-behave" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE6 " "Found entity 2: SE6" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_ENTITY_NAME" "3 LS7 " "Found entity 3: LS7" {  } { { "extenders.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/extenders.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-behave " "Found design unit 1: encoder-behave" {  } { { "encoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/encoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/encoder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-struct " "Found design unit 1: decoder-struct" {  } { { "decoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866925 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866925 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 6 3 " "Found 6 design units, including 3 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Behave " "Found design unit 1: fulladder-Behave" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eightbitadder-struct " "Found design unit 2: eightbitadder-struct" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 adder16-struct " "Found design unit 3: adder16-struct" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""} { "Info" "ISGN_ENTITY_NAME" "2 eightbitadder " "Found entity 2: eightbitadder" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder16 " "Found entity 3: adder16" {  } { { "adder16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866927 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "stage1.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866928 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "stage2.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866928 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543479866928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479866928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543479866998 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output datapath.vhd(10) " "VHDL Signal Declaration warning at datapath.vhd(10): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479867004 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "temp_ctrl datapath.vhd(159) " "VHDL Signal Declaration warning at datapath.vhd(159): used implicit default value for signal \"temp_ctrl\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479867004 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_m40 datapath.vhd(166) " "Verilog HDL or VHDL warning at datapath.vhd(166): object \"output_m40\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543479867004 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout datapath.vhd(169) " "Verilog HDL or VHDL warning at datapath.vhd(169): object \"cout\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543479867004 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage0 stage0:stage0_0 " "Elaborating entity \"stage0\" for hierarchy \"stage0:stage0_0\"" {  } { { "datapath.vhd" "stage0_0" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 stage0:stage0_0\|reg16:PC " "Elaborating entity \"reg16\" for hierarchy \"stage0:stage0_0\|reg16:PC\"" {  } { { "stage0.vhd" "PC" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(15) " "VHDL Process Statement warning at reg16.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479867007 "|datapath|stage0:stage0_0|reg16:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory stage0:stage0_0\|memory:InstrMem " "Elaborating entity \"memory\" for hierarchy \"stage0:stage0_0\|memory:InstrMem\"" {  } { { "stage0.vhd" "InstrMem" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage0:stage0_0\|mux2:M10 " "Elaborating entity \"mux2\" for hierarchy \"stage0:stage0_0\|mux2:M10\"" {  } { { "stage0.vhd" "M10" { Text "/home/ishank/Desktop/pipelined_RISC/stage0.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:PR0_mux " "Elaborating entity \"reg8\" for hierarchy \"reg8:PR0_mux\"" {  } { { "datapath.vhd" "PR0_mux" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867011 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(43) " "VHDL Process Statement warning at reg16.vhd(43): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479867012 "|datapath|reg8:PR0_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1_1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1_1\"" {  } { { "datapath.vhd" "stage1_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS7 stage1:stage1_1\|LS7:LS7_1 " "Elaborating entity \"LS7\" for hierarchy \"stage1:stage1_1\|LS7:LS7_1\"" {  } { { "stage1.vhd" "LS7_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 stage1:stage1_1\|SE9:SE9_1 " "Elaborating entity \"SE9\" for hierarchy \"stage1:stage1_1\|SE9:SE9_1\"" {  } { { "stage1.vhd" "SE9_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 stage1:stage1_1\|SE6:SE6_1 " "Elaborating entity \"SE6\" for hierarchy \"stage1:stage1_1\|SE6:SE6_1\"" {  } { { "stage1.vhd" "SE6_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder stage1:stage1_1\|encoder:PE " "Elaborating entity \"encoder\" for hierarchy \"stage1:stage1_1\|encoder:PE\"" {  } { { "stage1.vhd" "PE" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder stage1:stage1_1\|decoder:DE " "Elaborating entity \"decoder\" for hierarchy \"stage1:stage1_1\|decoder:DE\"" {  } { { "stage1.vhd" "DE" { Text "/home/ishank/Desktop/pipelined_RISC/stage1.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "datapath.vhd" "ctrl" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 reg3:PR1_pe " "Elaborating entity \"reg3\" for hierarchy \"reg3:PR1_pe\"" {  } { { "datapath.vhd" "PR1_pe" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(70) " "VHDL Process Statement warning at reg16.vhd(70): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479867019 "|datapath|reg3:PR1_pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2_2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2_2\"" {  } { { "datapath.vhd" "stage2_2" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_20 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_20\"" {  } { { "stage2.vhd" "m_20" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_21 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_21\"" {  } { { "stage2.vhd" "m_21" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_22 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_22\"" {  } { { "stage2.vhd" "m_22" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|mux2:m_23 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|mux2:m_23\"" {  } { { "stage2.vhd" "m_23" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf stage2:stage2_2\|rf:rf_1 " "Elaborating entity \"rf\" for hierarchy \"stage2:stage2_2\|rf:rf_1\"" {  } { { "stage2.vhd" "rf_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage2:stage2_2\|rf:rf_1\|mux2:M1_2 " "Elaborating entity \"mux2\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux2:M1_2\"" {  } { { "rf_Updated.vhd" "M1_2" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 stage2:stage2_2\|rf:rf_1\|mux8:M1 " "Elaborating entity \"mux8\" for hierarchy \"stage2:stage2_2\|rf:rf_1\|mux8:M1\"" {  } { { "rf_Updated.vhd" "M1" { Text "/home/ishank/Desktop/pipelined_RISC/rf_Updated.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DH_stall stage2:stage2_2\|DH_stall:DH " "Elaborating entity \"DH_stall\" for hierarchy \"stage2:stage2_2\|DH_stall:DH\"" {  } { { "stage2.vhd" "DH" { Text "/home/ishank/Desktop/pipelined_RISC/stage2.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 adder16:adder16_1 " "Elaborating entity \"adder16\" for hierarchy \"adder16:adder16_1\"" {  } { { "datapath.vhd" "adder16_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder adder16:adder16_1\|eightbitadder:a0 " "Elaborating entity \"eightbitadder\" for hierarchy \"adder16:adder16_1\|eightbitadder:a0\"" {  } { { "adder16.vhd" "a0" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder16:adder16_1\|eightbitadder:a0\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"adder16:adder16_1\|eightbitadder:a0\|fulladder:fa0\"" {  } { { "adder16.vhd" "fa0" { Text "/home/ishank/Desktop/pipelined_RISC/adder16.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrb_edit wrb_edit:ctrl_edit " "Elaborating entity \"wrb_edit\" for hierarchy \"wrb_edit:ctrl_edit\"" {  } { { "datapath.vhd" "ctrl_edit" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867037 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x stage3.vhd(89) " "Inferred latch for \"x\" at stage3.vhd(89)" {  } { { "stage3.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867037 "|datapath|wrb_edit:ctrl_edit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 stage3:stage3_1 " "Elaborating entity \"stage3\" for hierarchy \"stage3:stage3_1\"" {  } { { "datapath.vhd" "stage3_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 stage3:stage3_1\|mux2:m_31 " "Elaborating entity \"mux2\" for hierarchy \"stage3:stage3_1\|mux2:m_31\"" {  } { { "stage3.vhd" "m_31" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu stage3:stage3_1\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"stage3:stage3_1\|alu:alu_1\"" {  } { { "stage3.vhd" "alu_1" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND16 stage3:stage3_1\|alu:alu_1\|NAND16:N " "Elaborating entity \"NAND16\" for hierarchy \"stage3:stage3_1\|alu:alu_1\|NAND16:N\"" {  } { { "alu.vhd" "N" { Text "/home/ishank/Desktop/pipelined_RISC/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit stage3:stage3_1\|forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"stage3:stage3_1\|forwarding_unit:forwarding\"" {  } { { "stage3.vhd" "forwarding" { Text "/home/ishank/Desktop/pipelined_RISC/stage3.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867048 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[0\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[0\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[1\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[1\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[2\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[2\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[3\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[3\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[4\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[4\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[5\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[5\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[6\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[6\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867049 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[7\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[7\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[8\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[8\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[9\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[9\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[10\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[10\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[11\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[11\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[12\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[12\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[13\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[13\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[14\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[14\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage4_d3\[15\] forwarding_unit.vhd(21) " "Inferred latch for \"stage4_d3\[15\]\" at forwarding_unit.vhd(21)" {  } { { "forwarding_unit.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/forwarding_unit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867050 "|datapath|stage3:stage3_1|forwarding_unit:forwarding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 reg1:zero_flag " "Elaborating entity \"reg1\" for hierarchy \"reg1:zero_flag\"" {  } { { "datapath.vhd" "zero_flag" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset reg16.vhd(98) " "VHDL Process Statement warning at reg16.vhd(98): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg16.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/reg16.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543479867052 "|datapath|reg1:zero_flag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 stage4:stage4_1 " "Elaborating entity \"stage4\" for hierarchy \"stage4:stage4_1\"" {  } { { "datapath.vhd" "stage4_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867052 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_m40 stage4.vhd(8) " "VHDL Signal Declaration warning at stage4.vhd(8): used implicit default value for signal \"output_m40\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stage4.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/stage4.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543479867053 "|datapath|stage4:stage4_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 stage5:stage5_1 " "Elaborating entity \"stage5\" for hierarchy \"stage5:stage5_1\"" {  } { { "datapath.vhd" "stage5_1" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 stage5:stage5_1\|mux4:m_50 " "Elaborating entity \"mux4\" for hierarchy \"stage5:stage5_1\|mux4:m_50\"" {  } { { "stage5.vhd" "m_50" { Text "/home/ishank/Desktop/pipelined_RISC/stage5.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output GND " "Pin \"output\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543479867560 "|datapath|output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543479867560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543479867648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543479867648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543479867674 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "datapath.vhd" "" { Text "/home/ishank/Desktop/pipelined_RISC/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543479867674 "|datapath|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543479867674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543479867674 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543479867674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543479867674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543479867683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 29 13:54:27 2018 " "Processing ended: Thu Nov 29 13:54:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543479867683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543479867683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543479867683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543479867683 ""}
