-- TOP MIPS TB monocycle
library ieee;
use ieee.std_logic_1164.all;

entity u_TOP_MIPS_TB is
end u_TOP_MIPS_TB;

architecture arch_1 of u_TOP_MIPS_TB is
component u_TOP_MIPS
port(
     i_CLK : in std_logic;
     i_RST : in std_logic
);
end component;

constant clk_period : time := 10 ns;
signal clk : std_logic := '0';
signal reset : std_logic := '0';

begin

TOP : u_TOP_MIPS port map (
     i_CLK => clk,
	  i_RST => reset
);

clk_process : process
begin 
clk <= '0';
  wait for clk_period/2;
clk <= '1';
  wait for clk_period/2;
end process;

reset_process : process
begin  
reset <= '1';
   wait for clk_period*10;
reset <= '0'; 
   wait;
end process;

end arch_1;