# 10/29/2024

## Project Updates

- Add memory2c.v (instruction memory + data memory)
- Separate CPU components into distinct files to enable modularity
- Build RISC-V test code template from the course website
- Simulate CPU and test opcode fetches in ModelSim