<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1733431975">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1733431975"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1733431966">
            <Task name="Map" build_result="2" update_result="0" update_time="1733431966"/>
            <Task name="MapTrace" build_result="0" update_result="2" update_time="1733308424"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1733431973">
            <Task name="PAR" build_result="2" update_result="0" update_time="1733431973"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1733431974"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1733431966">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1733431966"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1733431974"/>
            <Task name="SynTrace" build_result="0" update_result="2" update_time="1733381744"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="2" update_time="1733381744"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0"/>
        <Report name="SPI_FPGA_SPI.bgn" last_build_time="1733431975" last_build_size="1219"/>
        <Report name="SPI_FPGA_SPI.bin" last_build_time="1733431975" last_build_size="104156"/>
        <Report name="SPI_FPGA_SPI.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="SPI_FPGA_SPI.twr.html" last_build_time="1733431974" last_build_size="12745"/>
        <Report name="SPI_FPGA_SPI.udb" last_build_time="1733431973" last_build_size="19333"/>
        <Report name="SPI_FPGA_SPI_map.udb" last_build_time="1733431966" last_build_size="12632"/>
        <Report name="SPI_FPGA_SPI_rtl.udb" last_build_time="1733431965" last_build_size="28000"/>
        <Report name="SPI_FPGA_SPI_syn.udb" last_build_time="1733431965" last_build_size="6791"/>
    </Strategy>
</BuildStatus>
