#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 28 07:51:56 2020
# Process ID: 132010
# Current directory: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1
# Command line: vivado -log project_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source project_1_wrapper.tcl -notrace
# Log file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper.vdi
# Journal file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
162 Beta devices matching pattern found, 162 enabled.
source project_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/debug_pins.xml'
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2242.426 ; gain = 0.000 ; free physical = 59332 ; free virtual = 519154
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.734 ; gain = 162.309 ; free physical = 59281 ; free virtual = 519103
Command: link_design -top project_1_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0.dcp' for cell 'project_1_i/PS_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_adc_sink_i_0/project_1_adc_sink_i_0.dcp' for cell 'project_1_i/adc_sink_i'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0.dcp' for cell 'project_1_i/axi_gpio'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0.dcp' for cell 'project_1_i/axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_fifo_0/project_1_chan_ctrl_fifo_0.dcp' for cell 'project_1_i/chan_ctrl_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0.dcp' for cell 'project_1_i/chan_ctrl_reg'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0.dcp' for cell 'project_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dac_source_i_0/project_1_dac_source_i_0.dcp' for cell 'project_1_i/dac_source_i'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/project_1_data_source_0.dcp' for cell 'project_1_i/data_source'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_0/project_1_dec_add_keep_0.dcp' for cell 'project_1_i/dec_add_keep'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_add_keep_trim_0/project_1_dec_add_keep_trim_0.dcp' for cell 'project_1_i/dec_add_keep_trim'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_fifo_0/project_1_dec_ctrl_fifo_0.dcp' for cell 'project_1_i/dec_ctrl_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0.dcp' for cell 'project_1_i/dec_ctrl_reg'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reinterpret_0/project_1_dec_ctrl_reinterpret_0.dcp' for cell 'project_1_i/dec_ctrl_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_data_reinterpret_0/project_1_dec_data_reinterpret_0.dcp' for cell 'project_1_i/dec_data_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_mon_0/project_1_dec_ip_mon_0.dcp' for cell 'project_1_i/dec_ip_mon'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ip_probe_0/project_1_dec_ip_probe_0.dcp' for cell 'project_1_i/dec_ip_probe'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_keep_ctrl_fifo_0/project_1_dec_keep_ctrl_fifo_0.dcp' for cell 'project_1_i/dec_keep_ctrl_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_mon_0/project_1_dec_op_mon_0.dcp' for cell 'project_1_i/dec_op_mon'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_op_probe_0/project_1_dec_op_probe_0.dcp' for cell 'project_1_i/dec_op_probe'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_stat_reinterpret_0/project_1_dec_stat_reinterpret_0.dcp' for cell 'project_1_i/dec_stat_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_demod_0/project_1_demod_0.dcp' for cell 'project_1_i/demod'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_0/project_1_enc_add_keep_0.dcp' for cell 'project_1_i/enc_add_keep'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_add_keep_trim_0/project_1_enc_add_keep_trim_0.dcp' for cell 'project_1_i/enc_add_keep_trim'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ctrl_reinterpret_0/project_1_enc_ctrl_reinterpret_0.dcp' for cell 'project_1_i/enc_ctrl_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_fifo_0/project_1_enc_data_fifo_0.dcp' for cell 'project_1_i/enc_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_data_reinterpret_0/project_1_enc_data_reinterpret_0.dcp' for cell 'project_1_i/enc_data_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_mon_0/project_1_enc_ip_mon_0.dcp' for cell 'project_1_i/enc_ip_mon'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_ip_probe_0/project_1_enc_ip_probe_0.dcp' for cell 'project_1_i/enc_ip_probe'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_keep_ctrl_fifo_0/project_1_enc_keep_ctrl_fifo_0.dcp' for cell 'project_1_i/enc_keep_ctrl_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_mon_0/project_1_enc_op_mon_0.dcp' for cell 'project_1_i/enc_op_mon'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_enc_op_probe_0/project_1_enc_op_probe_0.dcp' for cell 'project_1_i/enc_op_probe'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0.dcp' for cell 'project_1_i/gpio_reset'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_chan_data_fifo_0/project_1_hard_chan_data_fifo_0.dcp' for cell 'project_1_i/hard_chan_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0.dcp' for cell 'project_1_i/hard_data_reg'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reinterpret_0/project_1_llr_reinterpret_0.dcp' for cell 'project_1_i/llr_reinterpret'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_llr_reshape_0/project_1_llr_reshape_0.dcp' for cell 'project_1_i/llr_reshape'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_mod_and_chan_0/project_1_mod_and_chan_0.dcp' for cell 'project_1_i/mod_and_chan'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0.dcp' for cell 'project_1_i/rst_PS_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0.dcp' for cell 'project_1_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0.dcp' for cell 'project_1_i/rst_clk_wiz_300M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rtc_0/project_1_rtc_0.dcp' for cell 'project_1_i/rtc'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_dec_0/project_1_sd_fec_dec_0.dcp' for cell 'project_1_i/sd_fec_dec'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_sd_fec_enc_0/project_1_sd_fec_enc_0.dcp' for cell 'project_1_i/sd_fec_enc'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_broadcast_0/project_1_src_data_broadcast_0.dcp' for cell 'project_1_i/src_data_broadcast'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_src_data_fifo_0/project_1_src_data_fifo_0.dcp' for cell 'project_1_i/src_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_stats_0/project_1_stats_0.dcp' for cell 'project_1_i/stats'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/project_1_usp_rf_data_converter_0_i_0.dcp' for cell 'project_1_i/usp_rf_data_converter_0_i'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_1/project_1_xbar_1.dcp' for cell 'project_1_i/PS_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0.dcp' for cell 'project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0.dcp' for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1.dcp' for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_1/project_1_auto_pc_1.dcp' for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_xbar_0/project_1_xbar_0.dcp' for cell 'project_1_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0.dcp' for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_pc_0/project_1_auto_pc_0.dcp' for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2895.160 ; gain = 0.000 ; free physical = 58210 ; free virtual = 518032
INFO: [Netlist 29-17] Analyzing 2014 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0.xdc] for cell 'project_1_i/PS_0/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_PS_0_0/project_1_PS_0_0.xdc] for cell 'project_1_i/PS_0/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0_board.xdc] for cell 'project_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0_board.xdc] for cell 'project_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0.xdc] for cell 'project_1_i/axi_gpio/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_gpio_0/project_1_axi_gpio_0.xdc] for cell 'project_1_i/axi_gpio/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0.xdc] for cell 'project_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0.xdc] for cell 'project_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0_board.xdc] for cell 'project_1_i/clk_wiz/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0_board.xdc] for cell 'project_1_i/clk_wiz/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0.xdc] for cell 'project_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3509.172 ; gain = 408.953 ; free physical = 57715 ; free virtual = 517537
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_clk_wiz_0/project_1_clk_wiz_0.xdc] for cell 'project_1_i/clk_wiz/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0_board.xdc] for cell 'project_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0_board.xdc] for cell 'project_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0.xdc] for cell 'project_1_i/gpio_reset/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_gpio_reset_0/project_1_gpio_reset_0.xdc] for cell 'project_1_i/gpio_reset/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_board.xdc] for cell 'project_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0_board.xdc] for cell 'project_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0.xdc] for cell 'project_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_100M_0/project_1_rst_clk_wiz_100M_0.xdc] for cell 'project_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_board.xdc] for cell 'project_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0_board.xdc] for cell 'project_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0.xdc] for cell 'project_1_i/rst_clk_wiz_300M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_clk_wiz_300M_0/project_1_rst_clk_wiz_300M_0.xdc] for cell 'project_1_i/rst_clk_wiz_300M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0_board.xdc] for cell 'project_1_i/rst_PS_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0_board.xdc] for cell 'project_1_i/rst_PS_0_99M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0.xdc] for cell 'project_1_i/rst_PS_0_99M/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_rst_PS_0_99M_0/project_1_rst_PS_0_99M_0.xdc] for cell 'project_1_i/rst_PS_0_99M/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/synth/project_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/synth/project_1_usp_rf_data_converter_0_i_0_clocks.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
WARNING: [Vivado 12-584] No ports matched 's_axi_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_axi_aclk]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:60]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc0_clk_p'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports adc0_clk_p]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:62]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac0_clk_p'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports dac0_clk_p]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:65]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'adc0_axis_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports adc0_axis_aclk]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:69]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dac0_axis_aclk'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports dac0_axis_aclk]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:72]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:74]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-to [get_pins -filter {REF_PIN_NAME== D} -of [get_cells -hier -filter {name =~ *usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg*}]]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/zcu111_sdfec.xdc]
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/constrs_1/imports/xdc/default.xdc]
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0_clocks.xdc] for cell 'project_1_i/axi_intc/U0'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_axi_intc_0/project_1_axi_intc_0_clocks.xdc] for cell 'project_1_i/axi_intc/U0'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_clocks.xdc] for cell 'project_1_i/chan_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_chan_ctrl_reg_0/project_1_chan_ctrl_reg_0_clocks.xdc] for cell 'project_1_i/chan_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_clocks.xdc] for cell 'project_1_i/dec_ctrl_reg/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_dec_ctrl_reg_0/project_1_dec_ctrl_reg_0_clocks.xdc] for cell 'project_1_i/dec_ctrl_reg/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0_clocks.xdc] for cell 'project_1_i/hard_data_reg/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_hard_data_reg_0/project_1_hard_data_reg_0_clocks.xdc] for cell 'project_1_i/hard_data_reg/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/synth/project_1_usp_rf_data_converter_0_i_0.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_usp_rf_data_converter_0_i_0/synth/project_1_usp_rf_data_converter_0_i_0.xdc] for cell 'project_1_i/usp_rf_data_converter_0_i/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0_clocks.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_0/project_1_auto_ds_0_clocks.xdc] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_cc_0/project_1_auto_cc_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_auto_ds_1/project_1_auto_ds_1_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m00_regslice_0/project_1_m00_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m01_regslice_0/project_1_m01_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m02_regslice_0/project_1_m02_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m03_regslice_0/project_1_m03_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m04_regslice_0/project_1_m04_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m05_regslice_0/project_1_m05_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m06_regslice_0/project_1_m06_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m07_regslice_0/project_1_m07_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m08_regslice_0/project_1_m08_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m08_couplers/m08_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m09_regslice_0/project_1_m09_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m09_couplers/m09_regslice/inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_m10_regslice_0/project_1_m10_regslice_0_clocks.xdc] for cell 'project_1_i/PS_0_axi_periph/m10_couplers/m10_regslice/inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_error_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_error_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_done_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_done_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac2_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/dac_source_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/cdc_dac0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc0_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc1_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc2_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cdc_adc3_status_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_done_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc2_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_adc3_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_pll_lock_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_powerup_state_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac0_clk_present_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc20_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc21_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc22_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc23_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc30_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc31_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc32_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc33_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac01_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac02_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac12_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_vol'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_over_range'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_data_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc00_fifo_irq'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_arstn_0i'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/adc_sink_i/inst/cdc_arstn_0i'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'project_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'project_1_i/adc_sink_i/inst/ds_slice_00/xpm_mem_ds_wrap2_i/xpm_mem_ds_sdpram_wrap_i/xpm_memory_sdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3692.465 ; gain = 0.000 ; free physical = 57777 ; free virtual = 517617
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 102 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 54 instances

78 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:14 . Memory (MB): peak = 3692.465 ; gain = 1287.730 ; free physical = 57777 ; free virtual = 517617
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3692.465 ; gain = 0.000 ; free physical = 57761 ; free virtual = 517603

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19d996a95

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3692.465 ; gain = 0.000 ; free physical = 57660 ; free virtual = 517501

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 69 inverter(s) to 5357 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17d2c6433

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57601 ; free virtual = 517443
INFO: [Opt 31-389] Phase Retarget created 147 cells and removed 661 cells
INFO: [Opt 31-1021] In phase Retarget, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 19aea5c4d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57601 ; free virtual = 517443
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 108 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f40277e4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57599 ; free virtual = 517441
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 2390 cells
INFO: [Opt 31-1021] In phase Sweep, 343 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: f40277e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57600 ; free virtual = 517442
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f40277e4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57600 ; free virtual = 517442
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e73c938a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57600 ; free virtual = 517442
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             147  |             661  |                                             82  |
|  Constant propagation         |               8  |             108  |                                             79  |
|  Sweep                        |               6  |            2390  |                                            343  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            112  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3709.902 ; gain = 0.000 ; free physical = 57603 ; free virtual = 517445
Ending Logic Optimization Task | Checksum: 19cfb9aec

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3709.902 ; gain = 2.676 ; free physical = 57603 ; free virtual = 517445

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 280 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 227 WE to EN ports
Number of BRAM Ports augmented: 130 newly gated: 227 Total Ports: 560
Ending PowerOpt Patch Enables Task | Checksum: 1e3f71d81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4622.957 ; gain = 0.000 ; free physical = 57222 ; free virtual = 517066
Ending Power Optimization Task | Checksum: 1e3f71d81

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 4622.957 ; gain = 913.055 ; free physical = 57296 ; free virtual = 517141

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e3f71d81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4622.957 ; gain = 0.000 ; free physical = 57296 ; free virtual = 517141

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4622.957 ; gain = 0.000 ; free physical = 57297 ; free virtual = 517141
Ending Netlist Obfuscation Task | Checksum: 1ac4f4e51

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4622.957 ; gain = 0.000 ; free physical = 57297 ; free virtual = 517141
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:26 . Memory (MB): peak = 4622.957 ; gain = 930.492 ; free physical = 57298 ; free virtual = 517142
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4622.957 ; gain = 0.000 ; free physical = 57190 ; free virtual = 517044
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 4622.961 ; gain = 0.004 ; free physical = 57161 ; free virtual = 517026
INFO: [runtcl-4] Executing : report_drc -file project_1_wrapper_drc_opted.rpt -pb project_1_wrapper_drc_opted.pb -rpx project_1_wrapper_drc_opted.rpx
Command: report_drc -file project_1_wrapper_drc_opted.rpt -pb project_1_wrapper_drc_opted.pb -rpx project_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4636.988 ; gain = 14.027 ; free physical = 57112 ; free virtual = 516977
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4636.992 ; gain = 0.000 ; free physical = 57083 ; free virtual = 516948
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12b2b14bf

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4636.992 ; gain = 0.000 ; free physical = 57084 ; free virtual = 516948
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4636.992 ; gain = 0.000 ; free physical = 57084 ; free virtual = 516948

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12bb09cee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56445 ; free virtual = 516450

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 183a3c4ad

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56296 ; free virtual = 516302

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 183a3c4ad

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56296 ; free virtual = 516301
Phase 1 Placer Initialization | Checksum: 183a3c4ad

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56290 ; free virtual = 516295

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1dc6dc556

Time (s): cpu = 00:02:19 ; elapsed = 00:01:13 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56244 ; free virtual = 516250

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 17c8ce6db

Time (s): cpu = 00:02:21 ; elapsed = 00:01:15 . Memory (MB): peak = 5005.227 ; gain = 368.234 ; free physical = 56238 ; free virtual = 516244

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 17c8ce6db

Time (s): cpu = 00:02:23 ; elapsed = 00:01:16 . Memory (MB): peak = 5086.641 ; gain = 449.648 ; free physical = 56206 ; free virtual = 516211

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16f6b3f41

Time (s): cpu = 00:02:27 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.641 ; gain = 449.648 ; free physical = 56178 ; free virtual = 516184

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16f6b3f41

Time (s): cpu = 00:02:27 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.641 ; gain = 449.648 ; free physical = 56178 ; free virtual = 516184
Phase 2.1.1 Partition Driven Placement | Checksum: 16f6b3f41

Time (s): cpu = 00:02:27 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.641 ; gain = 449.648 ; free physical = 56194 ; free virtual = 516200
Phase 2.1 Floorplanning | Checksum: 16f6b3f41

Time (s): cpu = 00:02:28 ; elapsed = 00:01:18 . Memory (MB): peak = 5086.641 ; gain = 449.648 ; free physical = 56194 ; free virtual = 516200

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 23 LUTNM shape to break, 1863 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 9, total 23, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 861 nets or cells. Created 23 new cells, deleted 838 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net project_1_i/rst_clk_wiz_300M/U0/peripheral_aresetn[0]. Replicated 15 times.
INFO: [Physopt 32-81] Processed net project_1_i/rst_clk_wiz_100M/U0/peripheral_aresetn[0]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 24 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 24 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 5193.719 ; gain = 0.000 ; free physical = 56169 ; free virtual = 516178
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 3 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/q0_reg__0. No change.
INFO: [Physopt 32-665] Processed cell project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/q2_reg__0. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/q2_reg__0. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 13 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5193.719 ; gain = 0.000 ; free physical = 56169 ; free virtual = 516177
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5193.719 ; gain = 0.000 ; free physical = 56171 ; free virtual = 516179

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           23  |            838  |                   861  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           24  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           13  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           60  |            838  |                   864  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14925c31b

Time (s): cpu = 00:04:52 ; elapsed = 00:02:29 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56173 ; free virtual = 516182
Phase 2.2 Global Placement Core | Checksum: 1cf592367

Time (s): cpu = 00:05:14 ; elapsed = 00:02:41 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56160 ; free virtual = 516168
Phase 2 Global Placement | Checksum: 1cf592367

Time (s): cpu = 00:05:14 ; elapsed = 00:02:41 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56198 ; free virtual = 516207

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11b588f65

Time (s): cpu = 00:05:21 ; elapsed = 00:02:44 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56202 ; free virtual = 516210

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 210b6e721

Time (s): cpu = 00:05:28 ; elapsed = 00:02:47 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56206 ; free virtual = 516214

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18418a0b0

Time (s): cpu = 00:05:31 ; elapsed = 00:02:50 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56204 ; free virtual = 516213

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 17916d9c0

Time (s): cpu = 00:05:32 ; elapsed = 00:02:50 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56203 ; free virtual = 516211

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1deab3bbb

Time (s): cpu = 00:05:40 ; elapsed = 00:02:53 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56193 ; free virtual = 516202

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 15c5f2302

Time (s): cpu = 00:05:50 ; elapsed = 00:03:01 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56145 ; free virtual = 516153

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 1f8a1708b

Time (s): cpu = 00:05:52 ; elapsed = 00:03:03 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56144 ; free virtual = 516152

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 207feb6dd

Time (s): cpu = 00:05:57 ; elapsed = 00:03:07 . Memory (MB): peak = 5193.719 ; gain = 556.727 ; free physical = 56099 ; free virtual = 516108
Phase 3.6 Small Shape DP | Checksum: 1a999412a

Time (s): cpu = 00:06:18 ; elapsed = 00:03:15 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56133 ; free virtual = 516142

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b72d84f4

Time (s): cpu = 00:06:21 ; elapsed = 00:03:18 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56138 ; free virtual = 516146

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21c014e5a

Time (s): cpu = 00:06:22 ; elapsed = 00:03:19 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56137 ; free virtual = 516146

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11697f375

Time (s): cpu = 00:07:00 ; elapsed = 00:03:28 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56124 ; free virtual = 516132
Phase 3 Detail Placement | Checksum: 11697f375

Time (s): cpu = 00:07:01 ; elapsed = 00:03:29 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56124 ; free virtual = 516133

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: a0e93399

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.068 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17faf60fd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5203.344 ; gain = 0.000 ; free physical = 56111 ; free virtual = 516119
INFO: [Place 46-35] Processed net project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aresetn_0, inserted BUFG to drive 3606 loads.
INFO: [Place 46-34] Processed net project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mjbC_U22/mod_and_chan_4x_mjbC_MulnS_0_U/CEA1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-35] Processed net project_1_i/rst_PS_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1667 loads.
INFO: [Place 46-45] Replicated bufg driver project_1_i/rst_PS_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/syncstages_ff_reg[4], inserted BUFG to drive 1191 loads.
INFO: [Place 46-56] BUFG insertion identified 5 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 2, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1991196f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5203.344 ; gain = 0.000 ; free physical = 56090 ; free virtual = 516098
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d8bb1f8

Time (s): cpu = 00:08:03 ; elapsed = 00:03:51 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56095 ; free virtual = 516103
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.420. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f54e6a02

Time (s): cpu = 00:09:11 ; elapsed = 00:04:56 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56084 ; free virtual = 516093
Phase 4.1 Post Commit Optimization | Checksum: 1f54e6a02

Time (s): cpu = 00:09:12 ; elapsed = 00:04:56 . Memory (MB): peak = 5203.344 ; gain = 566.352 ; free physical = 56085 ; free virtual = 516094

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f54e6a02

Time (s): cpu = 00:09:14 ; elapsed = 00:04:58 . Memory (MB): peak = 5309.219 ; gain = 672.227 ; free physical = 56097 ; free virtual = 516106
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 5309.219 ; gain = 0.000 ; free physical = 56034 ; free virtual = 516043

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 258acf34e

Time (s): cpu = 00:09:26 ; elapsed = 00:05:11 . Memory (MB): peak = 5309.219 ; gain = 672.227 ; free physical = 56033 ; free virtual = 516042

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5309.219 ; gain = 0.000 ; free physical = 56034 ; free virtual = 516042
Phase 4.4 Final Placement Cleanup | Checksum: 20e08ff9e

Time (s): cpu = 00:09:27 ; elapsed = 00:05:11 . Memory (MB): peak = 5309.219 ; gain = 672.227 ; free physical = 56033 ; free virtual = 516041
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20e08ff9e

Time (s): cpu = 00:09:27 ; elapsed = 00:05:12 . Memory (MB): peak = 5309.219 ; gain = 672.227 ; free physical = 56032 ; free virtual = 516040
Ending Placer Task | Checksum: 12bedaef1

Time (s): cpu = 00:09:27 ; elapsed = 00:05:12 . Memory (MB): peak = 5309.219 ; gain = 672.227 ; free physical = 56031 ; free virtual = 516039
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:39 ; elapsed = 00:05:22 . Memory (MB): peak = 5309.219 ; gain = 672.230 ; free physical = 56200 ; free virtual = 516209
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5309.223 ; gain = 0.004 ; free physical = 56063 ; free virtual = 516179
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5309.223 ; gain = 0.004 ; free physical = 56146 ; free virtual = 516183
INFO: [runtcl-4] Executing : report_io -file project_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.51 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 56113 ; free virtual = 516150
INFO: [runtcl-4] Executing : report_utilization -file project_1_wrapper_utilization_placed.rpt -pb project_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file project_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 56142 ; free virtual = 516180
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
166 Infos, 49 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:09 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 56075 ; free virtual = 516113
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 55923 ; free virtual = 516068
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 56010 ; free virtual = 516077
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7ca3a6d1 ConstDB: 0 ShapeSum: 4beb7ed4 RouteDB: 635e894c

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 5309.223 ; gain = 0.000 ; free physical = 55734 ; free virtual = 515806
Phase 1 Build RT Design | Checksum: 1c4544a85

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 5317.219 ; gain = 7.996 ; free physical = 55687 ; free virtual = 515759
Post Restoration Checksum: NetGraph: 84ae84f1 NumContArr: a19212a3 Constraints: fbe5bb48 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2222652dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5317.219 ; gain = 7.996 ; free physical = 55695 ; free virtual = 515767

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2222652dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5317.219 ; gain = 7.996 ; free physical = 55609 ; free virtual = 515680

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2222652dc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 5317.219 ; gain = 7.996 ; free physical = 55609 ; free virtual = 515680

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1db340c7e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 5673.914 ; gain = 364.691 ; free physical = 55566 ; free virtual = 515638

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2a53fff61

Time (s): cpu = 00:01:09 ; elapsed = 00:00:30 . Memory (MB): peak = 5673.914 ; gain = 364.691 ; free physical = 55533 ; free virtual = 515605
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.499  | TNS=0.000  | WHS=-0.744 | THS=-1350.691|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 2a88bd7b5

Time (s): cpu = 00:02:11 ; elapsed = 00:00:46 . Memory (MB): peak = 5673.914 ; gain = 364.691 ; free physical = 55703 ; free virtual = 515775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.499  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2fc331ba7

Time (s): cpu = 00:02:11 ; elapsed = 00:00:46 . Memory (MB): peak = 5673.914 ; gain = 364.691 ; free physical = 55699 ; free virtual = 515773
Phase 2 Router Initialization | Checksum: 2b8c3a64e

Time (s): cpu = 00:02:11 ; elapsed = 00:00:46 . Memory (MB): peak = 5673.914 ; gain = 364.691 ; free physical = 55699 ; free virtual = 515772

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61488
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53519
  Number of Partially Routed Nets     = 7969
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2ccaa2b1a

Time (s): cpu = 00:03:30 ; elapsed = 00:01:10 . Memory (MB): peak = 5868.914 ; gain = 559.691 ; free physical = 55590 ; free virtual = 515663

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.07|     4x4|      0.34|     4x4|      0.11|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.17|   16x16|      0.53|     2x2|      0.09|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.01|     2x2|      0.04|     4x4|      0.15|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.03|     2x2|      0.03|     4x4|      0.20|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X24Y422->INT_X31Y445 (CLEM_X24Y422->CLEL_R_X31Y445)
	INT_X24Y432->INT_X31Y439 (CLEM_X24Y432->CLEL_R_X31Y439)
	INT_X24Y424->INT_X31Y431 (CLEM_X24Y424->CLEL_R_X31Y431)
	INT_X24Y431->INT_X31Y438 (CLEM_X24Y431->CLEL_R_X31Y438)
	INT_X24Y423->INT_X31Y430 (CLEM_X24Y423->CLEL_R_X31Y430)
INFO: [Route 35-580] Design has 161 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out3_project_1_clk_wiz_0 |clk_out2_project_1_clk_wiz_0 |                                        project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_isr_reg[1]/D|
| clk_out3_project_1_clk_wiz_0 |clk_out2_project_1_clk_wiz_0 |                                  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_auto_restart_reg/D|
| clk_out3_project_1_clk_wiz_0 |clk_out2_project_1_clk_wiz_0 |                                        project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_isr_reg[1]/D|
| clk_out3_project_1_clk_wiz_0 |clk_out2_project_1_clk_wiz_0 |                                        project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_isr_reg[0]/D|
| clk_out3_project_1_clk_wiz_0 |clk_out2_project_1_clk_wiz_0 |                                     project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13384
 Number of Nodes with overlaps = 1390
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.411 | TNS=-13.097| WHS=-0.018 | THS=-0.166 |

Phase 4.1 Global Iteration 0 | Checksum: 2963a79bd

Time (s): cpu = 00:08:39 ; elapsed = 00:03:44 . Memory (MB): peak = 5990.914 ; gain = 681.691 ; free physical = 56140 ; free virtual = 515545

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.526 | TNS=-33.436| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 27f93398b

Time (s): cpu = 00:09:28 ; elapsed = 00:04:22 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56123 ; free virtual = 515528

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.592 | TNS=-48.199| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 2e4ecc116

Time (s): cpu = 00:09:47 ; elapsed = 00:04:38 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56167 ; free virtual = 515572
Phase 4 Rip-up And Reroute | Checksum: 2e4ecc116

Time (s): cpu = 00:09:47 ; elapsed = 00:04:39 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56167 ; free virtual = 515572

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2708753f8

Time (s): cpu = 00:10:07 ; elapsed = 00:04:45 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56178 ; free virtual = 515584
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.526 | TNS=-33.436| WHS=0.010  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2615718eb

Time (s): cpu = 00:10:12 ; elapsed = 00:04:47 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56135 ; free virtual = 515540

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2615718eb

Time (s): cpu = 00:10:13 ; elapsed = 00:04:47 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56135 ; free virtual = 515540
Phase 5 Delay and Skew Optimization | Checksum: 2615718eb

Time (s): cpu = 00:10:13 ; elapsed = 00:04:48 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56135 ; free virtual = 515541

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2631ccec4

Time (s): cpu = 00:10:28 ; elapsed = 00:04:53 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56148 ; free virtual = 515554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19e5633db

Time (s): cpu = 00:10:29 ; elapsed = 00:04:53 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56146 ; free virtual = 515552
Phase 6 Post Hold Fix | Checksum: 19e5633db

Time (s): cpu = 00:10:29 ; elapsed = 00:04:53 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56146 ; free virtual = 515552

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.39649 %
  Global Horizontal Routing Utilization  = 2.64021 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 84.9765%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.7299%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X27Y440 -> INT_X27Y440
East Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 78.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 20c8b9d96

Time (s): cpu = 00:10:31 ; elapsed = 00:04:54 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56140 ; free virtual = 515545

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20c8b9d96

Time (s): cpu = 00:10:31 ; elapsed = 00:04:55 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56138 ; free virtual = 515544

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20c8b9d96

Time (s): cpu = 00:10:35 ; elapsed = 00:04:59 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56143 ; free virtual = 515548

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.010 | TNS=-0.010 | WHS=0.010  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20c8b9d96

Time (s): cpu = 00:10:36 ; elapsed = 00:05:00 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56150 ; free virtual = 515555
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1.76037e-11 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:08 ; elapsed = 00:05:05 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56437 ; free virtual = 515842

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 50 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:22 ; elapsed = 00:05:14 . Memory (MB): peak = 6040.914 ; gain = 731.691 ; free physical = 56438 ; free virtual = 515843
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 6040.918 ; gain = 0.004 ; free physical = 56270 ; free virtual = 515809
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 6040.918 ; gain = 0.004 ; free physical = 56400 ; free virtual = 515841
INFO: [runtcl-4] Executing : report_drc -file project_1_wrapper_drc_routed.rpt -pb project_1_wrapper_drc_routed.pb -rpx project_1_wrapper_drc_routed.rpx
Command: report_drc -file project_1_wrapper_drc_routed.rpt -pb project_1_wrapper_drc_routed.pb -rpx project_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6044.926 ; gain = 4.008 ; free physical = 56382 ; free virtual = 515822
INFO: [runtcl-4] Executing : report_methodology -file project_1_wrapper_methodology_drc_routed.rpt -pb project_1_wrapper_methodology_drc_routed.pb -rpx project_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file project_1_wrapper_methodology_drc_routed.rpt -pb project_1_wrapper_methodology_drc_routed.pb -rpx project_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/impl_1/project_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6044.926 ; gain = 0.000 ; free physical = 56338 ; free virtual = 515779
INFO: [runtcl-4] Executing : report_power -file project_1_wrapper_power_routed.rpt -pb project_1_wrapper_power_summary_routed.pb -rpx project_1_wrapper_power_routed.rpx
Command: report_power -file project_1_wrapper_power_routed.rpt -pb project_1_wrapper_power_summary_routed.pb -rpx project_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
197 Infos, 51 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 6044.926 ; gain = 0.000 ; free physical = 56258 ; free virtual = 515710
INFO: [runtcl-4] Executing : report_route_status -file project_1_wrapper_route_status.rpt -pb project_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file project_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file project_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6044.926 ; gain = 0.000 ; free physical = 56223 ; free virtual = 515677
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file project_1_wrapper_bus_skew_routed.rpt -pb project_1_wrapper_bus_skew_routed.pb -rpx project_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project_1_i/src_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project_1_i/hard_chan_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project_1_i/enc_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project_1_i/dec_ctrl_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <project_1_i/chan_ctrl_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force project_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: FECPL-1, FECPL-2, FECPL-3
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg input project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg input project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product output project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg multiplier stage project_1_i/data_source/inst/grp_operator_s_fu_337/top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U1/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_ibs_U4/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U2/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_jbC_U5/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U3/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_kbM_U6/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U10/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U11/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U12/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U7/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U8/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func1_fu_464/demod_4x_mul_mul_lbW_U9/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U28/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_ibs_U31/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U29/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_jbC_U32/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U30/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_kbM_U33/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U34/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U35/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U36/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U37/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U38/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func2_fu_486/demod_4x_mul_mul_lbW_U39/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U44/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_ibs_U47/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U45/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_jbC_U48/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U46/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_kbM_U49/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U50/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U51/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U53/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U54/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U55/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U60/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_ibs_U63/demod_4x_mul_mul_ibs_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U61/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_jbC_U64/demod_4x_mul_mul_jbC_DSP48_1_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U62/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_kbM_U65/demod_4x_mul_mul_kbM_DSP48_2_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U66/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U67/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U68/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U69/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U70/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg multiplier stage project_1_i/demod/inst/grp_demod_func4_fu_530/demod_4x_mul_mul_lbW_U71/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U23/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U24/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U25/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/mod_and_chan_4x_mkbM_U26/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U35/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U36/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U37/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag2_fu_351/mod_and_chan_4x_mkbM_U38/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U47/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U47/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U48/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U48/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U49/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U49/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U50/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/mod_and_chan_4x_mkbM_U50/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U59/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U59/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U60/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U60/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U61/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U61/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U62/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_imag4_fu_403/mod_and_chan_4x_mkbM_U62/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U12/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U13/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U14/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/mod_and_chan_4x_mkbM_U15/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U29/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U30/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U31/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mkbM_U32/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U41/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U41/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U42/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U42/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U43/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U43/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U44/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/mod_and_chan_4x_mkbM_U44/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U53/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U53/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U54/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U54/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U55/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U55/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U56/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg multiplier stage project_1_i/mod_and_chan/inst/grp_awgn_real4_fu_390/mod_and_chan_4x_mkbM_U56/mod_and_chan_4x_mkbM_DSP48_0_U/p_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 5 out of 25 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: irq, error_flag, done_flag, clk_dac0, and clk_adc0.
WARNING: [DRC RTSTAT-10] No routable loads: 111 net(s) have no routable loads. The problem bus(es) and/or net(s) are project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 67 listed).
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 5 out of 25 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: irq, error_flag, done_flag, clk_dac0, and clk_adc0.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 267 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 148748192 bits.
Writing bitstream ./project_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 243 Warnings, 7 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 6108.672 ; gain = 63.746 ; free physical = 56158 ; free virtual = 515630
INFO: [Common 17-206] Exiting Vivado at Thu May 28 08:09:26 2020...
