/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [9:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [17:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[44] ? in_data[1] : in_data[6];
  assign celloutsig_0_29z = celloutsig_0_11z[1] ? celloutsig_0_3z : celloutsig_0_10z[2];
  assign celloutsig_0_33z = celloutsig_0_28z ? celloutsig_0_28z : celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[171] ? in_data[148] : in_data[142];
  assign celloutsig_1_4z = celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z[14];
  assign celloutsig_1_5z = in_data[144] ? in_data[139] : celloutsig_1_2z[13];
  assign celloutsig_1_14z = celloutsig_1_5z ? celloutsig_1_9z : celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_14z ? celloutsig_1_15z[0] : celloutsig_1_13z;
  assign celloutsig_0_7z = celloutsig_0_5z ? celloutsig_0_6z : celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_12z ? celloutsig_0_9z[12] : celloutsig_0_18z[8];
  assign celloutsig_0_21z = celloutsig_0_0z ? celloutsig_0_16z[2] : celloutsig_0_6z;
  assign celloutsig_0_28z = ~((celloutsig_0_25z | celloutsig_0_18z[10]) & celloutsig_0_20z);
  assign celloutsig_0_30z = ~((celloutsig_0_9z[9] | celloutsig_0_2z) & celloutsig_0_29z);
  assign celloutsig_0_3z = ~((in_data[1] | in_data[43]) & in_data[22]);
  assign celloutsig_1_1z = ~((in_data[129] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[7] | celloutsig_1_0z) & in_data[146]);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_5z) & celloutsig_1_0z);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[2] | in_data[7]) & celloutsig_0_3z);
  assign celloutsig_1_9z = ~((in_data[150] | celloutsig_1_5z) & celloutsig_1_0z);
  assign celloutsig_1_10z = ~((in_data[174] | celloutsig_1_9z) & celloutsig_1_9z);
  assign celloutsig_1_13z = ~((celloutsig_1_6z[5] | celloutsig_1_9z) & celloutsig_1_11z[1]);
  assign celloutsig_1_16z = ~((celloutsig_1_13z | celloutsig_1_6z[11]) & celloutsig_1_14z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z[0] | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_4z) & in_data[59]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_6z) & in_data[51]);
  assign celloutsig_0_12z = ~((celloutsig_0_2z | celloutsig_0_11z[0]) & celloutsig_0_4z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | in_data[12]) & in_data[91]);
  assign celloutsig_0_25z = ~((celloutsig_0_6z | celloutsig_0_11z[0]) & celloutsig_0_3z);
  assign celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_20z } / { 1'h1, celloutsig_0_13z[8:0], celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[155:142], celloutsig_1_1z } / { 1'h1, in_data[126:114], celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[181:179] / { 1'h1, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[99:97], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z } / { 1'h1, celloutsig_1_2z[9:5], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_2z[9], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z } / { 1'h1, in_data[142:141], celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_9z = { in_data[45:34], celloutsig_0_7z } / { 1'h1, in_data[82:73], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[2:1] };
  assign celloutsig_0_1z = in_data[38:35] / { 1'h1, in_data[45:43] };
  assign celloutsig_0_14z = { in_data[84], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z } / { 1'h1, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_13z[9:4], celloutsig_0_7z } / { 1'h1, celloutsig_0_14z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_16z } / { 1'h1, in_data[29:20] };
  assign celloutsig_1_6z = { in_data[154:145], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z } >> { in_data[139:130], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z[13:0], celloutsig_1_16z } >> { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_10z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_10z = in_data[79:77];
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_13z = { celloutsig_0_10z[2:1], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_12z };
  assign { out_data[128], out_data[110:96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
