.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* miso */
.set miso__0__MASK, 0x08
.set miso__0__PC, CYREG_PRT1_PC3
.set miso__0__PORT, 1
.set miso__0__SHIFT, 3
.set miso__AG, CYREG_PRT1_AG
.set miso__AMUX, CYREG_PRT1_AMUX
.set miso__BIE, CYREG_PRT1_BIE
.set miso__BIT_MASK, CYREG_PRT1_BIT_MASK
.set miso__BYP, CYREG_PRT1_BYP
.set miso__CTL, CYREG_PRT1_CTL
.set miso__DM0, CYREG_PRT1_DM0
.set miso__DM1, CYREG_PRT1_DM1
.set miso__DM2, CYREG_PRT1_DM2
.set miso__DR, CYREG_PRT1_DR
.set miso__INP_DIS, CYREG_PRT1_INP_DIS
.set miso__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set miso__LCD_EN, CYREG_PRT1_LCD_EN
.set miso__MASK, 0x08
.set miso__PORT, 1
.set miso__PRT, CYREG_PRT1_PRT
.set miso__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set miso__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set miso__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set miso__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set miso__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set miso__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set miso__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set miso__PS, CYREG_PRT1_PS
.set miso__SHIFT, 3
.set miso__SLW, CYREG_PRT1_SLW

/* miso_lcd */
.set miso_lcd__0__MASK, 0x40
.set miso_lcd__0__PC, CYREG_PRT6_PC6
.set miso_lcd__0__PORT, 6
.set miso_lcd__0__SHIFT, 6
.set miso_lcd__AG, CYREG_PRT6_AG
.set miso_lcd__AMUX, CYREG_PRT6_AMUX
.set miso_lcd__BIE, CYREG_PRT6_BIE
.set miso_lcd__BIT_MASK, CYREG_PRT6_BIT_MASK
.set miso_lcd__BYP, CYREG_PRT6_BYP
.set miso_lcd__CTL, CYREG_PRT6_CTL
.set miso_lcd__DM0, CYREG_PRT6_DM0
.set miso_lcd__DM1, CYREG_PRT6_DM1
.set miso_lcd__DM2, CYREG_PRT6_DM2
.set miso_lcd__DR, CYREG_PRT6_DR
.set miso_lcd__INP_DIS, CYREG_PRT6_INP_DIS
.set miso_lcd__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set miso_lcd__LCD_EN, CYREG_PRT6_LCD_EN
.set miso_lcd__MASK, 0x40
.set miso_lcd__PORT, 6
.set miso_lcd__PRT, CYREG_PRT6_PRT
.set miso_lcd__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set miso_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set miso_lcd__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set miso_lcd__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set miso_lcd__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set miso_lcd__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set miso_lcd__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set miso_lcd__PS, CYREG_PRT6_PS
.set miso_lcd__SHIFT, 6
.set miso_lcd__SLW, CYREG_PRT6_SLW

/* mosi */
.set mosi__0__MASK, 0x10
.set mosi__0__PC, CYREG_PRT1_PC4
.set mosi__0__PORT, 1
.set mosi__0__SHIFT, 4
.set mosi__AG, CYREG_PRT1_AG
.set mosi__AMUX, CYREG_PRT1_AMUX
.set mosi__BIE, CYREG_PRT1_BIE
.set mosi__BIT_MASK, CYREG_PRT1_BIT_MASK
.set mosi__BYP, CYREG_PRT1_BYP
.set mosi__CTL, CYREG_PRT1_CTL
.set mosi__DM0, CYREG_PRT1_DM0
.set mosi__DM1, CYREG_PRT1_DM1
.set mosi__DM2, CYREG_PRT1_DM2
.set mosi__DR, CYREG_PRT1_DR
.set mosi__INP_DIS, CYREG_PRT1_INP_DIS
.set mosi__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set mosi__LCD_EN, CYREG_PRT1_LCD_EN
.set mosi__MASK, 0x10
.set mosi__PORT, 1
.set mosi__PRT, CYREG_PRT1_PRT
.set mosi__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set mosi__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set mosi__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set mosi__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set mosi__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set mosi__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set mosi__PS, CYREG_PRT1_PS
.set mosi__SHIFT, 4
.set mosi__SLW, CYREG_PRT1_SLW

/* mosi_lcd */
.set mosi_lcd__0__MASK, 0x20
.set mosi_lcd__0__PC, CYREG_PRT6_PC5
.set mosi_lcd__0__PORT, 6
.set mosi_lcd__0__SHIFT, 5
.set mosi_lcd__AG, CYREG_PRT6_AG
.set mosi_lcd__AMUX, CYREG_PRT6_AMUX
.set mosi_lcd__BIE, CYREG_PRT6_BIE
.set mosi_lcd__BIT_MASK, CYREG_PRT6_BIT_MASK
.set mosi_lcd__BYP, CYREG_PRT6_BYP
.set mosi_lcd__CTL, CYREG_PRT6_CTL
.set mosi_lcd__DM0, CYREG_PRT6_DM0
.set mosi_lcd__DM1, CYREG_PRT6_DM1
.set mosi_lcd__DM2, CYREG_PRT6_DM2
.set mosi_lcd__DR, CYREG_PRT6_DR
.set mosi_lcd__INP_DIS, CYREG_PRT6_INP_DIS
.set mosi_lcd__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set mosi_lcd__LCD_EN, CYREG_PRT6_LCD_EN
.set mosi_lcd__MASK, 0x20
.set mosi_lcd__PORT, 6
.set mosi_lcd__PRT, CYREG_PRT6_PRT
.set mosi_lcd__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set mosi_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set mosi_lcd__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set mosi_lcd__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set mosi_lcd__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set mosi_lcd__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set mosi_lcd__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set mosi_lcd__PS, CYREG_PRT6_PS
.set mosi_lcd__SHIFT, 5
.set mosi_lcd__SLW, CYREG_PRT6_SLW

/* sclk */
.set sclk__0__MASK, 0x02
.set sclk__0__PC, CYREG_PRT1_PC1
.set sclk__0__PORT, 1
.set sclk__0__SHIFT, 1
.set sclk__AG, CYREG_PRT1_AG
.set sclk__AMUX, CYREG_PRT1_AMUX
.set sclk__BIE, CYREG_PRT1_BIE
.set sclk__BIT_MASK, CYREG_PRT1_BIT_MASK
.set sclk__BYP, CYREG_PRT1_BYP
.set sclk__CTL, CYREG_PRT1_CTL
.set sclk__DM0, CYREG_PRT1_DM0
.set sclk__DM1, CYREG_PRT1_DM1
.set sclk__DM2, CYREG_PRT1_DM2
.set sclk__DR, CYREG_PRT1_DR
.set sclk__INP_DIS, CYREG_PRT1_INP_DIS
.set sclk__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set sclk__LCD_EN, CYREG_PRT1_LCD_EN
.set sclk__MASK, 0x02
.set sclk__PORT, 1
.set sclk__PRT, CYREG_PRT1_PRT
.set sclk__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set sclk__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set sclk__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set sclk__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set sclk__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set sclk__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set sclk__PS, CYREG_PRT1_PS
.set sclk__SHIFT, 1
.set sclk__SLW, CYREG_PRT1_SLW

/* sclk_lcd */
.set sclk_lcd__0__MASK, 0x80
.set sclk_lcd__0__PC, CYREG_PRT6_PC7
.set sclk_lcd__0__PORT, 6
.set sclk_lcd__0__SHIFT, 7
.set sclk_lcd__AG, CYREG_PRT6_AG
.set sclk_lcd__AMUX, CYREG_PRT6_AMUX
.set sclk_lcd__BIE, CYREG_PRT6_BIE
.set sclk_lcd__BIT_MASK, CYREG_PRT6_BIT_MASK
.set sclk_lcd__BYP, CYREG_PRT6_BYP
.set sclk_lcd__CTL, CYREG_PRT6_CTL
.set sclk_lcd__DM0, CYREG_PRT6_DM0
.set sclk_lcd__DM1, CYREG_PRT6_DM1
.set sclk_lcd__DM2, CYREG_PRT6_DM2
.set sclk_lcd__DR, CYREG_PRT6_DR
.set sclk_lcd__INP_DIS, CYREG_PRT6_INP_DIS
.set sclk_lcd__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set sclk_lcd__LCD_EN, CYREG_PRT6_LCD_EN
.set sclk_lcd__MASK, 0x80
.set sclk_lcd__PORT, 6
.set sclk_lcd__PRT, CYREG_PRT6_PRT
.set sclk_lcd__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set sclk_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set sclk_lcd__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set sclk_lcd__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set sclk_lcd__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set sclk_lcd__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set sclk_lcd__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set sclk_lcd__PS, CYREG_PRT6_PS
.set sclk_lcd__SHIFT, 7
.set sclk_lcd__SLW, CYREG_PRT6_SLW

/* rt_cs */
.set rt_cs__0__MASK, 0x04
.set rt_cs__0__PC, CYREG_PRT6_PC2
.set rt_cs__0__PORT, 6
.set rt_cs__0__SHIFT, 2
.set rt_cs__AG, CYREG_PRT6_AG
.set rt_cs__AMUX, CYREG_PRT6_AMUX
.set rt_cs__BIE, CYREG_PRT6_BIE
.set rt_cs__BIT_MASK, CYREG_PRT6_BIT_MASK
.set rt_cs__BYP, CYREG_PRT6_BYP
.set rt_cs__CTL, CYREG_PRT6_CTL
.set rt_cs__DM0, CYREG_PRT6_DM0
.set rt_cs__DM1, CYREG_PRT6_DM1
.set rt_cs__DM2, CYREG_PRT6_DM2
.set rt_cs__DR, CYREG_PRT6_DR
.set rt_cs__INP_DIS, CYREG_PRT6_INP_DIS
.set rt_cs__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set rt_cs__LCD_EN, CYREG_PRT6_LCD_EN
.set rt_cs__MASK, 0x04
.set rt_cs__PORT, 6
.set rt_cs__PRT, CYREG_PRT6_PRT
.set rt_cs__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set rt_cs__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set rt_cs__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set rt_cs__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set rt_cs__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set rt_cs__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set rt_cs__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set rt_cs__PS, CYREG_PRT6_PS
.set rt_cs__SHIFT, 2
.set rt_cs__SLW, CYREG_PRT6_SLW

/* SPIS_1_BSPIS */
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK, 0x08
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS, 3
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK, 0x10
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS, 4
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK, 0x20
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS, 5
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK, 0x78
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG, CYREG_B1_UDB07_A0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG, CYREG_B1_UDB07_A1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG, CYREG_B1_UDB07_D0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG, CYREG_B1_UDB07_D1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG, CYREG_B1_UDB07_F0
.set SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG, CYREG_B1_UDB07_F1
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK, 0x01
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS, 0
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK, 0x02
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS, 1
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK, 0x04
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS, 2
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK, 0x40
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS, 6
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK, 0x47
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG, CYREG_B0_UDB04_ST

/* SPIS_1_IntClock */
.set SPIS_1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SPIS_1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SPIS_1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SPIS_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_1_IntClock__INDEX, 0x02
.set SPIS_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_1_IntClock__PM_ACT_MSK, 0x04
.set SPIS_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_1_IntClock__PM_STBY_MSK, 0x04

/* cs_lcd */
.set cs_lcd__0__MASK, 0x10
.set cs_lcd__0__PC, CYREG_PRT6_PC4
.set cs_lcd__0__PORT, 6
.set cs_lcd__0__SHIFT, 4
.set cs_lcd__AG, CYREG_PRT6_AG
.set cs_lcd__AMUX, CYREG_PRT6_AMUX
.set cs_lcd__BIE, CYREG_PRT6_BIE
.set cs_lcd__BIT_MASK, CYREG_PRT6_BIT_MASK
.set cs_lcd__BYP, CYREG_PRT6_BYP
.set cs_lcd__CTL, CYREG_PRT6_CTL
.set cs_lcd__DM0, CYREG_PRT6_DM0
.set cs_lcd__DM1, CYREG_PRT6_DM1
.set cs_lcd__DM2, CYREG_PRT6_DM2
.set cs_lcd__DR, CYREG_PRT6_DR
.set cs_lcd__INP_DIS, CYREG_PRT6_INP_DIS
.set cs_lcd__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set cs_lcd__LCD_EN, CYREG_PRT6_LCD_EN
.set cs_lcd__MASK, 0x10
.set cs_lcd__PORT, 6
.set cs_lcd__PRT, CYREG_PRT6_PRT
.set cs_lcd__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set cs_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set cs_lcd__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set cs_lcd__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set cs_lcd__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set cs_lcd__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set cs_lcd__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set cs_lcd__PS, CYREG_PRT6_PS
.set cs_lcd__SHIFT, 4
.set cs_lcd__SLW, CYREG_PRT6_SLW

/* dc_lcd */
.set dc_lcd__0__MASK, 0x08
.set dc_lcd__0__PC, CYREG_PRT6_PC3
.set dc_lcd__0__PORT, 6
.set dc_lcd__0__SHIFT, 3
.set dc_lcd__AG, CYREG_PRT6_AG
.set dc_lcd__AMUX, CYREG_PRT6_AMUX
.set dc_lcd__BIE, CYREG_PRT6_BIE
.set dc_lcd__BIT_MASK, CYREG_PRT6_BIT_MASK
.set dc_lcd__BYP, CYREG_PRT6_BYP
.set dc_lcd__CTL, CYREG_PRT6_CTL
.set dc_lcd__DM0, CYREG_PRT6_DM0
.set dc_lcd__DM1, CYREG_PRT6_DM1
.set dc_lcd__DM2, CYREG_PRT6_DM2
.set dc_lcd__DR, CYREG_PRT6_DR
.set dc_lcd__INP_DIS, CYREG_PRT6_INP_DIS
.set dc_lcd__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set dc_lcd__LCD_EN, CYREG_PRT6_LCD_EN
.set dc_lcd__MASK, 0x08
.set dc_lcd__PORT, 6
.set dc_lcd__PRT, CYREG_PRT6_PRT
.set dc_lcd__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set dc_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set dc_lcd__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set dc_lcd__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set dc_lcd__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set dc_lcd__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set dc_lcd__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set dc_lcd__PS, CYREG_PRT6_PS
.set dc_lcd__SHIFT, 3
.set dc_lcd__SLW, CYREG_PRT6_SLW

/* ss_lcd */
.set ss_lcd__0__MASK, 0x40
.set ss_lcd__0__PC, CYREG_PRT12_PC6
.set ss_lcd__0__PORT, 12
.set ss_lcd__0__SHIFT, 6
.set ss_lcd__AG, CYREG_PRT12_AG
.set ss_lcd__BIE, CYREG_PRT12_BIE
.set ss_lcd__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ss_lcd__BYP, CYREG_PRT12_BYP
.set ss_lcd__DM0, CYREG_PRT12_DM0
.set ss_lcd__DM1, CYREG_PRT12_DM1
.set ss_lcd__DM2, CYREG_PRT12_DM2
.set ss_lcd__DR, CYREG_PRT12_DR
.set ss_lcd__INP_DIS, CYREG_PRT12_INP_DIS
.set ss_lcd__MASK, 0x40
.set ss_lcd__PORT, 12
.set ss_lcd__PRT, CYREG_PRT12_PRT
.set ss_lcd__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ss_lcd__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ss_lcd__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ss_lcd__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ss_lcd__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ss_lcd__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ss_lcd__PS, CYREG_PRT12_PS
.set ss_lcd__SHIFT, 6
.set ss_lcd__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ss_lcd__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ss_lcd__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ss_lcd__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ss_lcd__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* WaveDAC8_1_BuffAmp_ABuf */
.set WaveDAC8_1_BuffAmp_ABuf__CR, CYREG_OPAMP2_CR
.set WaveDAC8_1_BuffAmp_ABuf__MX, CYREG_OPAMP2_MX
.set WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK, 0x04
.set WaveDAC8_1_BuffAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set WaveDAC8_1_BuffAmp_ABuf__SW, CYREG_OPAMP2_SW
.set WaveDAC8_1_BuffAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set WaveDAC8_1_BuffAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
.set WaveDAC8_1_VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set WaveDAC8_1_VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set WaveDAC8_1_VDAC8_viDAC8__D, CYREG_DAC2_D
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set WaveDAC8_1_VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set WaveDAC8_1_VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set WaveDAC8_1_VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set WaveDAC8_1_VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set WaveDAC8_1_VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set WaveDAC8_1_VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set WaveDAC8_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set WaveDAC8_1_VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
.set WaveDAC8_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave1_DMA__DRQ_NUMBER, 0
.set WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave1_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave1_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL, 0

/* WaveDAC8_1_Wave2_DMA */
.set WaveDAC8_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set WaveDAC8_1_Wave2_DMA__DRQ_NUMBER, 1
.set WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS, 0
.set WaveDAC8_1_Wave2_DMA__PRIORITY, 2
.set WaveDAC8_1_Wave2_DMA__TERMIN_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMIN_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_EN, 0
.set WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL, 0

/* TFTSHIELD_1_CR_1 */
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__MASK, 0x01
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__POS, 0
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__MASK, 0x02
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__POS, 1
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__MASK, 0x04
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__POS, 2
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK, 0x07
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set TFTSHIELD_1_CR_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* TFTSHIELD_1_SPIM_1_BSPIM */
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__MASK, 0x10
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__POS, 4
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__MASK, 0x20
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__POS, 5
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__MASK, 0x40
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__POS, 6
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK, 0x70
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB07_A0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB07_A1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB07_D0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB07_D1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB07_F0
.set TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB07_F1
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__MASK, 0x01
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__POS, 0
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__MASK, 0x02
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__POS, 1
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__MASK, 0x04
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__POS, 2
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__MASK, 0x08
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__POS, 3
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__MASK, 0x10
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__POS, 4
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK, 0x1F
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB07_ST

/* TFTSHIELD_1_SPIM_1_RxInternalInterrupt */
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_MASK, 0x01
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_NUMBER, 0
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM, 7
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TFTSHIELD_1_SPIM_1_TxInternalInterrupt */
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_MASK, 0x02
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_NUMBER, 1
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM, 7
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* WaveDAC_clk */
.set WaveDAC_clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set WaveDAC_clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set WaveDAC_clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set WaveDAC_clk__CFG2_SRC_SEL_MASK, 0x07
.set WaveDAC_clk__INDEX, 0x00
.set WaveDAC_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set WaveDAC_clk__PM_ACT_MSK, 0x01
.set WaveDAC_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set WaveDAC_clk__PM_STBY_MSK, 0x01

/* WaveDAC_out */
.set WaveDAC_out__0__MASK, 0x01
.set WaveDAC_out__0__PC, CYREG_PRT0_PC0
.set WaveDAC_out__0__PORT, 0
.set WaveDAC_out__0__SHIFT, 0
.set WaveDAC_out__AG, CYREG_PRT0_AG
.set WaveDAC_out__AMUX, CYREG_PRT0_AMUX
.set WaveDAC_out__BIE, CYREG_PRT0_BIE
.set WaveDAC_out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set WaveDAC_out__BYP, CYREG_PRT0_BYP
.set WaveDAC_out__CTL, CYREG_PRT0_CTL
.set WaveDAC_out__DM0, CYREG_PRT0_DM0
.set WaveDAC_out__DM1, CYREG_PRT0_DM1
.set WaveDAC_out__DM2, CYREG_PRT0_DM2
.set WaveDAC_out__DR, CYREG_PRT0_DR
.set WaveDAC_out__INP_DIS, CYREG_PRT0_INP_DIS
.set WaveDAC_out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set WaveDAC_out__LCD_EN, CYREG_PRT0_LCD_EN
.set WaveDAC_out__MASK, 0x01
.set WaveDAC_out__PORT, 0
.set WaveDAC_out__PRT, CYREG_PRT0_PRT
.set WaveDAC_out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set WaveDAC_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set WaveDAC_out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set WaveDAC_out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set WaveDAC_out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set WaveDAC_out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set WaveDAC_out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set WaveDAC_out__PS, CYREG_PRT0_PS
.set WaveDAC_out__SHIFT, 0
.set WaveDAC_out__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
