# do riscy/run_riscy.do
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 00:21:28 on Apr 13,2020
# vlog "+incdir+riscy+GUVM+GUVM/inst_h" riscy/target_pkg.sv 
# -- Compiling package target_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# 
# Top level modules:
# 	--none--
# End time: 00:21:29 on Apr 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 00:21:29 on Apr 13,2020
# vlog riscy/riscy_interface.sv 
# -- Compiling interface GUVM_interface
# -- Importing package target_package
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	--none--
# End time: 00:21:30 on Apr 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.4e Compiler 2016.04 Apr  9 2016
# Start time: 00:21:30 on Apr 13,2020
# vlog riscy/top.sv 
# -- Compiling module top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package target_package
# ** Note: (vlog-2286) Using implicit +incdir+C:/questasim64_10.4e/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# 
# 
# Top level modules:
# 	top
# End time: 00:21:31 on Apr 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 00:21:31 on Apr 13,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.target_package(fast)
# Loading work.top(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.riscv_defines(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.riscv_tracer_defines(fast)
# Loading work.riscv_tracer_sv_unit(fast)
# Loading work.riscv_tracer(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.GUVM_interface(fast)
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# [CORE] Core settings: PULP_SECURE =           0, N_PMP_ENTRIES =          16, N_PMP_CFG           4
# UVM_INFO @ 0: reporter [RNTST] Running test GUVM_test...
# UVM_INFO GUVM/GUVM_env.sv(20) @ 0: uvm_test_top.env_h [] Called env::connect_phase
# test have started 
# Scoreboard started
# driver has started
# ** Warning: (vsim-8315) riscy/DUT/riscv_int_controller.sv(79): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 1  Instance: /top/dut/id_stage_i/int_controller_i
# There should be no rvalid when we the LSU is IDLE                   30
# There should be no rvalid when we the LSU is IDLE                   50
# There should be no rvalid when we the LSU is IDLE                   70
# ** Warning: There was a grant without a request
#    Time: 90 ns Started: 90 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                   90
# There should be no rvalid when we the LSU is IDLE                  110
# There should be no rvalid when we the LSU is IDLE                  130
#                  140: Illegal instruction (core 0) at PC 0x00000000:
# Instruction is valid, but has at least one X
# There should be no rvalid when we the LSU is IDLE                  150
# There should be no rvalid when we the LSU is IDLE                  170
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# There should be no rvalid when we the LSU is IDLE                  190
# There should be no rvalid when we the LSU is IDLE                  210
# There should be no rvalid when we the LSU is IDLE                  230
# There should be no rvalid when we the LSU is IDLE                  250
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0001 0010 0001 0101 0011 0101 0110 1111
# rs1 address = x and rs2 address = x and rd address = 10
# op1= 2985317987 op2= 1189058957
# current_pc = 00000000000000000000000010100000
# current_pc = 00000000000001010011100110111100
# driver store fetch
# inst is 0000 0000 1010 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 1050
# received result: 00000000000000000000000010100000
# result = 160
# Sb: inst is 0001 0010 0001 0101 0011 0101 0110 1111
# Sb: op1=2985317987 
# Sb: op2=1189058957
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 1060: reporter [JumpAndLink_FAIL] Actual register result=       160 Expected register result=       164 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 1060: reporter [JumpAndLink_FAIL] Actual next pc=    342460 Expected next pc=    171312 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 1070
# driver has started
# There should be no rvalid when we the LSU is IDLE                 1390
# ** Warning: There was a grant without a request
#    Time: 1390 ns Started: 1390 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 1410
# ** Warning: There was a grant without a request
#    Time: 1410 ns Started: 1410 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 1430
# ** Warning: There was a grant without a request
#    Time: 1430 ns Started: 1430 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 1450
# ** Warning: There was a grant without a request
#    Time: 1450 ns Started: 1450 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 1470
# There should be no rvalid when we the LSU is IDLE                 1490
# There should be no rvalid when we the LSU is IDLE                 1510
# There should be no rvalid when we the LSU is IDLE                 1530
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0000 0000 1111 0011 1110 0011 0110 1111
# rs1 address = x and rs2 address = x and rd address = 6
# op1= 512609597 op2= 1177417612
# current_pc = 00000000000000000000000010110000
# current_pc = 00000000000000111110100010111010
# driver store fetch
# inst is 0000 0000 0110 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 2410
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 0000 0000 1111 0011 1110 0011 0110 1111
# Sb: op1=512609597 
# Sb: op2=1177417612
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 2420: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 2420: reporter [JumpAndLink_FAIL] Actual next pc=    256186 Expected next pc=    128183 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 2430
# There should be no rvalid when we the LSU is IDLE                 2450
# driver has started
# There should be no rvalid when we the LSU is IDLE                 2750
# ** Warning: There was a grant without a request
#    Time: 2750 ns Started: 2750 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 2770
# ** Warning: There was a grant without a request
#    Time: 2770 ns Started: 2770 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 2790
# ** Warning: There was a grant without a request
#    Time: 2790 ns Started: 2790 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 2810
# ** Warning: There was a grant without a request
#    Time: 2810 ns Started: 2810 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 2830
# There should be no rvalid when we the LSU is IDLE                 2850
# There should be no rvalid when we the LSU is IDLE                 2870
# There should be no rvalid when we the LSU is IDLE                 2890
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 1110 0010 1111 0111 1000 0100 1110 1111
# rs1 address = x and rs2 address = x and rd address = 9
# op1= 3151131255 op2= 1206705039
# current_pc = 00000000000000000000000010110000
# current_pc = 11111111111101111000111011011010
# driver store fetch
# inst is 0000 0000 1001 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 3770
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 1110 0010 1111 0111 1000 0100 1110 1111
# Sb: op1=3151131255 
# Sb: op2=1206705039
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 3780: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 3780: reporter [JumpAndLink_FAIL] Actual next pc=4294414042 Expected next pc=    772039 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 3790
# There should be no rvalid when we the LSU is IDLE                 3810
# driver has started
# There should be no rvalid when we the LSU is IDLE                 4110
# ** Warning: There was a grant without a request
#    Time: 4110 ns Started: 4110 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 4130
# ** Warning: There was a grant without a request
#    Time: 4130 ns Started: 4130 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 4150
# ** Warning: There was a grant without a request
#    Time: 4150 ns Started: 4150 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 4170
# ** Warning: There was a grant without a request
#    Time: 4170 ns Started: 4170 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 4190
# There should be no rvalid when we the LSU is IDLE                 4210
# There should be no rvalid when we the LSU is IDLE                 4230
# There should be no rvalid when we the LSU is IDLE                 4250
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 1111 0100 0000 0000 0111 1010 1110 1111
# rs1 address = x and rs2 address = x and rd address = 21
# op1= 3733858493 op2= 2997298789
# current_pc = 00000000000000000000000010110000
# current_pc = 11111111111100000111011111101100
# driver store fetch
# inst is 0000 0001 0101 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 5130
# received result: 00000000000000000000000010110000
# result = 176
# Sb: inst is 1111 0100 0000 0000 0111 1010 1110 1111
# Sb: op1=3733858493 
# Sb: op2=2997298789
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 5140: reporter [JumpAndLink_FAIL] Actual register result=       176 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 5140: reporter [JumpAndLink_FAIL] Actual next pc=4293949420 Expected next pc=    539728 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 5150
# driver has started
# There should be no rvalid when we the LSU is IDLE                 5470
# ** Warning: There was a grant without a request
#    Time: 5470 ns Started: 5470 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 5490
# ** Warning: There was a grant without a request
#    Time: 5490 ns Started: 5490 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 5510
# ** Warning: There was a grant without a request
#    Time: 5510 ns Started: 5510 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 5530
# ** Warning: There was a grant without a request
#    Time: 5530 ns Started: 5530 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 5550
# There should be no rvalid when we the LSU is IDLE                 5570
# There should be no rvalid when we the LSU is IDLE                 5590
# There should be no rvalid when we the LSU is IDLE                 5610
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 1100 0000 0011 1011 0010 0010 1110 1111
# rs1 address = x and rs2 address = x and rd address = 5
# op1= 3469528221 op2= 2307110931
# current_pc = 00000000000000000000000010110000
# current_pc = 11111111111110110010110010101110
# driver store fetch
# inst is 0000 0000 0101 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 6490
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 1100 0000 0011 1011 0010 0010 1110 1111
# Sb: op1=3469528221 
# Sb: op2=2307110931
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 6500: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 6500: reporter [JumpAndLink_FAIL] Actual next pc=4294651054 Expected next pc=    890545 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 6510
# There should be no rvalid when we the LSU is IDLE                 6530
# driver has started
# There should be no rvalid when we the LSU is IDLE                 6830
# ** Warning: There was a grant without a request
#    Time: 6830 ns Started: 6830 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 6850
# ** Warning: There was a grant without a request
#    Time: 6850 ns Started: 6850 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 6870
# ** Warning: There was a grant without a request
#    Time: 6870 ns Started: 6870 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 6890
# ** Warning: There was a grant without a request
#    Time: 6890 ns Started: 6890 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 6910
# There should be no rvalid when we the LSU is IDLE                 6930
# There should be no rvalid when we the LSU is IDLE                 6950
# There should be no rvalid when we the LSU is IDLE                 6970
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0011 0101 1001 1111 1101 1101 0110 1111
# rs1 address = x and rs2 address = x and rd address = 26
# op1= 3612753582 op2= 3888476879
# current_pc = 00000000000000000000000010110000
# current_pc = 00000000000011111101110000000100
# driver store fetch
# inst is 0000 0001 1010 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 7850
# received result: 00000000000000000000000010110000
# result = 176
# Sb: inst is 0011 0101 1001 1111 1101 1101 0110 1111
# Sb: op1=3612753582 
# Sb: op2=3888476879
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 7860: reporter [JumpAndLink_FAIL] Actual register result=       176 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 7860: reporter [JumpAndLink_FAIL] Actual next pc=   1039364 Expected next pc=    519772 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 7870
# driver has started
# There should be no rvalid when we the LSU is IDLE                 8190
# ** Warning: There was a grant without a request
#    Time: 8190 ns Started: 8190 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 8210
# ** Warning: There was a grant without a request
#    Time: 8210 ns Started: 8210 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 8230
# ** Warning: There was a grant without a request
#    Time: 8230 ns Started: 8230 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 8250
# ** Warning: There was a grant without a request
#    Time: 8250 ns Started: 8250 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 8270
# There should be no rvalid when we the LSU is IDLE                 8290
# There should be no rvalid when we the LSU is IDLE                 8310
# There should be no rvalid when we the LSU is IDLE                 8330
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 1110 0101 0111 0011 0000 1010 1110 1111
# rs1 address = x and rs2 address = x and rd address = 21
# op1= 1160667530 op2= 3964351704
# current_pc = 00000000000000000000000010110000
# current_pc = 11111111111100110000111100000010
# driver store fetch
# inst is 0000 0001 0101 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                 9210
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 1110 0101 0111 0011 0000 1010 1110 1111
# Sb: op1=1160667530 
# Sb: op2=3964351704
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 9220: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 9220: reporter [JumpAndLink_FAIL] Actual next pc=4294119170 Expected next pc=    624603 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                 9230
# There should be no rvalid when we the LSU is IDLE                 9250
# driver has started
# There should be no rvalid when we the LSU is IDLE                 9550
# ** Warning: There was a grant without a request
#    Time: 9550 ns Started: 9550 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 9570
# ** Warning: There was a grant without a request
#    Time: 9570 ns Started: 9570 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 9590
# ** Warning: There was a grant without a request
#    Time: 9590 ns Started: 9590 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 9610
# ** Warning: There was a grant without a request
#    Time: 9610 ns Started: 9610 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                 9630
# There should be no rvalid when we the LSU is IDLE                 9650
# There should be no rvalid when we the LSU is IDLE                 9670
# There should be no rvalid when we the LSU is IDLE                 9690
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0111 0101 1100 0101 0000 1101 1110 1111
# rs1 address = x and rs2 address = x and rd address = 27
# op1= 1460999086 op2= 353361194
# current_pc = 00000000000000000000000010110000
# current_pc = 00000000000001010000100000001000
# driver store fetch
# inst is 0000 0001 1011 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                10570
# received result: 00000000000000000000000010110000
# result = 176
# Sb: inst is 0111 0101 1100 0101 0000 1101 1110 1111
# Sb: op1=1460999086 
# Sb: op2=353361194
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 10580: reporter [JumpAndLink_FAIL] Actual register result=       176 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 10580: reporter [JumpAndLink_FAIL] Actual next pc=    329736 Expected next pc=    164958 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                10590
# driver has started
# There should be no rvalid when we the LSU is IDLE                10910
# ** Warning: There was a grant without a request
#    Time: 10910 ns Started: 10910 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                10930
# ** Warning: There was a grant without a request
#    Time: 10930 ns Started: 10930 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                10950
# ** Warning: There was a grant without a request
#    Time: 10950 ns Started: 10950 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                10970
# ** Warning: There was a grant without a request
#    Time: 10970 ns Started: 10970 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                10990
# There should be no rvalid when we the LSU is IDLE                11010
# There should be no rvalid when we the LSU is IDLE                11030
# There should be no rvalid when we the LSU is IDLE                11050
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0100 0010 1111 0010 0100 0001 1110 1111
# rs1 address = x and rs2 address = x and rd address = 3
# op1= 486945594 op2= 178932501
# current_pc = 00000000000000000000000010110000
# current_pc = 00000000000000100100110011011010
# driver store fetch
# inst is 0000 0000 0011 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                11930
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 0100 0010 1111 0010 0100 0001 1110 1111
# Sb: op1=486945594 
# Sb: op2=178932501
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 11940: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 11940: reporter [JumpAndLink_FAIL] Actual next pc=    150746 Expected next pc=     75463 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                11950
# There should be no rvalid when we the LSU is IDLE                11970
# driver has started
# There should be no rvalid when we the LSU is IDLE                12270
# ** Warning: There was a grant without a request
#    Time: 12270 ns Started: 12270 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                12290
# ** Warning: There was a grant without a request
#    Time: 12290 ns Started: 12290 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                12310
# ** Warning: There was a grant without a request
#    Time: 12310 ns Started: 12310 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                12330
# ** Warning: There was a grant without a request
#    Time: 12330 ns Started: 12330 ns  Scope: top.dut.if_stage_i File: riscy/DUT/riscv_if_stage.sv Line: 416
# There should be no rvalid when we the LSU is IDLE                12350
# There should be no rvalid when we the LSU is IDLE                12370
# There should be no rvalid when we the LSU is IDLE                12390
# There should be no rvalid when we the LSU is IDLE                12410
# driver starting fetching
# driver first load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver second load fetch
# inst is 0000 0000 0000 0000 0010 0000 0000 0011
# driver instruction fetch
# inst is 0011 0001 0010 0011 0000 0111 0110 1111
# rs1 address = x and rs2 address = x and rd address = 14
# op1= 1203347855 op2= 3687669943
# current_pc = 00000000000000000000000010110000
# current_pc = 00000000000000110000001110111110
# driver store fetch
# inst is 0000 0000 1110 0000 0010 0000 0010 0011
# There should be no rvalid when we the LSU is IDLE                13290
# received result: 00000000000000000000000000000000
# result = 0
# Sb: inst is 0011 0001 0010 0011 0000 0111 0110 1111
# Sb: op1=1203347855 
# Sb: op2=3687669943
# UVM_ERROR GUVM/inst_h/jal.svh(17) @ 13300: reporter [JumpAndLink_FAIL] Actual register result=         0 Expected register result=       180 
# UVM_ERROR GUVM/inst_h/jal.svh(18) @ 13300: reporter [JumpAndLink_FAIL] Actual next pc=    197566 Expected next pc=     98873 
# Scoreboard started
# There should be no rvalid when we the LSU is IDLE                13310
# There should be no rvalid when we the LSU is IDLE                13330
# driver has started
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 13600: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :   20
# UVM_FATAL :    0
# ** Report counts by id
# []     1
# [JumpAndLink_FAIL]    20
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 13600 ns  Iteration: 60  Instance: /top
# End time: 00:21:37 on Apr 13,2020, Elapsed time: 0:00:06
# Errors: 0, Warnings: 38
