--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml lab4.twx lab4.ncd -o lab4.twr
lab4.pcf -ucf lab4.ucf

Design file:              lab4.ncd
Physical constraint file: lab4.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2727 paths analyzed, 177 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.482ns.
--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X49Y16.F3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.482ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.XQ      Tcko                  0.626   code<3>
                                                       code_3
    SLICE_X47Y14.G3      net (fanout=27)       2.688   code<3>
    SLICE_X47Y14.Y       Tilo                  0.479   N139
                                                       Mcount_count_eqn_21021
    SLICE_X47Y24.G3      net (fanout=4)        0.781   N34
    SLICE_X47Y24.Y       Tilo                  0.479   N132
                                                       Mcount_count_eqn_3311_SW0
    SLICE_X47Y24.F3      net (fanout=1)        0.014   Mcount_count_eqn_3311_SW0/O
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y16.G4      net (fanout=2)        0.893   N132
    SLICE_X49Y16.Y       Tilo                  0.479   count<3>
                                                       Mcount_count_eqn_322_SW0
    SLICE_X49Y16.F3      net (fanout=1)        0.014   Mcount_count_eqn_322_SW0/O
    SLICE_X49Y16.CLK     Tfck                  0.550   count<3>
                                                       Mcount_count_eqn_322
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      7.482ns (3.092ns logic, 4.390ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.XQ      Tcko                  0.626   code<3>
                                                       code_3
    SLICE_X45Y21.G3      net (fanout=27)       2.676   code<3>
    SLICE_X45Y21.Y       Tilo                  0.479   N60
                                                       Mcount_count_eqn_011_SW0
    SLICE_X45Y21.F4      net (fanout=1)        0.014   Mcount_count_eqn_011_SW0/O
    SLICE_X45Y21.X       Tilo                  0.479   N60
                                                       Mcount_count_eqn_011
    SLICE_X47Y24.F2      net (fanout=7)        0.781   N60
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y16.G4      net (fanout=2)        0.893   N132
    SLICE_X49Y16.Y       Tilo                  0.479   count<3>
                                                       Mcount_count_eqn_322_SW0
    SLICE_X49Y16.F3      net (fanout=1)        0.014   Mcount_count_eqn_322_SW0/O
    SLICE_X49Y16.CLK     Tfck                  0.550   count<3>
                                                       Mcount_count_eqn_322
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (3.092ns logic, 4.378ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_4 (FF)
  Destination:          count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_4 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.YQ      Tcko                  0.626   code<5>
                                                       code_4
    SLICE_X47Y14.G2      net (fanout=28)       1.715   code<4>
    SLICE_X47Y14.Y       Tilo                  0.479   N139
                                                       Mcount_count_eqn_21021
    SLICE_X47Y24.G3      net (fanout=4)        0.781   N34
    SLICE_X47Y24.Y       Tilo                  0.479   N132
                                                       Mcount_count_eqn_3311_SW0
    SLICE_X47Y24.F3      net (fanout=1)        0.014   Mcount_count_eqn_3311_SW0/O
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y16.G4      net (fanout=2)        0.893   N132
    SLICE_X49Y16.Y       Tilo                  0.479   count<3>
                                                       Mcount_count_eqn_322_SW0
    SLICE_X49Y16.F3      net (fanout=1)        0.014   Mcount_count_eqn_322_SW0/O
    SLICE_X49Y16.CLK     Tfck                  0.550   count<3>
                                                       Mcount_count_eqn_322
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (3.092ns logic, 3.417ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point count_13 (SLICE_X49Y21.F4), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_3 (FF)
  Destination:          count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.191ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_3 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.XQ      Tcko                  0.626   code<3>
                                                       code_3
    SLICE_X47Y14.G3      net (fanout=27)       2.688   code<3>
    SLICE_X47Y14.Y       Tilo                  0.479   N139
                                                       Mcount_count_eqn_21021
    SLICE_X47Y24.G3      net (fanout=4)        0.781   N34
    SLICE_X47Y24.Y       Tilo                  0.479   N132
                                                       Mcount_count_eqn_3311_SW0
    SLICE_X47Y24.F3      net (fanout=1)        0.014   Mcount_count_eqn_3311_SW0/O
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y21.G4      net (fanout=2)        0.602   N132
    SLICE_X49Y21.Y       Tilo                  0.479   count<13>
                                                       Mcount_count_eqn_33
    SLICE_X49Y21.F4      net (fanout=1)        0.014   Mcount_count_eqn_33/O
    SLICE_X49Y21.CLK     Tfck                  0.550   count<13>
                                                       Mcount_count_eqn_13
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      7.191ns (3.092ns logic, 4.099ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_3 (FF)
  Destination:          count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_3 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.XQ      Tcko                  0.626   code<3>
                                                       code_3
    SLICE_X45Y21.G3      net (fanout=27)       2.676   code<3>
    SLICE_X45Y21.Y       Tilo                  0.479   N60
                                                       Mcount_count_eqn_011_SW0
    SLICE_X45Y21.F4      net (fanout=1)        0.014   Mcount_count_eqn_011_SW0/O
    SLICE_X45Y21.X       Tilo                  0.479   N60
                                                       Mcount_count_eqn_011
    SLICE_X47Y24.F2      net (fanout=7)        0.781   N60
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y21.G4      net (fanout=2)        0.602   N132
    SLICE_X49Y21.Y       Tilo                  0.479   count<13>
                                                       Mcount_count_eqn_33
    SLICE_X49Y21.F4      net (fanout=1)        0.014   Mcount_count_eqn_33/O
    SLICE_X49Y21.CLK     Tfck                  0.550   count<13>
                                                       Mcount_count_eqn_13
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (3.092ns logic, 4.087ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               code_4 (FF)
  Destination:          count_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.218ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: code_4 to count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y22.YQ      Tcko                  0.626   code<5>
                                                       code_4
    SLICE_X47Y14.G2      net (fanout=28)       1.715   code<4>
    SLICE_X47Y14.Y       Tilo                  0.479   N139
                                                       Mcount_count_eqn_21021
    SLICE_X47Y24.G3      net (fanout=4)        0.781   N34
    SLICE_X47Y24.Y       Tilo                  0.479   N132
                                                       Mcount_count_eqn_3311_SW0
    SLICE_X47Y24.F3      net (fanout=1)        0.014   Mcount_count_eqn_3311_SW0/O
    SLICE_X47Y24.X       Tilo                  0.479   N132
                                                       Mcount_count_eqn_33_SW3
    SLICE_X49Y21.G4      net (fanout=2)        0.602   N132
    SLICE_X49Y21.Y       Tilo                  0.479   count<13>
                                                       Mcount_count_eqn_33
    SLICE_X49Y21.F4      net (fanout=1)        0.014   Mcount_count_eqn_33/O
    SLICE_X49Y21.CLK     Tfck                  0.550   count<13>
                                                       Mcount_count_eqn_13
                                                       count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (3.092ns logic, 3.126ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point code_7 (SLICE_X45Y22.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2KeyboardInterface/data_0 (FF)
  Destination:          code_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.923ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ps2KeyboardInterface/data_0 to code_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y39.YQ      Tcko                  0.626   ps2KeyboardInterface/data<1>
                                                       ps2KeyboardInterface/data_0
    SLICE_X36Y35.F1      net (fanout=12)       1.496   ps2KeyboardInterface/data<0>
    SLICE_X36Y35.X       Tilo                  0.529   state_FSM_FFd1-In34
                                                       state_FSM_FFd1-In34
    SLICE_X34Y34.G2      net (fanout=1)        0.532   state_FSM_FFd1-In34
    SLICE_X34Y34.Y       Tilo                  0.529   ldCode
                                                       state_FSM_FFd1-In331
    SLICE_X34Y34.F4      net (fanout=2)        0.016   N63
    SLICE_X34Y34.X       Tilo                  0.529   ldCode
                                                       ldCode_and00001
    SLICE_X45Y22.CE      net (fanout=4)        2.142   ldCode
    SLICE_X45Y22.CLK     Tceck                 0.524   code<7>
                                                       code_7
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (2.737ns logic, 4.186ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2KeyboardInterface/data_2 (FF)
  Destination:          code_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.217ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.678 - 0.713)
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ps2KeyboardInterface/data_2 to code_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.YQ      Tcko                  0.626   ps2KeyboardInterface/data<3>
                                                       ps2KeyboardInterface/data_2
    SLICE_X36Y35.F2      net (fanout=12)       0.790   ps2KeyboardInterface/data<2>
    SLICE_X36Y35.X       Tilo                  0.529   state_FSM_FFd1-In34
                                                       state_FSM_FFd1-In34
    SLICE_X34Y34.G2      net (fanout=1)        0.532   state_FSM_FFd1-In34
    SLICE_X34Y34.Y       Tilo                  0.529   ldCode
                                                       state_FSM_FFd1-In331
    SLICE_X34Y34.F4      net (fanout=2)        0.016   N63
    SLICE_X34Y34.X       Tilo                  0.529   ldCode
                                                       ldCode_and00001
    SLICE_X45Y22.CE      net (fanout=4)        2.142   ldCode
    SLICE_X45Y22.CLK     Tceck                 0.524   code<7>
                                                       code_7
    -------------------------------------------------  ---------------------------
    Total                                      6.217ns (2.737ns logic, 3.480ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ps2KeyboardInterface/data_6 (FF)
  Destination:          code_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.246ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 0.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ps2KeyboardInterface/data_6 to code_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y38.YQ      Tcko                  0.626   ps2KeyboardInterface/data<7>
                                                       ps2KeyboardInterface/data_6
    SLICE_X36Y36.G1      net (fanout=12)       0.856   ps2KeyboardInterface/data<6>
    SLICE_X36Y36.Y       Tilo                  0.529   state_FSM_FFd2-In7
                                                       state_FSM_FFd1-In317
    SLICE_X34Y34.G1      net (fanout=1)        0.495   state_FSM_FFd1-In317
    SLICE_X34Y34.Y       Tilo                  0.529   ldCode
                                                       state_FSM_FFd1-In331
    SLICE_X34Y34.F4      net (fanout=2)        0.016   N63
    SLICE_X34Y34.X       Tilo                  0.529   ldCode
                                                       ldCode_and00001
    SLICE_X45Y22.CE      net (fanout=4)        2.142   ldCode
    SLICE_X45Y22.CLK     Tceck                 0.524   code<7>
                                                       code_7
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (2.737ns logic, 3.509ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ps2KeyboardInterface/ps2ClkSynchronizer/aux_1 (SLICE_X65Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2KeyboardInterface/ps2ClkSynchronizer/aux_0 (FF)
  Destination:          ps2KeyboardInterface/ps2ClkSynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ps2KeyboardInterface/ps2ClkSynchronizer/aux_0 to ps2KeyboardInterface/ps2ClkSynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y71.YQ      Tcko                  0.501   ps2KeyboardInterface/ps2ClkSynchronizer/aux<1>
                                                       ps2KeyboardInterface/ps2ClkSynchronizer/aux_0
    SLICE_X65Y71.BX      net (fanout=1)        0.447   ps2KeyboardInterface/ps2ClkSynchronizer/aux<0>
    SLICE_X65Y71.CLK     Tckdi       (-Th)     0.246   ps2KeyboardInterface/ps2ClkSynchronizer/aux<1>
                                                       ps2KeyboardInterface/ps2ClkSynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point ps2KeyboardInterface/ps2DataSynchronizer/aux_1 (SLICE_X63Y64.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ps2KeyboardInterface/ps2DataSynchronizer/aux_0 (FF)
  Destination:          ps2KeyboardInterface/ps2DataSynchronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ps2KeyboardInterface/ps2DataSynchronizer/aux_0 to ps2KeyboardInterface/ps2DataSynchronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y64.YQ      Tcko                  0.501   ps2KeyboardInterface/ps2DataSynchronizer/aux<1>
                                                       ps2KeyboardInterface/ps2DataSynchronizer/aux_0
    SLICE_X63Y64.BX      net (fanout=1)        0.447   ps2KeyboardInterface/ps2DataSynchronizer/aux<0>
    SLICE_X63Y64.CLK     Tckdi       (-Th)     0.246   ps2KeyboardInterface/ps2DataSynchronizer/aux<1>
                                                       ps2KeyboardInterface/ps2DataSynchronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point resetSyncronizer/aux_1 (SLICE_X48Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               resetSyncronizer/aux_0 (FF)
  Destination:          resetSyncronizer/aux_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         osc_BUFGP rising at 20.000ns
  Destination Clock:    osc_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: resetSyncronizer/aux_0 to resetSyncronizer/aux_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.YQ      Tcko                  0.501   resetSyncronizer/aux<1>
                                                       resetSyncronizer/aux_0
    SLICE_X48Y56.BX      net (fanout=1)        0.447   resetSyncronizer/aux<0>
    SLICE_X48Y56.CLK     Tckdi       (-Th)     0.246   resetSyncronizer/aux<1>
                                                       resetSyncronizer/aux_1
    -------------------------------------------------  ---------------------------
    Total                                      0.702ns (0.255ns logic, 0.447ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSosc = PERIOD TIMEGRP "osc" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: count<8>/SR
  Logical resource: count_8/SR
  Location pin: SLICE_X50Y21.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.751ns (Trpw)
  Physical resource: count<8>/SR
  Logical resource: count_8/SR
  Location pin: SLICE_X50Y21.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------
Slack: 18.498ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.751ns (Trpw)
  Physical resource: count<11>/SR
  Logical resource: count_11/SR
  Location pin: SLICE_X46Y20.SR
  Clock network: resetSyncronizer/aux<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock osc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc            |    7.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2727 paths, 0 nets, and 633 connections

Design statistics:
   Minimum period:   7.482ns{1}   (Maximum frequency: 133.654MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 15 19:37:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



