{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@149:164@HdlStmProcess", "  reg  [(DATA_WIDTH-1):0]     chan_data_6_r;\n  reg  [(DATA_WIDTH-1):0]     chan_data_7_r;\n\n  assign dsync        = dvalid;\n\n  always @(posedge clk)\n  begin\n    enable_cnt   = enable_cnt_0 + enable_cnt_1;\n    enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n    enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  end\n\n  always @(posedge clk)\n  begin\n    chan_valid    <= chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n    chan_data_0_r <= chan_data_0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[158, "    enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n"]], "Add": [[158, "    if (CHANNELS == 8)\n"], [158, "    begin\n"], [158, "      enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n"], [158, "    end\n"], [158, "    else\n"], [158, "    begin\n"], [158, "      enable_cnt_1 = 0;\n"], [158, "    end\n"]]}}