
*** Running vivado
    with args -log Max_Diff.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Max_Diff.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Max_Diff.tcl -notrace
Command: synth_design -top Max_Diff -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18388 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.551 ; gain = 100.406
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Max_Diff' [C:/Users/Truong/Desktop/digital_design/Max_Diff.vhd:33]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Max_Diff_Controller' declared at 'C:/Users/Truong/Desktop/digital_design/Max_Diff_Controller.vhd:4' bound to instance 'max_diff_controller_inst' of component 'Max_Diff_Controller' [C:/Users/Truong/Desktop/digital_design/Max_Diff.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Max_Diff_Controller' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Controller.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Max_Diff_Controller' (1#1) [C:/Users/Truong/Desktop/digital_design/Max_Diff_Controller.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Max_Diff_Datapath' declared at 'C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:7' bound to instance 'max_diff_datapath_inst' of component 'Max_Diff_Datapath' [C:/Users/Truong/Desktop/digital_design/Max_Diff.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Max_Diff_Datapath' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:36]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Counter_Nbit' declared at 'C:/Users/Truong/Desktop/digital_design/Counter_Nbit.vhd:5' bound to instance 'index_cnter' of component 'Counter_Nbit' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Counter_Nbit' [C:/Users/Truong/Desktop/digital_design/Counter_Nbit.vhd:19]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter_Nbit' (2#1) [C:/Users/Truong/Desktop/digital_design/Counter_Nbit.vhd:19]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Regn' declared at 'C:/Users/Truong/Desktop/digital_design/Regn.vhd:4' bound to instance 'Addr_reg' of component 'Regn' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Regn' [C:/Users/Truong/Desktop/digital_design/Regn.vhd:16]
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'DEFAULT' is read in the process but is not in the sensitivity list [C:/Users/Truong/Desktop/digital_design/Regn.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Regn' (3#1) [C:/Users/Truong/Desktop/digital_design/Regn.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Regn' declared at 'C:/Users/Truong/Desktop/digital_design/Regn.vhd:4' bound to instance 'data_reg' of component 'Regn' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:80]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Regn' declared at 'C:/Users/Truong/Desktop/digital_design/Regn.vhd:4' bound to instance 'max_reg' of component 'Regn' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:88]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Regn' declared at 'C:/Users/Truong/Desktop/digital_design/Regn.vhd:4' bound to instance 'min_reg' of component 'Regn' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:96]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Regn' declared at 'C:/Users/Truong/Desktop/digital_design/Regn.vhd:4' bound to instance 'diff_reg' of component 'Regn' [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'Max_Diff_Datapath' (4#1) [C:/Users/Truong/Desktop/digital_design/Max_Diff_Datapath.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Max_Diff' (5#1) [C:/Users/Truong/Desktop/digital_design/Max_Diff.vhd:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.062 ; gain = 156.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.062 ; gain = 156.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.062 ; gain = 156.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Max_Diff_Controller'
INFO: [Synth 8-5544] ROM "index_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_ld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_ld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nReset_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Diff_ld" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                          0000001 |                              000
                      s1 |                          0000010 |                              001
                      s5 |                          0000100 |                              101
                      s6 |                          0001000 |                              110
                      s2 |                          0010000 |                              010
                      s3 |                          0100000 |                              011
                      s4 |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Max_Diff_Controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.062 ; gain = 156.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 11    
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Max_Diff_Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module Counter_Nbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Regn 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module Max_Diff_Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    23|
|5     |LUT3   |     4|
|6     |LUT4   |    27|
|7     |LUT5   |     1|
|8     |LUT6   |     2|
|9     |FDCE   |    32|
|10    |FDPE   |     8|
|11    |FDRE   |    14|
|12    |FDSE   |     1|
|13    |IBUF   |    29|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   170|
|2     |  max_diff_controller_inst |Max_Diff_Controller |    15|
|3     |  max_diff_datapath_inst   |Max_Diff_Datapath   |   106|
|4     |    Addr_reg               |Regn                |     8|
|5     |    data_reg               |Regn_0              |    17|
|6     |    diff_reg               |Regn_1              |     8|
|7     |    index_cnter            |Counter_Nbit        |    33|
|8     |    max_reg                |Regn_2              |    16|
|9     |    min_reg                |Regn_3              |    17|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 582.242 ; gain = 321.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 692.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 692.059 ; gain = 438.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 692.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Truong/Desktop/digital_design/Max_Diff/Max_Diff.runs/synth_1/Max_Diff.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Max_Diff_utilization_synth.rpt -pb Max_Diff_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 21:26:15 2024...
