INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Projects/3_2_SEQUENCE_DETECTOR_BOARD/3_2_SEQUENCE_DETECTOR_BOARD.srcs/sim_1/new/sdob_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sdob_tb'
