--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC.twx CNC2_FC.ncd -o CNC2_FC.twr CNC2_FC.pcf -ucf CNC2_FC.ucf

Design file:              CNC2_FC.ncd
Physical constraint file: CNC2_FC.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321793442 paths analyzed, 23758 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.328ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_14 (SLICE_X33Y60.C2), 79 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.489ns (Levels of Logic = 5)
  Clock Path Skew:      1.735ns (1.229 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.BMUX    Tilo                  0.313   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X7Y62.C6       net (fanout=26)       2.287   CNC2_FC/dda_Select
    SLICE_X7Y62.C        Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexCounter/m_IndexCounter<11>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT615
    SLICE_X33Y60.A4      net (fanout=1)        4.800   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT614
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT617
    SLICE_X33Y60.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT616
    SLICE_X33Y60.CLK     Tas                   0.227   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT618
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (1.725ns logic, 11.764ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.425ns (Levels of Logic = 5)
  Clock Path Skew:      1.735ns (1.229 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.B       Tilo                  0.259   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X7Y62.C4       net (fanout=22)       2.277   CNC2_FC/enc_Select
    SLICE_X7Y62.C        Tilo                  0.259   CNC2_FC/Encoder_Partition_1/G1.Channel[2].IndexCounter/m_IndexCounter<11>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT615
    SLICE_X33Y60.A4      net (fanout=1)        4.800   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT614
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT617
    SLICE_X33Y60.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT616
    SLICE_X33Y60.CLK     Tas                   0.227   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT618
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                     13.425ns (1.671ns logic, 11.754ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.082ns (Levels of Logic = 5)
  Clock Path Skew:      1.735ns (1.229 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y47.B6      net (fanout=10)       1.546   AddressDecoderCS0n
    SLICE_X36Y47.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X33Y61.D3      net (fanout=26)       1.651   CNC2_FC/SCANHEAD_Partition_1/XY2_Select
    SLICE_X33Y61.D       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT61
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT62
    SLICE_X33Y60.A3      net (fanout=1)        0.452   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT61
    SLICE_X33Y60.A       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT617
    SLICE_X33Y60.C2      net (fanout=1)        0.427   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT616
    SLICE_X33Y60.CLK     Tas                   0.227   CNC2_FC/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT618
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_14
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.617ns logic, 5.465ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X35Y63.B6), 89 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.487ns (Levels of Logic = 5)
  Clock Path Skew:      1.749ns (1.243 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.BMUX    Tilo                  0.313   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X4Y66.A5       net (fanout=26)       2.927   CNC2_FC/dda_Select
    SLICE_X4Y66.A        Tilo                  0.205   CNC2_FC/DDA_Partition_1/m_HostIRQSource
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT711
    SLICE_X35Y63.C6      net (fanout=1)        4.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT710
    SLICE_X35Y63.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT714
    SLICE_X35Y63.B6      net (fanout=1)        0.285   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X35Y63.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     13.487ns (1.766ns logic, 11.721ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.177ns (Levels of Logic = 5)
  Clock Path Skew:      1.749ns (1.243 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.B       Tilo                  0.259   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X4Y66.A6       net (fanout=22)       2.671   CNC2_FC/enc_Select
    SLICE_X4Y66.A        Tilo                  0.205   CNC2_FC/DDA_Partition_1/m_HostIRQSource
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT711
    SLICE_X35Y63.C6      net (fanout=1)        4.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT710
    SLICE_X35Y63.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT714
    SLICE_X35Y63.B6      net (fanout=1)        0.285   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X35Y63.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     13.177ns (1.712ns logic, 11.465ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.288ns (Levels of Logic = 5)
  Clock Path Skew:      1.749ns (1.243 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X25Y61.D3      net (fanout=10)       0.574   AddressDecoderCS0n
    SLICE_X25Y61.DMUX    Tilo                  0.313   N98
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_wd_Select1_SW0
    SLICE_X25Y61.B2      net (fanout=1)        0.606   N160
    SLICE_X25Y61.B       Tilo                  0.259   N98
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_wd_Select1
    SLICE_X35Y63.C3      net (fanout=21)       1.614   CNC2_FC/wd_Select
    SLICE_X35Y63.C       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT714
    SLICE_X35Y63.B6      net (fanout=1)        0.285   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X35Y63.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      6.288ns (1.820ns logic, 4.468ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_4 (SLICE_X32Y59.D5), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.144ns (Levels of Logic = 5)
  Clock Path Skew:      1.733ns (1.227 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.B       Tilo                  0.259   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_enc_Select11
    SLICE_X3Y68.C6       net (fanout=22)       3.225   CNC2_FC/enc_Select
    SLICE_X3Y68.C        Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1123
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1126
    SLICE_X32Y59.C5      net (fanout=1)        3.862   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1125
    SLICE_X32Y59.C       Tilo                  0.205   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1128
    SLICE_X32Y59.D5      net (fanout=1)        0.204   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1127
    SLICE_X32Y59.CLK     Tas                   0.213   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1129
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                     13.144ns (1.603ns logic, 11.541ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.447ns (Levels of Logic = 5)
  Clock Path Skew:      1.733ns (1.227 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X13Y44.B3      net (fanout=10)       2.861   AddressDecoderCS0n
    SLICE_X13Y44.BMUX    Tilo                  0.313   CNC2_FC/enc_Select
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X3Y68.C5       net (fanout=26)       2.474   CNC2_FC/dda_Select
    SLICE_X3Y68.C        Tilo                  0.259   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1123
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1126
    SLICE_X32Y59.C5      net (fanout=1)        3.862   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1125
    SLICE_X32Y59.C       Tilo                  0.205   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1128
    SLICE_X32Y59.D5      net (fanout=1)        0.204   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1127
    SLICE_X32Y59.CLK     Tas                   0.213   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1129
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                     12.447ns (1.657ns logic, 10.790ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.023ns (Levels of Logic = 5)
  Clock Path Skew:      1.733ns (1.227 - -0.506)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X36Y47.B6      net (fanout=10)       1.546   AddressDecoderCS0n
    SLICE_X36Y47.B       Tilo                  0.205   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X36Y62.A2      net (fanout=26)       1.635   CNC2_FC/SCANHEAD_Partition_1/XY2_Select
    SLICE_X36Y62.A       Tilo                  0.205   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT132
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1112
    SLICE_X32Y59.C4      net (fanout=1)        0.754   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1112
    SLICE_X32Y59.C       Tilo                  0.205   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1128
    SLICE_X32Y59.D5      net (fanout=1)        0.204   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1127
    SLICE_X32Y59.CLK     Tas                   0.213   CNC2_FC/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1129
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_4
    -------------------------------------------------  ---------------------------
    Total                                      7.023ns (1.495ns logic, 5.528ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2 (SLICE_X36Y52.CX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Skew:      1.399ns (1.089 - -0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.BQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X37Y49.C3      net (fanout=1)        1.183   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X36Y52.CX      net (fanout=115)      0.341   CNC2_FC/ibus_DataIn<10>
    SLICE_X36Y52.CLK     Tckdi       (-Th)    -0.048   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<2>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.438ns logic, 1.524ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Clock Path Skew:      1.386ns (1.089 - -0.297)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B5      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y49.C6      net (fanout=16)       0.565   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X36Y52.CX      net (fanout=115)      0.341   CNC2_FC/ibus_DataIn<10>
    SLICE_X36Y52.CLK     Tckdi       (-Th)    -0.048   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<2>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.560ns logic, 2.067ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      1.386ns (1.089 - -0.297)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y45.B6      net (fanout=3)        1.603   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y45.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y49.C6      net (fanout=16)       0.565   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X36Y52.CX      net (fanout=115)      0.341   CNC2_FC/ibus_DataIn<10>
    SLICE_X36Y52.CLK     Tckdi       (-Th)    -0.048   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay<2>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_QswitchDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.558ns logic, 2.509ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (SLICE_X30Y53.BX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)
  Clock Path Skew:      1.369ns (1.059 - -0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y27.BQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X37Y49.C3      net (fanout=1)        1.183   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y53.BX      net (fanout=115)      0.540   CNC2_FC/ibus_DataIn<10>
    SLICE_X30Y53.CLK     Tdh         (-Th)     0.111   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (0.279ns logic, 1.723ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 2)
  Clock Path Skew:      1.356ns (1.059 - -0.297)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B5      net (fanout=19)       1.161   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y45.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y49.C6      net (fanout=16)       0.565   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y53.BX      net (fanout=115)      0.540   CNC2_FC/ibus_DataIn<10>
    SLICE_X30Y53.CLK     Tdh         (-Th)     0.111   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.401ns logic, 2.266ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 2)
  Clock Path Skew:      1.356ns (1.059 - -0.297)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y45.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y45.B6      net (fanout=3)        1.603   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y45.B       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X37Y49.C6      net (fanout=16)       0.565   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X37Y49.C       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_DIA2<10>
                                                       CNC2_FC/ibus_DataIn<10>LogicTrst1
    SLICE_X30Y53.BX      net (fanout=115)      0.540   CNC2_FC/ibus_DataIn<10>
    SLICE_X30Y53.CLK     Tdh         (-Th)     0.111   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMD_O
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (0.399ns logic, 2.708ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (SLICE_X38Y23.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.099 - 0.087)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_3 to CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y23.DQ      Tcko                  0.200   CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress_3
    SLICE_X38Y23.D4      net (fanout=50)       0.245   CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/m_TailAddress<3>
    SLICE_X38Y23.CLK     Tah         (-Th)     0.128   CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N259
                                                       CNC2_FC/DDA_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram45/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.072ns logic, 0.245ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871568 paths analyzed, 19688 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.369ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (SLICE_X41Y49.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.678ns (Levels of Logic = 2)
  Clock Path Skew:      -2.281ns (-0.306 - 1.975)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X49Y61.A5      net (fanout=1211)     6.139   startup_reset
    SLICE_X49Y61.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X45Y55.A3      net (fanout=7)        1.006   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.348   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (1.257ns logic, 8.421ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y46.B1      net (fanout=74)       3.543   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y46.BMUX    Tilo                  0.313   SRI_RTS_2_OBUF
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X45Y55.A4      net (fanout=1)        3.260   N1262
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.348   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.390ns (1.311ns logic, 8.079ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.287 - 0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X13Y46.B4      net (fanout=69)       3.289   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X13Y46.BMUX    Tilo                  0.313   SRI_RTS_2_OBUF
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X45Y55.A4      net (fanout=1)        3.260   N1262
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.348   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_7
    -------------------------------------------------  ---------------------------
    Total                                      9.136ns (1.311ns logic, 7.825ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (SLICE_X41Y49.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.654ns (Levels of Logic = 2)
  Clock Path Skew:      -2.281ns (-0.306 - 1.975)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X49Y61.A5      net (fanout=1211)     6.139   startup_reset
    SLICE_X49Y61.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadHoldingReg_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X45Y55.A3      net (fanout=7)        1.006   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.324   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.233ns logic, 8.421ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.366ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y46.B1      net (fanout=74)       3.543   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y46.BMUX    Tilo                  0.313   SRI_RTS_2_OBUF
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X45Y55.A4      net (fanout=1)        3.260   N1262
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.324   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.366ns (1.287ns logic, 8.079ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.287 - 0.290)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X13Y46.B4      net (fanout=69)       3.289   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X13Y46.BMUX    Tilo                  0.313   SRI_RTS_2_OBUF
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X45Y55.A4      net (fanout=1)        3.260   N1262
    SLICE_X45Y55.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.SR      net (fanout=14)       1.276   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X41Y49.CLK     Trck                  0.324   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData<7>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_CRCData_6
    -------------------------------------------------  ---------------------------
    Total                                      9.112ns (1.287ns logic, 7.825ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y6.DIA18), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.987ns (Levels of Logic = 3)
  Clock Path Skew:      0.019ns (0.432 - 0.413)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y44.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y48.B3      net (fanout=3)        3.575   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X39Y48.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X35Y49.C5      net (fanout=16)       0.639   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X35Y49.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC/ibus_DataIn<2>LogicTrst1
    SLICE_X47Y15.B4      net (fanout=127)      5.792   CNC2_FC/ibus_DataIn<2>
    SLICE_X47Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y6.DIA18    net (fanout=1)        0.513   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.987ns (1.468ns logic, 10.519ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.945ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.519 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A6      net (fanout=19)       1.389   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y61.A       Tilo                  0.259   N70
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y48.B1      net (fanout=10)       1.868   AddressDecoderCS0n
    SLICE_X39Y48.B       Tilo                  0.259   CNC2_FC/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X35Y49.C5      net (fanout=16)       0.639   CNC2_FC/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X35Y49.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC/ibus_DataIn<2>LogicTrst1
    SLICE_X47Y15.B4      net (fanout=127)      5.792   CNC2_FC/ibus_DataIn<2>
    SLICE_X47Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y6.DIA18    net (fanout=1)        0.513   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.945ns (1.744ns logic, 10.201ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.922ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.519 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.C4      net (fanout=19)       1.431   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y37.C       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_llast_ibus_RD
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X43Y40.A4      net (fanout=22)       0.785   AddressDecoderCS2n
    SLICE_X43Y40.A       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o1
    SLICE_X35Y49.C4      net (fanout=16)       1.657   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_373_o
    SLICE_X35Y49.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserMode<2>
                                                       CNC2_FC/ibus_DataIn<2>LogicTrst1
    SLICE_X47Y15.B4      net (fanout=127)      5.792   CNC2_FC/ibus_DataIn<2>
    SLICE_X47Y15.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIB2<18>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>LogicTrst1
    RAMB16_X2Y6.DIA18    net (fanout=1)        0.513   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<18>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.922ns (1.744ns logic, 10.178ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10 (SLICE_X8Y32.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_42
    SLICE_X8Y32.B5       net (fanout=2)        0.074   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<42>
    SLICE_X8Y32.CLK      Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n126322
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_10
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X4Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y31.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X4Y31.B5       net (fanout=2)        0.075   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X4Y31.CLK      Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1263212
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X1Y25.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y25.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X1Y25.DX       net (fanout=3)        0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X1Y25.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.882ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.882ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X41Y41.D2      net (fanout=1211)     4.572   startup_reset
    SLICE_X41Y41.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X40Y40.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X40Y40.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.882ns (0.843ns logic, 5.039ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X41Y41.D5      net (fanout=2)        1.433   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X41Y41.D       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X40Y40.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X40Y40.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.860ns logic, 1.900ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.754ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.746ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X41Y41.D2      net (fanout=1211)     4.572   startup_reset
    SLICE_X41Y41.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X40Y40.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (0.704ns logic, 5.042ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.876ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.624ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X41Y41.D5      net (fanout=2)        1.433   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X41Y41.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X40Y40.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.624ns (0.721ns logic, 1.903ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.487ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X41Y41.D5      net (fanout=2)        0.790   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X41Y41.D       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X40Y40.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X40Y40.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (0.439ns logic, 1.048ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.690ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X41Y41.D2      net (fanout=1211)     2.995   startup_reset
    SLICE_X41Y41.D       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X40Y40.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X40Y40.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.437ns logic, 3.253ns route)
                                                       (11.8% logic, 88.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.456ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X41Y41.D5      net (fanout=2)        0.790   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X41Y41.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X40Y40.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.403ns logic, 1.053ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X40Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.659ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.659ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X41Y41.D2      net (fanout=1211)     2.995   startup_reset
    SLICE_X41Y41.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_RegionDataADDR<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X40Y40.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (0.401ns logic, 3.258ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.798ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y45.C5      net (fanout=1211)     4.947   startup_reset
    SLICE_X45Y45.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y38.SR      net (fanout=2)        0.921   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y38.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (0.930ns logic, 5.868ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y45.C4      net (fanout=2)        1.092   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y45.C       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y38.SR      net (fanout=2)        0.921   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y38.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.947ns logic, 2.013ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.113ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X45Y45.C5      net (fanout=1211)     4.947   startup_reset
    SLICE_X45Y45.CMUX    Tilo                  0.313   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y38.CLK     net (fanout=2)        0.736   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (0.704ns logic, 5.683ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.951ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.549ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y45.C4      net (fanout=2)        1.092   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y45.CMUX    Tilo                  0.313   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y38.CLK     net (fanout=2)        0.736   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (0.721ns logic, 1.828ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y45.C4      net (fanout=2)        0.563   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y45.C       Tilo                  0.156   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y38.SR      net (fanout=2)        0.534   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y38.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.511ns logic, 1.097ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X45Y45.C5      net (fanout=1211)     3.158   startup_reset
    SLICE_X45Y45.C       Tilo                  0.156   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X45Y38.SR      net (fanout=2)        0.534   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X45Y38.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (0.509ns logic, 3.692ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.361ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.361ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y56.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X45Y45.C4      net (fanout=2)        0.563   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X45Y45.CMUX    Tilo                  0.203   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y38.CLK     net (fanout=2)        0.395   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.361ns (0.403ns logic, 0.958ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.954ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X45Y45.C5      net (fanout=1211)     3.158   startup_reset
    SLICE_X45Y45.CMUX    Tilo                  0.203   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X45Y38.CLK     net (fanout=2)        0.395   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.401ns logic, 3.553ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.957ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.543ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.957ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y35.B4      net (fanout=1211)     3.616   startup_reset
    SLICE_X39Y35.BMUX    Tilo                  0.313   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X39Y34.CLK     net (fanout=2)        0.637   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.957ns (0.704ns logic, 4.253ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.616ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.884ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y35.B5      net (fanout=2)        0.543   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y35.BMUX    Tilo                  0.313   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X39Y34.CLK     net (fanout=2)        0.637   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.704ns logic, 1.180ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X39Y35.B4      net (fanout=1211)     3.616   startup_reset
    SLICE_X39Y35.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X39Y34.SR      net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X39Y34.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.834ns (0.930ns logic, 3.904ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y35.B5      net (fanout=2)        0.543   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y35.B       Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X39Y34.SR      net (fanout=2)        0.288   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X39Y34.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.930ns logic, 0.831ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y34.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y35.B5      net (fanout=2)        0.275   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y35.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X39Y34.SR      net (fanout=2)        0.116   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X39Y34.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.509ns logic, 0.391ns route)
                                                       (56.6% logic, 43.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X39Y35.B4      net (fanout=1211)     2.221   startup_reset
    SLICE_X39Y35.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X39Y34.SR      net (fanout=2)        0.116   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X39Y34.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.509ns logic, 2.337ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.068ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.068ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X39Y35.B5      net (fanout=2)        0.275   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X39Y35.BMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X39Y34.CLK     net (fanout=2)        0.392   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.401ns logic, 0.667ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X39Y34.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.014ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X39Y35.B4      net (fanout=1211)     2.221   startup_reset
    SLICE_X39Y35.BMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_OutData_Writing<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X39Y34.CLK     net (fanout=2)        0.392   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.401ns logic, 2.613ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.478ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X40Y29.A4      net (fanout=1211)     3.019   startup_reset
    SLICE_X40Y29.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X42Y30.SR      net (fanout=2)        0.648   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X42Y30.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (0.811ns logic, 3.667ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y29.A2      net (fanout=2)        0.803   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y29.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X42Y30.SR      net (fanout=2)        0.648   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X42Y30.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (0.811ns logic, 1.451ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.294ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X40Y29.A4      net (fanout=1211)     3.019   startup_reset
    SLICE_X40Y29.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X42Y30.CLK     net (fanout=2)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.642ns logic, 3.564ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.510ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.990ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y29.A2      net (fanout=2)        0.803   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y29.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X42Y30.CLK     net (fanout=2)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.642ns logic, 1.348ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y30.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.260ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y29.A2      net (fanout=2)        0.475   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y29.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X42Y30.SR      net (fanout=2)        0.360   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X42Y30.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.425ns logic, 0.835ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X40Y29.A4      net (fanout=1211)     1.913   startup_reset
    SLICE_X40Y29.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X42Y30.SR      net (fanout=2)        0.360   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X42Y30.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.425ns logic, 2.273ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.162ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y34.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X40Y29.A2      net (fanout=2)        0.475   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X40Y29.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X42Y30.CLK     net (fanout=2)        0.306   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.381ns logic, 0.781ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X42Y30.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.600ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.600ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X40Y29.A4      net (fanout=1211)     1.913   startup_reset
    SLICE_X40Y29.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X42Y30.CLK     net (fanout=2)        0.306   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (0.381ns logic, 2.219ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.127ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X33Y21.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X32Y20.A1      net (fanout=1211)     1.784   startup_reset
    SLICE_X32Y20.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X33Y21.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X33Y21.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.876ns logic, 2.251ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X32Y20.A5      net (fanout=2)        0.818   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X32Y20.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X33Y21.SR      net (fanout=2)        0.467   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X33Y21.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.161ns (0.876ns logic, 1.285ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X33Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.760ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X32Y20.A1      net (fanout=1211)     1.784   startup_reset
    SLICE_X32Y20.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X33Y21.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.642ns logic, 2.098ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.726ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.774ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X32Y20.A5      net (fanout=2)        0.818   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X32Y20.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X33Y21.CLK     net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.642ns logic, 1.132ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X33Y21.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X32Y20.A5      net (fanout=2)        0.443   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X32Y20.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X33Y21.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X33Y21.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.495ns logic, 0.701ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.898ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X32Y20.A1      net (fanout=1211)     1.145   startup_reset
    SLICE_X32Y20.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X33Y21.SR      net (fanout=2)        0.258   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X33Y21.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.495ns logic, 1.403ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X33Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.948ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.948ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X32Y20.A5      net (fanout=2)        0.443   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X32Y20.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X33Y21.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      0.948ns (0.381ns logic, 0.567ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X33Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.650ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.650ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X32Y20.A1      net (fanout=1211)     1.145   startup_reset
    SLICE_X32Y20.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X33Y21.CLK     net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.381ns logic, 1.269ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.461ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X32Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.039ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X33Y20.B5      net (fanout=1211)     1.524   startup_reset
    SLICE_X33Y20.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X32Y21.CLK     net (fanout=2)        1.233   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.704ns logic, 2.757ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.312ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.188ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X33Y20.B1      net (fanout=2)        1.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X33Y20.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X32Y21.CLK     net (fanout=2)        1.233   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.704ns logic, 2.484ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X32Y21.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.874ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.391   startup_reset
                                                       startup_reset
    SLICE_X33Y20.B5      net (fanout=1211)     1.524   startup_reset
    SLICE_X33Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X32Y21.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X32Y21.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.880ns logic, 1.994ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X33Y20.B1      net (fanout=2)        1.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X33Y20.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X32Y21.SR      net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X32Y21.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.880ns logic, 1.721ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X32Y21.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X33Y20.B1      net (fanout=2)        0.752   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X33Y20.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X32Y21.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X32Y21.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.461ns logic, 1.013ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X33Y20.B5      net (fanout=1211)     0.962   startup_reset
    SLICE_X33Y20.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X32Y21.SR      net (fanout=2)        0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X32Y21.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.461ns logic, 1.223ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X32Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.956ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X33Y20.B1      net (fanout=2)        0.752   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X33Y20.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X32Y21.CLK     net (fanout=2)        0.803   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (0.401ns logic, 1.555ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X32Y21.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.166ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.AQ      Tcko                  0.198   startup_reset
                                                       startup_reset
    SLICE_X33Y20.B5      net (fanout=1211)     0.962   startup_reset
    SLICE_X33Y20.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X32Y21.CLK     net (fanout=2)        0.803   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.401ns logic, 1.765ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.412ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X35Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.588ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iE_stop (PAD)
  Destination:          CNC2_FC/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.756ns (Levels of Logic = 4)
  Clock Path Delay:     2.369ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iE_stop to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A4.I                 Tiopi                 1.310   iE_stop
                                                       iE_stop
                                                       iE_stop_IBUF
                                                       ProtoComp388.IMUX.6
    SLICE_X27Y60.A3      net (fanout=1)        7.219   iE_stop_IBUF
    SLICE_X27Y60.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_7
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X35Y60.A6      net (fanout=1)        0.848   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT717
    SLICE_X35Y60.A       Tilo                  0.259   CNC2_FC/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X35Y63.B5      net (fanout=1)        1.539   CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X35Y63.CLK     Tas                   0.322   CNC2_FC/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_FC/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT720
                                                       CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     11.756ns (2.150ns logic, 9.606ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y63.CLK     net (fanout=1022)     0.790   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (1.323ns logic, 1.046ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X43Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.977ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 1)
  Clock Path Delay:     0.838ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.I                Tiopi                 1.310   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp388.IMUX.27
    SLICE_X43Y44.AX      net (fanout=2)        4.088   lb_rd_n_IBUF
    SLICE_X43Y44.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (1.373ns logic, 4.088ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y44.CLK     net (fanout=1144)     0.832   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (-2.698ns logic, 3.536ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X43Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.120ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 1)
  Clock Path Delay:     0.840ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T15.I                Tiopi                 1.310   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp388.IMUX.28
    SLICE_X43Y45.AX      net (fanout=2)        3.947   lb_wr_n_IBUF
    SLICE_X43Y45.CLK     Tdick                 0.063   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.373ns logic, 3.947ns route)
                                                       (25.8% logic, 74.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.126   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.542   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y45.CLK     net (fanout=1144)     0.834   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (-2.698ns logic, 3.538ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (SLICE_X7Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<1> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.768ns (Levels of Logic = 1)
  Clock Path Delay:     2.138ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: svo_enc_b<1> to CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.I                 Tiopi                 0.763   svo_enc_b<1>
                                                       svo_enc_b<1>
                                                       svo_enc_b_1_IBUF
                                                       ProtoComp388.IMUX.20
    SLICE_X7Y27.AX       net (fanout=1)        1.946   svo_enc_b_1_IBUF
    SLICE_X7Y27.CLK      Tckdi       (-Th)    -0.059   CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.822ns logic, 1.946ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X7Y27.CLK      net (fanout=1022)     0.727   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.950ns logic, 1.188ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X1Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 1)
  Clock Path Delay:     2.172ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: svo_enc_b<0> to CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.763   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp388.IMUX.18
    SLICE_X1Y33.AX       net (fanout=1)        2.039   svo_enc_b_0_IBUF
    SLICE_X1Y33.CLK      Tckdi       (-Th)    -0.059   CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.822ns logic, 2.039ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_FC/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.461   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y33.CLK      net (fanout=1022)     0.761   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.950ns logic, 1.222ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X0Y48.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Clock Path Delay:     1.187ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 0.763   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp388.IMUX.4
    SLICE_X0Y48.A1       net (fanout=1)        1.353   SRI_RX_1_IBUF
    SLICE_X0Y48.CLK      Tah         (-Th)    -0.177   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRI_RX_1_IBUF_rt
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (0.940ns logic, 1.353ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.533   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.291   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y48.CLK      net (fanout=1144)     0.745   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (-1.453ns logic, 2.640ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  16.598ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.402ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.333ns (Levels of Logic = 7)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y70.CLK     net (fanout=1022)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X29Y70.C2      net (fanout=2)        0.786   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y58.D3      net (fanout=39)       0.348   oLaserOn_OBUF
    SLICE_X35Y58.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y58.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y58.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.061   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.333ns (4.382ns logic, 8.951ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.497ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.235ns (Levels of Logic = 7)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y69.CLK     net (fanout=1022)     1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X29Y70.C5      net (fanout=2)        0.688   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y58.D3      net (fanout=39)       0.348   oLaserOn_OBUF
    SLICE_X35Y58.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y58.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y58.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.061   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.235ns (4.382ns logic, 8.853ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.499ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.238ns (Levels of Logic = 7)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y71.CLK     net (fanout=1022)     1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.CQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X29Y70.D1      net (fanout=2)        0.679   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X29Y70.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X29Y70.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X35Y58.D3      net (fanout=39)       0.348   oLaserOn_OBUF
    SLICE_X35Y58.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X35Y58.C6      net (fanout=1)        0.118   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X35Y58.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        5.061   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     13.238ns (4.382ns logic, 8.856ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.004ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.731ns (Levels of Logic = 4)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y70.CLK     net (fanout=1022)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X29Y70.C2      net (fanout=2)        0.786   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y54.B1      net (fanout=42)       2.424   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y54.B       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        5.637   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     12.731ns (3.605ns logic, 9.126ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.099ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.633ns (Levels of Logic = 4)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y69.CLK     net (fanout=1022)     1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X29Y70.C5      net (fanout=2)        0.688   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y54.B1      net (fanout=42)       2.424   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y54.B       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        5.637   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     12.633ns (3.605ns logic, 9.028ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.101ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      12.636ns (Levels of Logic = 4)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y71.CLK     net (fanout=1022)     1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.CQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X29Y70.D1      net (fanout=2)        0.679   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X29Y70.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X29Y70.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X33Y54.B1      net (fanout=42)       2.424   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X33Y54.B       Tilo                  0.259   svo_on_OBUF
                                                       CNC2_FC/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        5.637   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     12.636ns (3.605ns logic, 9.031ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.605ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.130ns (Levels of Logic = 6)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y70.CLK     net (fanout=1022)     1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y70.BQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X29Y70.C2      net (fanout=2)        0.786   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y58.CX      net (fanout=39)       0.685   oLaserOn_OBUF
    SLICE_X44Y58.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.994   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.130ns (4.027ns logic, 7.103ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.700ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.032ns (Levels of Logic = 6)
  Clock Path Delay:     3.243ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y69.CLK     net (fanout=1022)     1.075   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.519ns logic, 1.724ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X29Y70.C5      net (fanout=2)        0.688   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X29Y70.C       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A6      net (fanout=1)        0.279   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y58.CX      net (fanout=39)       0.685   oLaserOn_OBUF
    SLICE_X44Y58.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.994   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.032ns (4.027ns logic, 7.005ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.702ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 6)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y71.CLK     net (fanout=1022)     1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y71.CQ      Tcko                  0.447   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q_10
    SLICE_X29Y70.D1      net (fanout=2)        0.679   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_Q<10>
    SLICE_X29Y70.D       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X29Y70.A3      net (fanout=1)        0.291   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X29Y70.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X29Y70.B5      net (fanout=42)       0.379   CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X29Y70.B       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_latchPulseWidth_15
                                                       CNC2_FC/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X35Y58.A2      net (fanout=33)       1.980   CNC2_FC/WD_TimeOut
    SLICE_X35Y58.A       Tilo                  0.259   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X44Y58.CX      net (fanout=39)       0.685   oLaserOn_OBUF
    SLICE_X44Y58.CMUX    Tcxc                  0.163   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<3>
                                                       CNC2_FC/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.994   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (4.027ns logic, 7.008ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point oXY2_CLK (J11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.077ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK (FF)
  Destination:          oXY2_CLK (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Clock Path Delay:     1.567ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X53Y43.CLK     net (fanout=1022)     0.596   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.567ns (0.822ns logic, 0.745ns route)
                                                       (52.5% logic, 47.5% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK to oXY2_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.AMUX    Tshcko                0.244   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/_n0076_inv
                                                       CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.O                net (fanout=1)        0.895   CNC2_FC/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK
    J11.PAD              Tioop                 1.396   oXY2_CLK
                                                       oXY2_CLK_OBUF
                                                       oXY2_CLK
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (1.640ns logic, 0.895ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.084ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.971ns (Levels of Logic = 1)
  Clock Path Delay:     0.513ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X16Y22.CLK     net (fanout=1144)     0.594   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (-1.839ns logic, 2.352ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.375   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.971ns (1.596ns logic, 2.375ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.117ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 1)
  Clock Path Delay:     0.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp388.IMUX.25
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X29Y37.CLK     net (fanout=1144)     0.491   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (-1.839ns logic, 2.249ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y37.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        2.513   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.594ns logic, 2.513ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.328ns|     24.738ns|            0|            0|    321793442|       871592|
| TS_CLK_80MHz                  |     12.500ns|     12.369ns|      6.798ns|            0|            0|       871568|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.882ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.798ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.957ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.478ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.127ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.461ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.322(R)|      SLOW  |   -0.831(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.180(R)|      SLOW  |   -0.706(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    3.329(R)|      SLOW  |   -0.817(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iE_stop         |    9.412(R)|      SLOW  |   -5.441(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iLIO_DI         |    4.673(R)|      SLOW  |   -2.201(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    2.432(R)|      SLOW  |   -0.965(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.463(R)|      SLOW  |   -0.912(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    5.023(R)|      SLOW  |   -1.925(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.880(R)|      SLOW  |   -1.847(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    2.553(R)|      SLOW  |   -0.895(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    2.458(R)|      SLOW  |   -0.863(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    2.626(R)|      SLOW  |   -1.019(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    2.234(R)|      SLOW  |   -0.794(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.499(R)|      SLOW  |   -0.896(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    2.507(R)|      SLOW  |   -0.924(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    2.201(R)|      SLOW  |   -0.838(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    3.052(R)|      SLOW  |   -1.350(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<4>    |    2.321(R)|      SLOW  |   -0.872(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    2.149(R)|      SLOW  |   -0.664(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.035(R)|      SLOW  |   -0.605(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    2.382(R)|      SLOW  |   -0.933(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    2.771(R)|      SLOW  |   -1.304(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<4>    |    2.253(R)|      SLOW  |   -0.778(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    2.386(R)|      SLOW  |   -0.798(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    2.785(R)|      SLOW  |   -1.185(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    3.288(R)|      SLOW  |   -1.564(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    3.414(R)|      SLOW  |   -1.540(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<4>|    2.258(R)|      SLOW  |   -0.770(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.839(R)|      SLOW  |         4.937(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.926(R)|      SLOW  |         4.532(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        10.952(R)|      SLOW  |         4.877(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.781(R)|      SLOW  |         4.084(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         7.855(R)|      SLOW  |         4.117(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         8.425(R)|      SLOW  |         4.606(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.502(R)|      SLOW  |         5.267(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.271(R)|      SLOW  |         5.609(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |        10.496(R)|      SLOW  |         5.014(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.395(R)|      SLOW  |         5.991(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        16.598(R)|      SLOW  |         6.887(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        13.875(R)|      SLOW  |         6.029(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |        10.189(R)|      SLOW  |         5.719(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.441(R)|      SLOW  |         5.267(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.743(R)|      SLOW  |         5.428(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.597(R)|      SLOW  |         4.077(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |        10.199(R)|      SLOW  |         5.682(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.970(R)|      SLOW  |         4.945(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         9.277(R)|      SLOW  |         5.127(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.602(R)|      SLOW  |         5.977(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.146(R)|      SLOW  |         5.037(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.807(R)|      SLOW  |         4.815(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         9.532(R)|      SLOW  |         5.323(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |        10.708(R)|      SLOW  |         6.050(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.771(R)|      SLOW  |         4.839(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.864(R)|      SLOW  |         4.904(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.757(R)|      SLOW  |         5.464(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |        10.100(R)|      SLOW  |         5.630(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        15.996(R)|      SLOW  |         7.377(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   21.822|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 8.807; Ideal Clock Offset To Actual Clock -7.492; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.322(R)|      SLOW  |   -0.831(R)|      FAST  |   21.678|    0.831|       10.424|
SRI_RX<1>         |    3.180(R)|      SLOW  |   -0.706(R)|      FAST  |   21.820|    0.706|       10.557|
SRI_RX<2>         |    3.329(R)|      SLOW  |   -0.817(R)|      FAST  |   21.671|    0.817|       10.427|
iE_stop           |    9.412(R)|      SLOW  |   -5.441(R)|      FAST  |   15.588|    5.441|        5.073|
iLIO_DI           |    4.673(R)|      SLOW  |   -2.201(R)|      FAST  |   20.327|    2.201|        9.063|
iXY2_STS          |    2.432(R)|      SLOW  |   -0.965(R)|      FAST  |   22.568|    0.965|       10.802|
lb_cs_n           |    3.463(R)|      SLOW  |   -0.912(R)|      FAST  |   21.537|    0.912|       10.313|
lb_rd_n           |    5.023(R)|      SLOW  |   -1.925(R)|      FAST  |   19.977|    1.925|        9.026|
lb_wr_n           |    4.880(R)|      SLOW  |   -1.847(R)|      FAST  |   20.120|    1.847|        9.137|
svo_alarm<0>      |    2.553(R)|      SLOW  |   -0.895(R)|      FAST  |   22.447|    0.895|       10.776|
svo_alarm<1>      |    2.458(R)|      SLOW  |   -0.863(R)|      FAST  |   22.542|    0.863|       10.840|
svo_alarm<2>      |    2.626(R)|      SLOW  |   -1.019(R)|      FAST  |   22.374|    1.019|       10.678|
svo_alarm<3>      |    2.234(R)|      SLOW  |   -0.794(R)|      FAST  |   22.766|    0.794|       10.986|
svo_enc_a<0>      |    2.499(R)|      SLOW  |   -0.896(R)|      FAST  |   22.501|    0.896|       10.803|
svo_enc_a<1>      |    2.507(R)|      SLOW  |   -0.924(R)|      FAST  |   22.493|    0.924|       10.785|
svo_enc_a<2>      |    2.201(R)|      SLOW  |   -0.838(R)|      FAST  |   22.799|    0.838|       10.980|
svo_enc_a<3>      |    3.052(R)|      SLOW  |   -1.350(R)|      FAST  |   21.948|    1.350|       10.299|
svo_enc_a<4>      |    2.321(R)|      SLOW  |   -0.872(R)|      FAST  |   22.679|    0.872|       10.904|
svo_enc_b<0>      |    2.149(R)|      SLOW  |   -0.664(R)|      FAST  |   22.851|    0.664|       11.093|
svo_enc_b<1>      |    2.035(R)|      SLOW  |   -0.605(R)|      FAST  |   22.965|    0.605|       11.180|
svo_enc_b<2>      |    2.382(R)|      SLOW  |   -0.933(R)|      FAST  |   22.618|    0.933|       10.843|
svo_enc_b<3>      |    2.771(R)|      SLOW  |   -1.304(R)|      FAST  |   22.229|    1.304|       10.463|
svo_enc_b<4>      |    2.253(R)|      SLOW  |   -0.778(R)|      FAST  |   22.747|    0.778|       10.985|
svo_enc_index<0>  |    2.386(R)|      SLOW  |   -0.798(R)|      FAST  |   22.614|    0.798|       10.908|
svo_enc_index<1>  |    2.785(R)|      SLOW  |   -1.185(R)|      FAST  |   22.215|    1.185|       10.515|
svo_enc_index<2>  |    3.288(R)|      SLOW  |   -1.564(R)|      FAST  |   21.712|    1.564|       10.074|
svo_enc_index<3>  |    3.414(R)|      SLOW  |   -1.540(R)|      FAST  |   21.586|    1.540|       10.023|
svo_enc_index<4>  |    2.258(R)|      SLOW  |   -0.770(R)|      FAST  |   22.742|    0.770|       10.986|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.412|         -  |      -0.605|         -  |   15.588|    0.605|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 9.001 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.839|      SLOW  |        4.937|      FAST  |         2.242|
SRI_RTS<1>                                     |        8.926|      SLOW  |        4.532|      FAST  |         1.329|
SRI_RTS<2>                                     |       10.952|      SLOW  |        4.877|      FAST  |         3.355|
SRI_TX<0>                                      |        7.781|      SLOW  |        4.084|      FAST  |         0.184|
SRI_TX<1>                                      |        7.855|      SLOW  |        4.117|      FAST  |         0.258|
SRI_TX<2>                                      |        8.425|      SLOW  |        4.606|      FAST  |         0.828|
lb_int                                         |        9.502|      SLOW  |        5.267|      FAST  |         1.905|
led_1                                          |       11.271|      SLOW  |        5.609|      FAST  |         3.674|
oLIO_DO                                        |       10.496|      SLOW  |        5.014|      FAST  |         2.899|
oLaser1                                        |       14.395|      SLOW  |        5.991|      FAST  |         6.798|
oLaser2                                        |       16.598|      SLOW  |        6.887|      FAST  |         9.001|
oLaserOn                                       |       13.875|      SLOW  |        6.029|      FAST  |         6.278|
oSPIDAC_CLK                                    |       10.189|      SLOW  |        5.719|      FAST  |         2.592|
oSPIDAC_CSn                                    |        9.441|      SLOW  |        5.267|      FAST  |         1.844|
oSPIDAC_DO                                     |        9.743|      SLOW  |        5.428|      FAST  |         2.146|
oXY2_CLK                                       |        7.597|      SLOW  |        4.077|      FAST  |         0.000|
oXY2_DAT<0>                                    |       10.199|      SLOW  |        5.682|      FAST  |         2.602|
oXY2_DAT<1>                                    |        8.970|      SLOW  |        4.945|      FAST  |         1.373|
oXY2_DAT<2>                                    |        9.277|      SLOW  |        5.127|      FAST  |         1.680|
oXY2_FS                                        |       10.602|      SLOW  |        5.977|      FAST  |         3.005|
svo_ccw<0>                                     |        9.146|      SLOW  |        5.037|      FAST  |         1.549|
svo_ccw<1>                                     |        8.807|      SLOW  |        4.815|      FAST  |         1.210|
svo_ccw<2>                                     |        9.532|      SLOW  |        5.323|      FAST  |         1.935|
svo_ccw<3>                                     |       10.708|      SLOW  |        6.050|      FAST  |         3.111|
svo_cw<0>                                      |        8.771|      SLOW  |        4.839|      FAST  |         1.174|
svo_cw<1>                                      |        8.864|      SLOW  |        4.904|      FAST  |         1.267|
svo_cw<2>                                      |        9.757|      SLOW  |        5.464|      FAST  |         2.160|
svo_cw<3>                                      |       10.100|      SLOW  |        5.630|      FAST  |         2.503|
svo_on                                         |       15.996|      SLOW  |        7.377|      FAST  |         8.399|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322665637 paths, 0 nets, and 57369 connections

Design statistics:
   Minimum period:  24.328ns{1}   (Maximum frequency:  41.105MHz)
   Maximum path delay from/to any node:   6.798ns
   Minimum input required time before clock:   9.412ns
   Minimum output required time after clock:  16.598ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 13:05:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 283 MB



