-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity encode_pool3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    full_out_TREADY : IN STD_LOGIC;
    conv3_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
    conv3_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    conv3_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    conv3_out_empty_n : IN STD_LOGIC;
    conv3_out_read : OUT STD_LOGIC;
    full_out_TDATA : OUT STD_LOGIC_VECTOR (39 downto 0);
    full_out_TVALID : OUT STD_LOGIC );
end;


architecture behav of encode_pool3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv39_1BFFFFFFF : STD_LOGIC_VECTOR (38 downto 0) := "000000110111111111111111111111111111111";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal icmp_ln79_reg_3537 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_3_reg_3541 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_32_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op285_write_state4 : BOOLEAN;
    signal brmerge_i_reg_3564 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op312_read_state4 : BOOLEAN;
    signal regslice_both_full_out_U_apdone_blk : STD_LOGIC;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal select_ln79_3_reg_3541_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_32_reg_3568_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op714_write_state12 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_io : BOOLEAN;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_predicate_op553_write_state8 : BOOLEAN;
    signal ap_predicate_op557_write_state8 : BOOLEAN;
    signal ap_predicate_op584_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal conv3_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal full_out_TDATA_blk_n : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op623_write_state9 : BOOLEAN;
    signal ap_predicate_op627_write_state9 : BOOLEAN;
    signal ap_predicate_op654_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln79_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_3_fu_805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_16_fu_813_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln80_16_reg_3545 : STD_LOGIC_VECTOR (2 downto 0);
    signal brmerge_i_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_32_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op158_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op669_write_state10 : BOOLEAN;
    signal ap_predicate_op673_write_state10 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal temp_169_fu_934_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_169_reg_3577 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_184_fu_1007_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_184_reg_3583 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln84_fu_1041_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal trunc_ln84_reg_3589 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_predicate_op242_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_predicate_op709_write_state11 : BOOLEAN;
    signal ap_predicate_op713_write_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal temp_170_fu_1063_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_170_reg_3594 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln105_2_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_2_reg_3599 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_fu_1085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_reg_3604 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_1_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_1_reg_3615 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_2_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_2_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_3_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_3_reg_3637 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_4_fu_1105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_4_reg_3648 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_5_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_5_reg_3659 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_6_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln116_6_reg_3670 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_5_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_5_reg_3681 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_185_fu_1238_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_185_reg_3697 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_199_fu_1305_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_199_reg_3703 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_3_fu_1401_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln83_1_fu_1432_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_1_reg_3714 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_1_fu_1436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_1_reg_3719 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_200_fu_1521_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_200_reg_3729 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_214_fu_1588_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_214_reg_3735 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_7_fu_1661_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_predicate_op349_write_state5 : BOOLEAN;
    signal ap_predicate_op353_write_state5 : BOOLEAN;
    signal ap_predicate_op380_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln83_2_fu_1692_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_2_reg_3746 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_2_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_2_reg_3751 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_215_fu_1781_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_215_reg_3761 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_229_fu_1848_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_229_reg_3767 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_11_fu_1921_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_predicate_op417_write_state6 : BOOLEAN;
    signal ap_predicate_op421_write_state6 : BOOLEAN;
    signal ap_predicate_op448_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln83_3_fu_1952_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_3_reg_3778 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_3_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_3_reg_3783 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_230_fu_2041_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_230_reg_3793 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_244_fu_2108_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_244_reg_3799 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_15_fu_2181_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_predicate_op485_write_state7 : BOOLEAN;
    signal ap_predicate_op489_write_state7 : BOOLEAN;
    signal ap_predicate_op516_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln83_4_fu_2212_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_4_reg_3810 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_4_fu_2216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_4_reg_3815 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_245_fu_2301_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_245_reg_3825 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_259_fu_2368_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_259_reg_3831 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_19_fu_2441_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln83_5_fu_2472_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_5_reg_3842 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_5_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_5_reg_3847 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_260_fu_2561_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_260_reg_3857 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_274_fu_2628_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_274_reg_3863 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_23_fu_2694_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln83_6_fu_2725_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_6_reg_3874 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_6_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_6_reg_3879 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_275_fu_2814_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_275_reg_3889 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_27_fu_2867_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln83_7_fu_2898_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln83_7_reg_3900 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln110_7_fu_2902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln110_7_reg_3905 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln83_31_fu_3015_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_col_fu_80 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln80_fu_839_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_pool_col_load : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_1_fu_84 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_181_fu_1212_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_4_fu_88 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_180_fu_1204_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_16_fu_92 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_179_fu_1196_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_19_fu_96 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_178_fu_1188_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_31_fu_100 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_177_fu_1180_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_34_fu_104 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_176_fu_1172_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_46_fu_108 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_175_fu_1164_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_49_fu_112 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_174_fu_1156_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_61_fu_116 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_196_fu_1496_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_64_fu_120 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_195_fu_1489_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_76_fu_124 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_194_fu_1482_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_79_fu_128 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_193_fu_1475_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_91_fu_132 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_192_fu_1468_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_94_fu_136 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_191_fu_1461_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_106_fu_140 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_190_fu_1454_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_109_fu_144 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_189_fu_1447_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_120_fu_148 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_211_fu_1756_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_121_fu_152 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_210_fu_1749_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_122_fu_156 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_209_fu_1742_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_123_fu_160 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_208_fu_1735_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_124_fu_164 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_207_fu_1728_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_125_fu_168 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_206_fu_1721_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_126_fu_172 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_205_fu_1714_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_127_fu_176 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_204_fu_1707_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_128_fu_180 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_226_fu_2016_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_129_fu_184 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_225_fu_2009_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_130_fu_188 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_224_fu_2002_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_131_fu_192 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_223_fu_1995_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_132_fu_196 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_222_fu_1988_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_133_fu_200 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_221_fu_1981_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_134_fu_204 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_220_fu_1974_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_135_fu_208 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_219_fu_1967_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_136_fu_212 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_241_fu_2276_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_137_fu_216 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_240_fu_2269_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_138_fu_220 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_239_fu_2262_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_139_fu_224 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_238_fu_2255_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_140_fu_228 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_237_fu_2248_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_141_fu_232 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_236_fu_2241_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_142_fu_236 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_235_fu_2234_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_143_fu_240 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_234_fu_2227_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_144_fu_244 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_256_fu_2536_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_145_fu_248 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_255_fu_2529_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_146_fu_252 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_254_fu_2522_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_147_fu_256 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_253_fu_2515_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_148_fu_260 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_252_fu_2508_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_149_fu_264 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_251_fu_2501_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_150_fu_268 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_250_fu_2494_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_151_fu_272 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_249_fu_2487_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_152_fu_276 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_271_fu_2789_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_153_fu_280 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_270_fu_2782_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_154_fu_284 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_269_fu_2775_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_155_fu_288 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_268_fu_2768_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_156_fu_292 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_267_fu_2761_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_157_fu_296 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_266_fu_2754_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_158_fu_300 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_265_fu_2747_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_159_fu_304 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_264_fu_2740_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_160_fu_308 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_286_fu_2962_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_161_fu_312 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_285_fu_2955_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_162_fu_316 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_284_fu_2948_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_163_fu_320 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_283_fu_2941_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_164_fu_324 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_282_fu_2934_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_165_fu_328 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_281_fu_2927_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_166_fu_332 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_280_fu_2920_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_167_fu_336 : STD_LOGIC_VECTOR (39 downto 0);
    signal temp_279_fu_2913_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_row_fu_340 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln79_1_fu_761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_pool_row_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_344 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln79_fu_729_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal pool_win3_fu_348 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_32_fu_874_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_1_fu_352 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_2_fu_356 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_33_fu_947_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_3_fu_360 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_4_fu_364 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_34_fu_1245_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_5_fu_368 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_6_fu_372 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_35_fu_1528_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_7_fu_376 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_8_fu_380 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_36_fu_1788_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_9_fu_384 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_10_fu_388 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_37_fu_2048_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_11_fu_392 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_12_fu_396 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_38_fu_2308_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_13_fu_400 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_14_fu_404 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_39_fu_2568_p10 : STD_LOGIC_VECTOR (39 downto 0);
    signal pool_win3_15_fu_408 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal icmp_ln80_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln79_1_fu_755_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp11_i_mid1_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp11_i6_fu_779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp15_i_mid1_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp15_i5_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln79_fu_747_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln79_2_fu_785_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp13_i_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln79_fu_769_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_823_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_902_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_15_fu_870_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_fu_910_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_fu_918_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_fu_895_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_1_fu_975_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_13_fu_866_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_182_fu_983_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_4_fu_991_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_3_fu_995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_3_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_1_fu_968_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_1_fu_1048_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_1_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_1_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_14_fu_1037_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_2_fu_1070_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal or_ln116_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_3_fu_1138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_2_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_4_fu_1144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_1_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln83_5_fu_1223_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_4_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_4_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_12_fu_1033_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_2_fu_1273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_11_fu_1029_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_197_fu_1281_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_8_fu_1289_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_6_fu_1293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_6_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_2_fu_1266_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal xor_ln105_2_fu_1372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_172_fu_1377_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal icmp_ln110_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln83_fu_1383_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal temp_173_fu_1393_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_6_fu_1410_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_5_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_5_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_1_fu_1406_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_187_fu_1425_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_9_fu_1506_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_7_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_7_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_10_fu_1368_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_3_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_9_fu_1364_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_212_fu_1564_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_12_fu_1572_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_9_fu_1576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_9_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_3_fu_1549_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_188_fu_1655_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_10_fu_1670_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_8_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_8_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_2_fu_1666_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_202_fu_1685_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_13_fu_1766_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_10_fu_1769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_10_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_8_fu_1651_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_4_fu_1816_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_7_fu_1647_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_227_fu_1824_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_16_fu_1832_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_12_fu_1836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_12_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_4_fu_1809_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_203_fu_1915_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_14_fu_1930_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_11_fu_1933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_11_fu_1939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_3_fu_1926_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_217_fu_1945_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_17_fu_2026_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_13_fu_2029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_13_fu_2035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_6_fu_1911_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_5_fu_2076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_5_fu_1907_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_242_fu_2084_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_20_fu_2092_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_15_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_15_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_5_fu_2069_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_218_fu_2175_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_18_fu_2190_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_14_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_14_fu_2199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_4_fu_2186_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_232_fu_2205_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_21_fu_2286_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_16_fu_2289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_16_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_4_fu_2171_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_6_fu_2336_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_3_fu_2167_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_257_fu_2344_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_24_fu_2352_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_18_fu_2356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_18_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_6_fu_2329_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_233_fu_2435_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_22_fu_2450_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_17_fu_2453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_17_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_5_fu_2446_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_247_fu_2465_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_25_fu_2546_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_19_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_19_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_2_fu_2431_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal tmp_7_fu_2596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_1_fu_2427_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_272_fu_2604_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_28_fu_2612_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_21_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_21_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln158_7_fu_2589_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_248_fu_2688_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_26_fu_2703_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_20_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_20_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_6_fu_2699_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_262_fu_2718_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln83_29_fu_2799_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_22_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_22_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln80_fu_2684_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_263_fu_2861_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln83_30_fu_2876_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal icmp_ln105_23_fu_2879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln105_23_fu_2885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_7_fu_2872_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_277_fu_2891_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal temp_278_fu_3009_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal full_out_TDATA_int_regslice : STD_LOGIC_VECTOR (39 downto 0);
    signal full_out_TVALID_int_regslice : STD_LOGIC;
    signal full_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_full_out_U_vld_out : STD_LOGIC;
    signal ap_condition_2624 : BOOLEAN;
    signal ap_condition_2628 : BOOLEAN;
    signal ap_condition_2632 : BOOLEAN;
    signal ap_condition_2636 : BOOLEAN;
    signal ap_condition_2640 : BOOLEAN;
    signal ap_condition_2644 : BOOLEAN;
    signal ap_condition_2648 : BOOLEAN;
    signal ap_condition_552 : BOOLEAN;
    signal ap_condition_588 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component encode_mux_8_3_40_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        din2 : IN STD_LOGIC_VECTOR (39 downto 0);
        din3 : IN STD_LOGIC_VECTOR (39 downto 0);
        din4 : IN STD_LOGIC_VECTOR (39 downto 0);
        din5 : IN STD_LOGIC_VECTOR (39 downto 0);
        din6 : IN STD_LOGIC_VECTOR (39 downto 0);
        din7 : IN STD_LOGIC_VECTOR (39 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component encode_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component encode_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    mux_8_3_40_1_1_U431 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_1_fu_84,
        din1 => temp_4_fu_88,
        din2 => temp_16_fu_92,
        din3 => temp_19_fu_96,
        din4 => temp_31_fu_100,
        din5 => temp_34_fu_104,
        din6 => temp_46_fu_108,
        din7 => temp_49_fu_112,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_32_fu_874_p10);

    mux_8_3_40_1_1_U432 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_61_fu_116,
        din1 => temp_64_fu_120,
        din2 => temp_76_fu_124,
        din3 => temp_79_fu_128,
        din4 => temp_91_fu_132,
        din5 => temp_94_fu_136,
        din6 => temp_106_fu_140,
        din7 => temp_109_fu_144,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_33_fu_947_p10);

    mux_8_3_40_1_1_U433 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_120_fu_148,
        din1 => temp_121_fu_152,
        din2 => temp_122_fu_156,
        din3 => temp_123_fu_160,
        din4 => temp_124_fu_164,
        din5 => temp_125_fu_168,
        din6 => temp_126_fu_172,
        din7 => temp_127_fu_176,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_34_fu_1245_p10);

    mux_8_3_40_1_1_U434 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_128_fu_180,
        din1 => temp_129_fu_184,
        din2 => temp_130_fu_188,
        din3 => temp_131_fu_192,
        din4 => temp_132_fu_196,
        din5 => temp_133_fu_200,
        din6 => temp_134_fu_204,
        din7 => temp_135_fu_208,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_35_fu_1528_p10);

    mux_8_3_40_1_1_U435 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_136_fu_212,
        din1 => temp_137_fu_216,
        din2 => temp_138_fu_220,
        din3 => temp_139_fu_224,
        din4 => temp_140_fu_228,
        din5 => temp_141_fu_232,
        din6 => temp_142_fu_236,
        din7 => temp_143_fu_240,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_36_fu_1788_p10);

    mux_8_3_40_1_1_U436 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_144_fu_244,
        din1 => temp_145_fu_248,
        din2 => temp_146_fu_252,
        din3 => temp_147_fu_256,
        din4 => temp_148_fu_260,
        din5 => temp_149_fu_264,
        din6 => temp_150_fu_268,
        din7 => temp_151_fu_272,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_37_fu_2048_p10);

    mux_8_3_40_1_1_U437 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_152_fu_276,
        din1 => temp_153_fu_280,
        din2 => temp_154_fu_284,
        din3 => temp_155_fu_288,
        din4 => temp_156_fu_292,
        din5 => temp_157_fu_296,
        din6 => temp_158_fu_300,
        din7 => temp_159_fu_304,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_38_fu_2308_p10);

    mux_8_3_40_1_1_U438 : component encode_mux_8_3_40_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        din2_WIDTH => 40,
        din3_WIDTH => 40,
        din4_WIDTH => 40,
        din5_WIDTH => 40,
        din6_WIDTH => 40,
        din7_WIDTH => 40,
        din8_WIDTH => 3,
        dout_WIDTH => 40)
    port map (
        din0 => temp_160_fu_308,
        din1 => temp_161_fu_312,
        din2 => temp_162_fu_316,
        din3 => temp_163_fu_320,
        din4 => temp_164_fu_324,
        din5 => temp_165_fu_328,
        din6 => temp_166_fu_332,
        din7 => temp_167_fu_336,
        din8 => trunc_ln80_16_reg_3545,
        dout => pool_win3_39_fu_2568_p10);

    flow_control_loop_pipe_U : component encode_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);

    regslice_both_full_out_U : component encode_regslice_both
    generic map (
        DataWidth => 40)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => full_out_TDATA_int_regslice,
        vld_in => full_out_TVALID_int_regslice,
        ack_in => full_out_TREADY_int_regslice,
        data_out => full_out_TDATA,
        vld_out => regslice_both_full_out_U_vld_out,
        ack_out => full_out_TREADY,
        apdone_blk => regslice_both_full_out_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2624)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2632)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2636)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2640)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2644)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if ((ap_const_boolean_1 = ap_condition_2628)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 <= ap_const_lv40_0;
                elsif ((ap_const_boolean_1 = ap_condition_2648)) then 
                    ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 <= conv3_out_dout;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_552)) then
                if (((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 <= conv3_out_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 <= ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 <= conv3_out_dout;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 <= ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_588)) then
                if ((icmp_ln79_fu_723_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_344 <= add_ln79_fu_729_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_344 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    pool_col_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_588)) then
                if ((icmp_ln79_fu_723_p2 = ap_const_lv1_0)) then 
                    pool_col_fu_80 <= add_ln80_fu_839_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    pool_col_fu_80 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    pool_row_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_588)) then
                if ((icmp_ln79_fu_723_p2 = ap_const_lv1_0)) then 
                    pool_row_fu_340 <= select_ln79_1_fu_761_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    pool_row_fu_340 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_fu_723_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_i_reg_3564 <= brmerge_i_fu_827_p2;
                empty_32_reg_3568 <= empty_32_fu_833_p2;
                select_ln79_3_reg_3541 <= select_ln79_3_fu_805_p3;
                trunc_ln80_16_reg_3545 <= trunc_ln80_16_fu_813_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_32_reg_3568_pp0_iter1_reg <= empty_32_reg_3568;
                icmp_ln79_reg_3537 <= icmp_ln79_fu_723_p2;
                select_ln79_3_reg_3541_pp0_iter1_reg <= select_ln79_3_reg_3541;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                icmp_ln105_2_reg_3599 <= icmp_ln105_2_fu_1074_p2;
                temp_170_reg_3594 <= temp_170_fu_1063_p3;
                temp_185_reg_3697 <= temp_185_fu_1238_p3;
                temp_199_reg_3703 <= temp_199_fu_1305_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                icmp_ln110_1_reg_3719 <= icmp_ln110_1_fu_1436_p2;
                temp_200_reg_3729 <= temp_200_fu_1521_p3;
                temp_214_reg_3735 <= temp_214_fu_1588_p3;
                trunc_ln83_1_reg_3714 <= trunc_ln83_1_fu_1432_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                icmp_ln110_2_reg_3751 <= icmp_ln110_2_fu_1696_p2;
                temp_215_reg_3761 <= temp_215_fu_1781_p3;
                temp_229_reg_3767 <= temp_229_fu_1848_p3;
                trunc_ln83_2_reg_3746 <= trunc_ln83_2_fu_1692_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                icmp_ln110_3_reg_3783 <= icmp_ln110_3_fu_1956_p2;
                temp_230_reg_3793 <= temp_230_fu_2041_p3;
                temp_244_reg_3799 <= temp_244_fu_2108_p3;
                trunc_ln83_3_reg_3778 <= trunc_ln83_3_fu_1952_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                icmp_ln110_4_reg_3815 <= icmp_ln110_4_fu_2216_p2;
                temp_245_reg_3825 <= temp_245_fu_2301_p3;
                temp_259_reg_3831 <= temp_259_fu_2368_p3;
                trunc_ln83_4_reg_3810 <= trunc_ln83_4_fu_2212_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                icmp_ln110_5_reg_3847 <= icmp_ln110_5_fu_2476_p2;
                temp_260_reg_3857 <= temp_260_fu_2561_p3;
                temp_274_reg_3863 <= temp_274_fu_2628_p3;
                trunc_ln83_5_reg_3842 <= trunc_ln83_5_fu_2472_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln110_6_reg_3879 <= icmp_ln110_6_fu_2729_p2;
                temp_275_reg_3889 <= temp_275_fu_2814_p3;
                trunc_ln83_6_reg_3874 <= trunc_ln83_6_fu_2725_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                icmp_ln110_7_reg_3905 <= icmp_ln110_7_fu_2902_p2;
                trunc_ln83_7_reg_3900 <= trunc_ln83_7_fu_2898_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                icmp_ln116_1_reg_3615 <= icmp_ln116_1_fu_1090_p2;
                icmp_ln116_2_reg_3626 <= icmp_ln116_2_fu_1095_p2;
                icmp_ln116_3_reg_3637 <= icmp_ln116_3_fu_1100_p2;
                icmp_ln116_4_reg_3648 <= icmp_ln116_4_fu_1105_p2;
                icmp_ln116_5_reg_3659 <= icmp_ln116_5_fu_1110_p2;
                icmp_ln116_6_reg_3670 <= icmp_ln116_6_fu_1115_p2;
                icmp_ln116_reg_3604 <= icmp_ln116_fu_1085_p2;
                or_ln116_5_reg_3681 <= or_ln116_5_fu_1150_p2;
                trunc_ln84_reg_3589 <= trunc_ln84_fu_1041_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                pool_win3_10_fu_388 <= pool_win3_37_fu_2048_p10;
                pool_win3_7_fu_376 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                pool_win3_11_fu_392 <= ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480;
                pool_win3_14_fu_404 <= pool_win3_39_fu_2568_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                pool_win3_12_fu_396 <= pool_win3_38_fu_2308_p10;
                pool_win3_9_fu_384 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                pool_win3_13_fu_400 <= ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                pool_win3_15_fu_408 <= ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                pool_win3_1_fu_352 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425;
                pool_win3_4_fu_364 <= pool_win3_34_fu_1245_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                pool_win3_2_fu_356 <= pool_win3_33_fu_947_p10;
                pool_win3_fu_348 <= pool_win3_32_fu_874_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                pool_win3_3_fu_360 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436;
                pool_win3_6_fu_372 <= pool_win3_35_fu_1528_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                pool_win3_5_fu_368 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447;
                pool_win3_8_fu_380 <= pool_win3_36_fu_1788_p10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                temp_106_fu_140 <= temp_190_fu_1454_p3;
                temp_109_fu_144 <= temp_189_fu_1447_p3;
                temp_61_fu_116 <= temp_196_fu_1496_p3;
                temp_64_fu_120 <= temp_195_fu_1489_p3;
                temp_76_fu_124 <= temp_194_fu_1482_p3;
                temp_79_fu_128 <= temp_193_fu_1475_p3;
                temp_91_fu_132 <= temp_192_fu_1468_p3;
                temp_94_fu_136 <= temp_191_fu_1461_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                temp_120_fu_148 <= temp_211_fu_1756_p3;
                temp_121_fu_152 <= temp_210_fu_1749_p3;
                temp_122_fu_156 <= temp_209_fu_1742_p3;
                temp_123_fu_160 <= temp_208_fu_1735_p3;
                temp_124_fu_164 <= temp_207_fu_1728_p3;
                temp_125_fu_168 <= temp_206_fu_1721_p3;
                temp_126_fu_172 <= temp_205_fu_1714_p3;
                temp_127_fu_176 <= temp_204_fu_1707_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                temp_128_fu_180 <= temp_226_fu_2016_p3;
                temp_129_fu_184 <= temp_225_fu_2009_p3;
                temp_130_fu_188 <= temp_224_fu_2002_p3;
                temp_131_fu_192 <= temp_223_fu_1995_p3;
                temp_132_fu_196 <= temp_222_fu_1988_p3;
                temp_133_fu_200 <= temp_221_fu_1981_p3;
                temp_134_fu_204 <= temp_220_fu_1974_p3;
                temp_135_fu_208 <= temp_219_fu_1967_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                temp_136_fu_212 <= temp_241_fu_2276_p3;
                temp_137_fu_216 <= temp_240_fu_2269_p3;
                temp_138_fu_220 <= temp_239_fu_2262_p3;
                temp_139_fu_224 <= temp_238_fu_2255_p3;
                temp_140_fu_228 <= temp_237_fu_2248_p3;
                temp_141_fu_232 <= temp_236_fu_2241_p3;
                temp_142_fu_236 <= temp_235_fu_2234_p3;
                temp_143_fu_240 <= temp_234_fu_2227_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                temp_144_fu_244 <= temp_256_fu_2536_p3;
                temp_145_fu_248 <= temp_255_fu_2529_p3;
                temp_146_fu_252 <= temp_254_fu_2522_p3;
                temp_147_fu_256 <= temp_253_fu_2515_p3;
                temp_148_fu_260 <= temp_252_fu_2508_p3;
                temp_149_fu_264 <= temp_251_fu_2501_p3;
                temp_150_fu_268 <= temp_250_fu_2494_p3;
                temp_151_fu_272 <= temp_249_fu_2487_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                temp_152_fu_276 <= temp_271_fu_2789_p3;
                temp_153_fu_280 <= temp_270_fu_2782_p3;
                temp_154_fu_284 <= temp_269_fu_2775_p3;
                temp_155_fu_288 <= temp_268_fu_2768_p3;
                temp_156_fu_292 <= temp_267_fu_2761_p3;
                temp_157_fu_296 <= temp_266_fu_2754_p3;
                temp_158_fu_300 <= temp_265_fu_2747_p3;
                temp_159_fu_304 <= temp_264_fu_2740_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                temp_160_fu_308 <= temp_286_fu_2962_p3;
                temp_161_fu_312 <= temp_285_fu_2955_p3;
                temp_162_fu_316 <= temp_284_fu_2948_p3;
                temp_163_fu_320 <= temp_283_fu_2941_p3;
                temp_164_fu_324 <= temp_282_fu_2934_p3;
                temp_165_fu_328 <= temp_281_fu_2927_p3;
                temp_166_fu_332 <= temp_280_fu_2920_p3;
                temp_167_fu_336 <= temp_279_fu_2913_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                temp_169_reg_3577 <= temp_169_fu_934_p3;
                temp_184_reg_3583 <= temp_184_fu_1007_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                temp_16_fu_92 <= temp_179_fu_1196_p3;
                temp_19_fu_96 <= temp_178_fu_1188_p3;
                temp_1_fu_84 <= temp_181_fu_1212_p3;
                temp_31_fu_100 <= temp_177_fu_1180_p3;
                temp_34_fu_104 <= temp_176_fu_1172_p3;
                temp_46_fu_108 <= temp_175_fu_1164_p3;
                temp_49_fu_112 <= temp_174_fu_1156_p3;
                temp_4_fu_88 <= temp_180_fu_1204_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_condition_exit_pp0_iter0_stage3, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln79_1_fu_755_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_pool_row_load) + unsigned(ap_const_lv4_1));
    add_ln79_fu_729_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln80_fu_839_p2 <= std_logic_vector(unsigned(select_ln79_fu_747_p3) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op623_write_state9, ap_predicate_op627_write_state9, ap_predicate_op654_read_state9, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op654_read_state9 = ap_const_boolean_1)) or ((ap_predicate_op627_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op623_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op623_write_state9, ap_predicate_op627_write_state9, ap_predicate_op654_read_state9, ap_block_state9_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op654_read_state9 = ap_const_boolean_1)) or ((ap_predicate_op627_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op623_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op623_write_state9, ap_predicate_op627_write_state9, ap_predicate_op654_read_state9, ap_block_state9_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state9_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op654_read_state9 = ap_const_boolean_1)) or ((ap_predicate_op627_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op623_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_done_reg = ap_const_logic_1)) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op158_read_state2, ap_predicate_op669_write_state10, ap_predicate_op673_write_state10, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op669_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op158_read_state2, ap_predicate_op669_write_state10, ap_predicate_op673_write_state10, ap_block_state10_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op669_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op158_read_state2, ap_predicate_op669_write_state10, ap_predicate_op673_write_state10, ap_block_state10_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state10_io) or ((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op669_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op242_read_state3, ap_predicate_op709_write_state11, ap_predicate_op713_write_state11, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op709_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op242_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op242_read_state3, ap_predicate_op709_write_state11, ap_predicate_op713_write_state11, ap_block_state11_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op709_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op242_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op242_read_state3, ap_predicate_op709_write_state11, ap_predicate_op713_write_state11, ap_block_state11_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state11_io) or ((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op709_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op242_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, ap_predicate_op285_write_state4, conv3_out_empty_n, ap_predicate_op312_read_state4, regslice_both_full_out_U_apdone_blk, ap_predicate_op714_write_state12, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_01001 <= (((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (conv3_out_empty_n = ap_const_logic_0)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, ap_predicate_op285_write_state4, conv3_out_empty_n, ap_predicate_op312_read_state4, regslice_both_full_out_U_apdone_blk, ap_block_state4_io, ap_predicate_op714_write_state12, ap_block_state12_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (conv3_out_empty_n = ap_const_logic_0)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, ap_predicate_op285_write_state4, conv3_out_empty_n, ap_predicate_op312_read_state4, regslice_both_full_out_U_apdone_blk, ap_block_state4_io, ap_predicate_op714_write_state12, ap_block_state12_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state12_io) or ((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (conv3_out_empty_n = ap_const_logic_0)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op349_write_state5, ap_predicate_op353_write_state5, ap_predicate_op380_read_state5, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op380_read_state5 = ap_const_boolean_1)) or ((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op349_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op349_write_state5, ap_predicate_op353_write_state5, ap_predicate_op380_read_state5, ap_block_state5_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op380_read_state5 = ap_const_boolean_1)) or ((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op349_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_done_reg, ap_predicate_op349_write_state5, ap_predicate_op353_write_state5, ap_predicate_op380_read_state5, ap_block_state5_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state5_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op380_read_state5 = ap_const_boolean_1)) or ((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op349_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op417_write_state6, ap_predicate_op421_write_state6, ap_predicate_op448_read_state6, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op448_read_state6 = ap_const_boolean_1)) or ((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op417_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op417_write_state6, ap_predicate_op421_write_state6, ap_predicate_op448_read_state6, ap_block_state6_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op448_read_state6 = ap_const_boolean_1)) or ((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op417_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op417_write_state6, ap_predicate_op421_write_state6, ap_predicate_op448_read_state6, ap_block_state6_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state6_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op448_read_state6 = ap_const_boolean_1)) or ((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op417_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op485_write_state7, ap_predicate_op489_write_state7, ap_predicate_op516_read_state7, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op516_read_state7 = ap_const_boolean_1)) or ((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op485_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op485_write_state7, ap_predicate_op489_write_state7, ap_predicate_op516_read_state7, ap_block_state7_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op516_read_state7 = ap_const_boolean_1)) or ((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op485_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op485_write_state7, ap_predicate_op489_write_state7, ap_predicate_op516_read_state7, ap_block_state7_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state7_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op516_read_state7 = ap_const_boolean_1)) or ((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op485_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, ap_predicate_op584_read_state8, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op584_read_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op557_write_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op553_write_state8 = ap_const_boolean_1)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, ap_predicate_op584_read_state8, ap_block_state8_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op584_read_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op557_write_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op553_write_state8 = ap_const_boolean_1)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, regslice_both_full_out_U_apdone_blk, ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, ap_predicate_op584_read_state8, ap_block_state8_io, full_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state8_io) or ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op584_read_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op557_write_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op553_write_state8 = ap_const_boolean_1)))) or ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) and (icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)));
    end process;


    ap_block_state10_io_assign_proc : process(ap_predicate_op669_write_state10, ap_predicate_op673_write_state10, full_out_TREADY_int_regslice)
    begin
                ap_block_state10_io <= (((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op669_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state10_pp0_stage1_iter1_assign_proc : process(ap_predicate_op669_write_state10, ap_predicate_op673_write_state10, full_out_TREADY_int_regslice)
    begin
                ap_block_state10_pp0_stage1_iter1 <= (((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op669_write_state10 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state11_io_assign_proc : process(ap_predicate_op709_write_state11, ap_predicate_op713_write_state11, full_out_TREADY_int_regslice)
    begin
                ap_block_state11_io <= (((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op709_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage2_iter1_assign_proc : process(ap_predicate_op709_write_state11, ap_predicate_op713_write_state11, full_out_TREADY_int_regslice)
    begin
                ap_block_state11_pp0_stage2_iter1 <= (((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op709_write_state11 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state12_io_assign_proc : process(ap_predicate_op714_write_state12, full_out_TREADY_int_regslice)
    begin
                ap_block_state12_io <= ((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state12_pp0_stage3_iter1_assign_proc : process(ap_predicate_op714_write_state12, full_out_TREADY_int_regslice)
    begin
                ap_block_state12_pp0_stage3_iter1 <= ((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op158_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op158_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op242_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op242_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_assign_proc : process(ap_predicate_op285_write_state4, full_out_TREADY_int_regslice)
    begin
                ap_block_state4_io <= ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(ap_predicate_op285_write_state4, conv3_out_empty_n, ap_predicate_op312_read_state4, regslice_both_full_out_U_apdone_blk, full_out_TREADY_int_regslice)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((regslice_both_full_out_U_apdone_blk = ap_const_logic_1) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (conv3_out_empty_n = ap_const_logic_0)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state5_io_assign_proc : process(ap_predicate_op349_write_state5, ap_predicate_op353_write_state5, full_out_TREADY_int_regslice)
    begin
                ap_block_state5_io <= (((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op349_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op349_write_state5, ap_predicate_op353_write_state5, ap_predicate_op380_read_state5, full_out_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op380_read_state5 = ap_const_boolean_1)) or ((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op349_write_state5 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_io_assign_proc : process(ap_predicate_op417_write_state6, ap_predicate_op421_write_state6, full_out_TREADY_int_regslice)
    begin
                ap_block_state6_io <= (((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op417_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op417_write_state6, ap_predicate_op421_write_state6, ap_predicate_op448_read_state6, full_out_TREADY_int_regslice)
    begin
                ap_block_state6_pp0_stage5_iter0 <= (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op448_read_state6 = ap_const_boolean_1)) or ((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op417_write_state6 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state7_io_assign_proc : process(ap_predicate_op485_write_state7, ap_predicate_op489_write_state7, full_out_TREADY_int_regslice)
    begin
                ap_block_state7_io <= (((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op485_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op485_write_state7, ap_predicate_op489_write_state7, ap_predicate_op516_read_state7, full_out_TREADY_int_regslice)
    begin
                ap_block_state7_pp0_stage6_iter0 <= (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op516_read_state7 = ap_const_boolean_1)) or ((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op485_write_state7 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state8_io_assign_proc : process(ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, full_out_TREADY_int_regslice)
    begin
                ap_block_state8_io <= (((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op557_write_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op553_write_state8 = ap_const_boolean_1)));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(conv3_out_empty_n, ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, ap_predicate_op584_read_state8, full_out_TREADY_int_regslice)
    begin
                ap_block_state8_pp0_stage7_iter0 <= (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op584_read_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op557_write_state8 = ap_const_boolean_1)) or ((full_out_TREADY_int_regslice = ap_const_logic_0) and (ap_predicate_op553_write_state8 = ap_const_boolean_1)));
    end process;


    ap_block_state9_io_assign_proc : process(ap_predicate_op623_write_state9, ap_predicate_op627_write_state9, full_out_TREADY_int_regslice)
    begin
                ap_block_state9_io <= (((ap_predicate_op627_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op623_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(conv3_out_empty_n, ap_predicate_op623_write_state9, ap_predicate_op627_write_state9, ap_predicate_op654_read_state9, full_out_TREADY_int_regslice)
    begin
                ap_block_state9_pp0_stage0_iter1 <= (((conv3_out_empty_n = ap_const_logic_0) and (ap_predicate_op654_read_state9 = ap_const_boolean_1)) or ((ap_predicate_op627_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)) or ((ap_predicate_op623_write_state9 = ap_const_boolean_1) and (full_out_TREADY_int_regslice = ap_const_logic_0)));
    end process;


    ap_condition_2624_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2624 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001));
    end process;


    ap_condition_2628_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln79_fu_723_p2, brmerge_i_fu_827_p2)
    begin
                ap_condition_2628 <= ((brmerge_i_fu_827_p2 = ap_const_lv1_1) and (icmp_ln79_fu_723_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_2632_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_2632 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001));
    end process;


    ap_condition_2636_assign_proc : process(ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_block_pp0_stage3_11001)
    begin
                ap_condition_2636 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001));
    end process;


    ap_condition_2640_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_2640 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001));
    end process;


    ap_condition_2644_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_2644 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001));
    end process;


    ap_condition_2648_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_2648 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001));
    end process;


    ap_condition_552_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_552 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001));
    end process;


    ap_condition_588_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_588 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, ap_block_pp0_stage3_subdone)
    begin
        if (((icmp_ln79_reg_3537 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_loop_exit_ready, ap_block_pp0_stage3_subdone, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;
    ap_phi_reg_pp0_iter0_in_pool_val_22_reg_491 <= ap_const_lv40_0;
    ap_phi_reg_pp0_iter0_in_pool_val_23_reg_502 <= ap_const_lv40_0;

    ap_predicate_op158_read_state2_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op158_read_state2 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op242_read_state3_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op242_read_state3 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op285_write_state4_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op285_write_state4 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op312_read_state4_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op312_read_state4 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op349_write_state5_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op349_write_state5 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op353_write_state5_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op353_write_state5 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op380_read_state5_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op380_read_state5 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op417_write_state6_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op417_write_state6 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op421_write_state6_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op421_write_state6 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op448_read_state6_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op448_read_state6 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op485_write_state7_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op485_write_state7 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op489_write_state7_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op489_write_state7 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op516_read_state7_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op516_read_state7 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op553_write_state8_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op553_write_state8 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op557_write_state8_assign_proc : process(icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op557_write_state8 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op584_read_state8_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op584_read_state8 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op623_write_state9_assign_proc : process(select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op623_write_state9 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1));
    end process;


    ap_predicate_op627_write_state9_assign_proc : process(select_ln79_3_reg_3541, empty_32_reg_3568)
    begin
                ap_predicate_op627_write_state9 <= ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1));
    end process;


    ap_predicate_op654_read_state9_assign_proc : process(icmp_ln79_reg_3537, brmerge_i_reg_3564)
    begin
                ap_predicate_op654_read_state9 <= ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0));
    end process;


    ap_predicate_op669_write_state10_assign_proc : process(select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg)
    begin
                ap_predicate_op669_write_state10 <= ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op673_write_state10_assign_proc : process(select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg)
    begin
                ap_predicate_op673_write_state10 <= ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op709_write_state11_assign_proc : process(select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg)
    begin
                ap_predicate_op709_write_state11 <= ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op713_write_state11_assign_proc : process(select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg)
    begin
                ap_predicate_op713_write_state11 <= ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op714_write_state12_assign_proc : process(select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg)
    begin
                ap_predicate_op714_write_state12 <= ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_344)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_pool_col_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, pool_col_fu_80, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_pool_col_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_pool_col_load <= pool_col_fu_80;
        end if; 
    end process;


    ap_sig_allocacmp_pool_row_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_loop_init, pool_row_fu_340)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_pool_row_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_pool_row_load <= pool_row_fu_340;
        end if; 
    end process;

    brmerge_i_fu_827_p2 <= (select_ln79_2_fu_785_p3 or cmp13_i_fu_817_p2);
    cmp11_i6_fu_779_p2 <= "1" when (ap_sig_allocacmp_pool_row_load = ap_const_lv4_7) else "0";
    cmp11_i_mid1_fu_773_p2 <= "1" when (add_ln79_1_fu_755_p2 = ap_const_lv4_7) else "0";
    cmp13_i_fu_817_p2 <= "1" when (select_ln79_fu_747_p3 = ap_const_lv4_7) else "0";
    cmp15_i5_fu_799_p2 <= "0" when (ap_sig_allocacmp_pool_row_load = ap_const_lv4_0) else "1";
    cmp15_i_mid1_fu_793_p2 <= "0" when (add_ln79_1_fu_755_p2 = ap_const_lv4_0) else "1";

    conv3_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, conv3_out_empty_n, brmerge_i_reg_3564, ap_predicate_op312_read_state4, ap_CS_fsm_pp0_stage7, ap_predicate_op584_read_state8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op584_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) 
    and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((brmerge_i_reg_3564 = ap_const_lv1_0) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            conv3_out_blk_n <= conv3_out_empty_n;
        else 
            conv3_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    conv3_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op312_read_state4, ap_CS_fsm_pp0_stage7, ap_predicate_op584_read_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op654_read_state9, ap_block_pp0_stage0_11001, ap_predicate_op158_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op242_read_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_predicate_op380_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op448_read_state6, ap_block_pp0_stage5_11001, ap_predicate_op516_read_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op654_read_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op584_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_predicate_op312_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_predicate_op516_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op448_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) 
    or ((ap_predicate_op380_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op242_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op158_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            conv3_out_read <= ap_const_logic_1;
        else 
            conv3_out_read <= ap_const_logic_0;
        end if; 
    end process;

    empty_32_fu_833_p2 <= (trunc_ln79_fu_769_p1 and empty_fu_823_p1);
    empty_fu_823_p1 <= select_ln79_fu_747_p3(1 - 1 downto 0);

    full_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln79_reg_3537, select_ln79_3_reg_3541, empty_32_reg_3568, ap_predicate_op285_write_state4, select_ln79_3_reg_3541_pp0_iter1_reg, empty_32_reg_3568_pp0_iter1_reg, ap_predicate_op714_write_state12, ap_CS_fsm_pp0_stage7, ap_predicate_op553_write_state8, ap_predicate_op557_write_state8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0, full_out_TREADY_int_regslice)
    begin
        if ((((ap_predicate_op714_write_state12 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((empty_32_reg_3568_pp0_iter1_reg = ap_const_lv1_1) and (select_ln79_3_reg_3541_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op557_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op553_write_state8 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) 
    or ((empty_32_reg_3568 = ap_const_lv1_1) and (select_ln79_3_reg_3541 = ap_const_lv1_1) and (icmp_ln79_reg_3537 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)))) then 
            full_out_TDATA_blk_n <= full_out_TREADY_int_regslice;
        else 
            full_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    full_out_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op285_write_state4, ap_CS_fsm_pp0_stage7, ap_predicate_op557_write_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op627_write_state9, ap_predicate_op673_write_state10, ap_predicate_op713_write_state11, zext_ln83_3_fu_1401_p1, zext_ln83_7_fu_1661_p1, ap_predicate_op353_write_state5, zext_ln83_11_fu_1921_p1, ap_predicate_op421_write_state6, zext_ln83_15_fu_2181_p1, ap_predicate_op489_write_state7, zext_ln83_19_fu_2441_p1, zext_ln83_23_fu_2694_p1, zext_ln83_27_fu_2867_p1, zext_ln83_31_fu_3015_p1, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001)
    begin
        if (((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_31_fu_3015_p1;
        elsif (((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_27_fu_2867_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op627_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_23_fu_2694_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op557_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_19_fu_2441_p1;
        elsif (((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_15_fu_2181_p1;
        elsif (((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_11_fu_1921_p1;
        elsif (((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_7_fu_1661_p1;
        elsif (((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            full_out_TDATA_int_regslice <= zext_ln83_3_fu_1401_p1;
        else 
            full_out_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    full_out_TVALID <= regslice_both_full_out_U_vld_out;

    full_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op285_write_state4, ap_CS_fsm_pp0_stage7, ap_predicate_op557_write_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op627_write_state9, ap_block_pp0_stage0_11001, ap_predicate_op673_write_state10, ap_block_pp0_stage1_11001, ap_predicate_op713_write_state11, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_predicate_op353_write_state5, ap_block_pp0_stage4_11001, ap_predicate_op421_write_state6, ap_block_pp0_stage5_11001, ap_predicate_op489_write_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op627_write_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_predicate_op557_write_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_predicate_op285_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_predicate_op489_write_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_predicate_op421_write_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) 
    or ((ap_predicate_op353_write_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_predicate_op713_write_state11 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_predicate_op673_write_state10 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            full_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            full_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln105_10_fu_1769_p2 <= "1" when (signed(pool_win3_7_fu_376) < signed(zext_ln83_13_fu_1766_p1)) else "0";
    icmp_ln105_11_fu_1933_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458) < signed(zext_ln83_14_fu_1930_p1)) else "0";
    icmp_ln105_12_fu_1836_p2 <= "1" when (signed(pool_win3_36_fu_1788_p10) < signed(zext_ln83_16_fu_1832_p1)) else "0";
    icmp_ln105_13_fu_2029_p2 <= "1" when (signed(pool_win3_9_fu_384) < signed(zext_ln83_17_fu_2026_p1)) else "0";
    icmp_ln105_14_fu_2193_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469) < signed(zext_ln83_18_fu_2190_p1)) else "0";
    icmp_ln105_15_fu_2096_p2 <= "1" when (signed(pool_win3_37_fu_2048_p10) < signed(zext_ln83_20_fu_2092_p1)) else "0";
    icmp_ln105_16_fu_2289_p2 <= "1" when (signed(pool_win3_11_fu_392) < signed(zext_ln83_21_fu_2286_p1)) else "0";
    icmp_ln105_17_fu_2453_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480) < signed(zext_ln83_22_fu_2450_p1)) else "0";
    icmp_ln105_18_fu_2356_p2 <= "1" when (signed(pool_win3_38_fu_2308_p10) < signed(zext_ln83_24_fu_2352_p1)) else "0";
    icmp_ln105_19_fu_2549_p2 <= "1" when (signed(pool_win3_13_fu_400) < signed(zext_ln83_25_fu_2546_p1)) else "0";
    icmp_ln105_1_fu_1051_p2 <= "1" when (signed(pool_win3_1_fu_352) < signed(zext_ln83_1_fu_1048_p1)) else "0";
    icmp_ln105_20_fu_2706_p2 <= "1" when (signed(ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491) < signed(zext_ln83_26_fu_2703_p1)) else "0";
    icmp_ln105_21_fu_2616_p2 <= "1" when (signed(pool_win3_39_fu_2568_p10) < signed(zext_ln83_28_fu_2612_p1)) else "0";
    icmp_ln105_22_fu_2802_p2 <= "1" when (signed(pool_win3_15_fu_408) < signed(zext_ln83_29_fu_2799_p1)) else "0";
    icmp_ln105_23_fu_2879_p2 <= "1" when (signed(ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502) < signed(zext_ln83_30_fu_2876_p1)) else "0";
    icmp_ln105_2_fu_1074_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425) < signed(zext_ln83_2_fu_1070_p1)) else "0";
    icmp_ln105_3_fu_995_p2 <= "1" when (signed(pool_win3_33_fu_947_p10) < signed(zext_ln83_4_fu_991_p1)) else "0";
    icmp_ln105_4_fu_1226_p2 <= "1" when (signed(pool_win3_3_fu_360) < signed(zext_ln83_5_fu_1223_p1)) else "0";
    icmp_ln105_5_fu_1413_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436) < signed(zext_ln83_6_fu_1410_p1)) else "0";
    icmp_ln105_6_fu_1293_p2 <= "1" when (signed(pool_win3_34_fu_1245_p10) < signed(zext_ln83_8_fu_1289_p1)) else "0";
    icmp_ln105_7_fu_1509_p2 <= "1" when (signed(pool_win3_5_fu_368) < signed(zext_ln83_9_fu_1506_p1)) else "0";
    icmp_ln105_8_fu_1673_p2 <= "1" when (signed(ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447) < signed(zext_ln83_10_fu_1670_p1)) else "0";
    icmp_ln105_9_fu_1576_p2 <= "1" when (signed(pool_win3_35_fu_1528_p10) < signed(zext_ln83_12_fu_1572_p1)) else "0";
    icmp_ln105_fu_922_p2 <= "1" when (signed(pool_win3_32_fu_874_p10) < signed(zext_ln83_fu_918_p1)) else "0";
    icmp_ln110_1_fu_1436_p2 <= "1" when (unsigned(temp_187_fu_1425_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_2_fu_1696_p2 <= "1" when (unsigned(temp_202_fu_1685_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_3_fu_1956_p2 <= "1" when (unsigned(temp_217_fu_1945_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_4_fu_2216_p2 <= "1" when (unsigned(temp_232_fu_2205_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_5_fu_2476_p2 <= "1" when (unsigned(temp_247_fu_2465_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_6_fu_2729_p2 <= "1" when (unsigned(temp_262_fu_2718_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_7_fu_2902_p2 <= "1" when (unsigned(temp_277_fu_2891_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln110_fu_1387_p2 <= "1" when (unsigned(temp_172_fu_1377_p3) > unsigned(ap_const_lv39_1BFFFFFFF)) else "0";
    icmp_ln116_1_fu_1090_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_1) else "0";
    icmp_ln116_2_fu_1095_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_2) else "0";
    icmp_ln116_3_fu_1100_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_3) else "0";
    icmp_ln116_4_fu_1105_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_4) else "0";
    icmp_ln116_5_fu_1110_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_5) else "0";
    icmp_ln116_6_fu_1115_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_6) else "0";
    icmp_ln116_fu_1085_p2 <= "1" when (trunc_ln80_16_reg_3545 = ap_const_lv3_0) else "0";
    icmp_ln79_fu_723_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_40) else "0";
    icmp_ln80_fu_741_p2 <= "1" when (ap_sig_allocacmp_pool_col_load = ap_const_lv4_8) else "0";
    or_ln116_1_fu_1126_p2 <= (or_ln116_fu_1120_p2 or icmp_ln116_4_fu_1105_p2);
    or_ln116_2_fu_1132_p2 <= (icmp_ln116_fu_1085_p2 or icmp_ln116_2_fu_1095_p2);
    or_ln116_3_fu_1138_p2 <= (icmp_ln116_6_fu_1115_p2 or icmp_ln116_1_fu_1090_p2);
    or_ln116_4_fu_1144_p2 <= (or_ln116_3_fu_1138_p2 or or_ln116_2_fu_1132_p2);
    or_ln116_5_fu_1150_p2 <= (or_ln116_4_fu_1144_p2 or or_ln116_1_fu_1126_p2);
    or_ln116_fu_1120_p2 <= (icmp_ln116_5_fu_1110_p2 or icmp_ln116_3_fu_1100_p2);
    select_ln79_1_fu_761_p3 <= 
        add_ln79_1_fu_755_p2 when (icmp_ln80_fu_741_p2(0) = '1') else 
        ap_sig_allocacmp_pool_row_load;
    select_ln79_2_fu_785_p3 <= 
        cmp11_i_mid1_fu_773_p2 when (icmp_ln80_fu_741_p2(0) = '1') else 
        cmp11_i6_fu_779_p2;
    select_ln79_3_fu_805_p3 <= 
        cmp15_i_mid1_fu_793_p2 when (icmp_ln80_fu_741_p2(0) = '1') else 
        cmp15_i5_fu_799_p2;
    select_ln79_fu_747_p3 <= 
        ap_const_lv4_0 when (icmp_ln80_fu_741_p2(0) = '1') else 
        ap_sig_allocacmp_pool_col_load;
    temp_169_fu_934_p3 <= 
        trunc_ln158_fu_895_p1 when (xor_ln105_fu_928_p2(0) = '1') else 
        temp_fu_910_p3;
    temp_170_fu_1063_p3 <= 
        trunc_ln80_14_fu_1037_p1 when (xor_ln105_1_fu_1057_p2(0) = '1') else 
        temp_169_reg_3577;
    temp_172_fu_1377_p3 <= 
        trunc_ln84_reg_3589 when (xor_ln105_2_fu_1372_p2(0) = '1') else 
        temp_170_reg_3594;
    temp_173_fu_1393_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_fu_1387_p2(0) = '1') else 
        trunc_ln83_fu_1383_p1;
    temp_174_fu_1156_p3 <= 
        temp_49_fu_112 when (or_ln116_5_fu_1150_p2(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425;
    temp_175_fu_1164_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_6_fu_1115_p2(0) = '1') else 
        temp_46_fu_108;
    temp_176_fu_1172_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_5_fu_1110_p2(0) = '1') else 
        temp_34_fu_104;
    temp_177_fu_1180_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_4_fu_1105_p2(0) = '1') else 
        temp_31_fu_100;
    temp_178_fu_1188_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_3_fu_1100_p2(0) = '1') else 
        temp_19_fu_96;
    temp_179_fu_1196_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_2_fu_1095_p2(0) = '1') else 
        temp_16_fu_92;
    temp_180_fu_1204_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_1_fu_1090_p2(0) = '1') else 
        temp_4_fu_88;
    temp_181_fu_1212_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425 when (icmp_ln116_fu_1085_p2(0) = '1') else 
        temp_1_fu_84;
    temp_182_fu_983_p3 <= 
        ap_const_lv39_0 when (tmp_1_fu_975_p3(0) = '1') else 
        trunc_ln80_13_fu_866_p1;
    temp_184_fu_1007_p3 <= 
        trunc_ln158_1_fu_968_p1 when (xor_ln105_3_fu_1001_p2(0) = '1') else 
        temp_182_fu_983_p3;
    temp_185_fu_1238_p3 <= 
        trunc_ln80_12_fu_1033_p1 when (xor_ln105_4_fu_1232_p2(0) = '1') else 
        temp_184_reg_3583;
    temp_187_fu_1425_p3 <= 
        trunc_ln84_1_fu_1406_p1 when (xor_ln105_5_fu_1419_p2(0) = '1') else 
        temp_185_reg_3697;
    temp_188_fu_1655_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_1_reg_3719(0) = '1') else 
        trunc_ln83_1_reg_3714;
    temp_189_fu_1447_p3 <= 
        temp_109_fu_144 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436;
    temp_190_fu_1454_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_106_fu_140;
    temp_191_fu_1461_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_94_fu_136;
    temp_192_fu_1468_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_91_fu_132;
    temp_193_fu_1475_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_79_fu_128;
    temp_194_fu_1482_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_76_fu_124;
    temp_195_fu_1489_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_64_fu_120;
    temp_196_fu_1496_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_61_fu_116;
    temp_197_fu_1281_p3 <= 
        ap_const_lv39_0 when (tmp_2_fu_1273_p3(0) = '1') else 
        trunc_ln80_11_fu_1029_p1;
    temp_199_fu_1305_p3 <= 
        trunc_ln158_2_fu_1266_p1 when (xor_ln105_6_fu_1299_p2(0) = '1') else 
        temp_197_fu_1281_p3;
    temp_200_fu_1521_p3 <= 
        trunc_ln80_10_fu_1368_p1 when (xor_ln105_7_fu_1515_p2(0) = '1') else 
        temp_199_reg_3703;
    temp_202_fu_1685_p3 <= 
        trunc_ln84_2_fu_1666_p1 when (xor_ln105_8_fu_1679_p2(0) = '1') else 
        temp_200_reg_3729;
    temp_203_fu_1915_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_2_reg_3751(0) = '1') else 
        trunc_ln83_2_reg_3746;
    temp_204_fu_1707_p3 <= 
        temp_127_fu_176 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447;
    temp_205_fu_1714_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_126_fu_172;
    temp_206_fu_1721_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_125_fu_168;
    temp_207_fu_1728_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_124_fu_164;
    temp_208_fu_1735_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_123_fu_160;
    temp_209_fu_1742_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_122_fu_156;
    temp_210_fu_1749_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_121_fu_152;
    temp_211_fu_1756_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_120_fu_148;
    temp_212_fu_1564_p3 <= 
        ap_const_lv39_0 when (tmp_3_fu_1556_p3(0) = '1') else 
        trunc_ln80_9_fu_1364_p1;
    temp_214_fu_1588_p3 <= 
        trunc_ln158_3_fu_1549_p1 when (xor_ln105_9_fu_1582_p2(0) = '1') else 
        temp_212_fu_1564_p3;
    temp_215_fu_1781_p3 <= 
        trunc_ln80_8_fu_1651_p1 when (xor_ln105_10_fu_1775_p2(0) = '1') else 
        temp_214_reg_3735;
    temp_217_fu_1945_p3 <= 
        trunc_ln84_3_fu_1926_p1 when (xor_ln105_11_fu_1939_p2(0) = '1') else 
        temp_215_reg_3761;
    temp_218_fu_2175_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_3_reg_3783(0) = '1') else 
        trunc_ln83_3_reg_3778;
    temp_219_fu_1967_p3 <= 
        temp_135_fu_208 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458;
    temp_220_fu_1974_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_134_fu_204;
    temp_221_fu_1981_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_133_fu_200;
    temp_222_fu_1988_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_132_fu_196;
    temp_223_fu_1995_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_131_fu_192;
    temp_224_fu_2002_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_130_fu_188;
    temp_225_fu_2009_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_129_fu_184;
    temp_226_fu_2016_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_128_fu_180;
    temp_227_fu_1824_p3 <= 
        ap_const_lv39_0 when (tmp_4_fu_1816_p3(0) = '1') else 
        trunc_ln80_7_fu_1647_p1;
    temp_229_fu_1848_p3 <= 
        trunc_ln158_4_fu_1809_p1 when (xor_ln105_12_fu_1842_p2(0) = '1') else 
        temp_227_fu_1824_p3;
    temp_230_fu_2041_p3 <= 
        trunc_ln80_6_fu_1911_p1 when (xor_ln105_13_fu_2035_p2(0) = '1') else 
        temp_229_reg_3767;
    temp_232_fu_2205_p3 <= 
        trunc_ln84_4_fu_2186_p1 when (xor_ln105_14_fu_2199_p2(0) = '1') else 
        temp_230_reg_3793;
    temp_233_fu_2435_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_4_reg_3815(0) = '1') else 
        trunc_ln83_4_reg_3810;
    temp_234_fu_2227_p3 <= 
        temp_143_fu_240 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469;
    temp_235_fu_2234_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_142_fu_236;
    temp_236_fu_2241_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_141_fu_232;
    temp_237_fu_2248_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_140_fu_228;
    temp_238_fu_2255_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_139_fu_224;
    temp_239_fu_2262_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_138_fu_220;
    temp_240_fu_2269_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_137_fu_216;
    temp_241_fu_2276_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_136_fu_212;
    temp_242_fu_2084_p3 <= 
        ap_const_lv39_0 when (tmp_5_fu_2076_p3(0) = '1') else 
        trunc_ln80_5_fu_1907_p1;
    temp_244_fu_2108_p3 <= 
        trunc_ln158_5_fu_2069_p1 when (xor_ln105_15_fu_2102_p2(0) = '1') else 
        temp_242_fu_2084_p3;
    temp_245_fu_2301_p3 <= 
        trunc_ln80_4_fu_2171_p1 when (xor_ln105_16_fu_2295_p2(0) = '1') else 
        temp_244_reg_3799;
    temp_247_fu_2465_p3 <= 
        trunc_ln84_5_fu_2446_p1 when (xor_ln105_17_fu_2459_p2(0) = '1') else 
        temp_245_reg_3825;
    temp_248_fu_2688_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_5_reg_3847(0) = '1') else 
        trunc_ln83_5_reg_3842;
    temp_249_fu_2487_p3 <= 
        temp_151_fu_272 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480;
    temp_250_fu_2494_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_150_fu_268;
    temp_251_fu_2501_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_149_fu_264;
    temp_252_fu_2508_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_148_fu_260;
    temp_253_fu_2515_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_147_fu_256;
    temp_254_fu_2522_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_146_fu_252;
    temp_255_fu_2529_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_145_fu_248;
    temp_256_fu_2536_p3 <= 
        ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_144_fu_244;
    temp_257_fu_2344_p3 <= 
        ap_const_lv39_0 when (tmp_6_fu_2336_p3(0) = '1') else 
        trunc_ln80_3_fu_2167_p1;
    temp_259_fu_2368_p3 <= 
        trunc_ln158_6_fu_2329_p1 when (xor_ln105_18_fu_2362_p2(0) = '1') else 
        temp_257_fu_2344_p3;
    temp_260_fu_2561_p3 <= 
        trunc_ln80_2_fu_2431_p1 when (xor_ln105_19_fu_2555_p2(0) = '1') else 
        temp_259_reg_3831;
    temp_262_fu_2718_p3 <= 
        trunc_ln84_6_fu_2699_p1 when (xor_ln105_20_fu_2712_p2(0) = '1') else 
        temp_260_reg_3857;
    temp_263_fu_2861_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_6_reg_3879(0) = '1') else 
        trunc_ln83_6_reg_3874;
    temp_264_fu_2740_p3 <= 
        temp_159_fu_304 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491;
    temp_265_fu_2747_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_158_fu_300;
    temp_266_fu_2754_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_157_fu_296;
    temp_267_fu_2761_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_156_fu_292;
    temp_268_fu_2768_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_155_fu_288;
    temp_269_fu_2775_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_154_fu_284;
    temp_270_fu_2782_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_153_fu_280;
    temp_271_fu_2789_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_152_fu_276;
    temp_272_fu_2604_p3 <= 
        ap_const_lv39_0 when (tmp_7_fu_2596_p3(0) = '1') else 
        trunc_ln80_1_fu_2427_p1;
    temp_274_fu_2628_p3 <= 
        trunc_ln158_7_fu_2589_p1 when (xor_ln105_21_fu_2622_p2(0) = '1') else 
        temp_272_fu_2604_p3;
    temp_275_fu_2814_p3 <= 
        trunc_ln80_fu_2684_p1 when (xor_ln105_22_fu_2808_p2(0) = '1') else 
        temp_274_reg_3863;
    temp_277_fu_2891_p3 <= 
        trunc_ln84_7_fu_2872_p1 when (xor_ln105_23_fu_2885_p2(0) = '1') else 
        temp_275_reg_3889;
    temp_278_fu_3009_p3 <= 
        ap_const_lv33_0 when (icmp_ln110_7_reg_3905(0) = '1') else 
        trunc_ln83_7_reg_3900;
    temp_279_fu_2913_p3 <= 
        temp_167_fu_336 when (or_ln116_5_reg_3681(0) = '1') else 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502;
    temp_280_fu_2920_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_6_reg_3670(0) = '1') else 
        temp_166_fu_332;
    temp_281_fu_2927_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_5_reg_3659(0) = '1') else 
        temp_165_fu_328;
    temp_282_fu_2934_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_4_reg_3648(0) = '1') else 
        temp_164_fu_324;
    temp_283_fu_2941_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_3_reg_3637(0) = '1') else 
        temp_163_fu_320;
    temp_284_fu_2948_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_2_reg_3626(0) = '1') else 
        temp_162_fu_316;
    temp_285_fu_2955_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_1_reg_3615(0) = '1') else 
        temp_161_fu_312;
    temp_286_fu_2962_p3 <= 
        ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502 when (icmp_ln116_reg_3604(0) = '1') else 
        temp_160_fu_308;
    temp_fu_910_p3 <= 
        ap_const_lv39_0 when (tmp_fu_902_p3(0) = '1') else 
        trunc_ln80_15_fu_870_p1;
    tmp_1_fu_975_p3 <= pool_win3_2_fu_356(39 downto 39);
    tmp_2_fu_1273_p3 <= pool_win3_4_fu_364(39 downto 39);
    tmp_3_fu_1556_p3 <= pool_win3_6_fu_372(39 downto 39);
    tmp_4_fu_1816_p3 <= pool_win3_8_fu_380(39 downto 39);
    tmp_5_fu_2076_p3 <= pool_win3_10_fu_388(39 downto 39);
    tmp_6_fu_2336_p3 <= pool_win3_12_fu_396(39 downto 39);
    tmp_7_fu_2596_p3 <= pool_win3_14_fu_404(39 downto 39);
    tmp_fu_902_p3 <= pool_win3_fu_348(39 downto 39);
    trunc_ln158_1_fu_968_p1 <= pool_win3_33_fu_947_p10(39 - 1 downto 0);
    trunc_ln158_2_fu_1266_p1 <= pool_win3_34_fu_1245_p10(39 - 1 downto 0);
    trunc_ln158_3_fu_1549_p1 <= pool_win3_35_fu_1528_p10(39 - 1 downto 0);
    trunc_ln158_4_fu_1809_p1 <= pool_win3_36_fu_1788_p10(39 - 1 downto 0);
    trunc_ln158_5_fu_2069_p1 <= pool_win3_37_fu_2048_p10(39 - 1 downto 0);
    trunc_ln158_6_fu_2329_p1 <= pool_win3_38_fu_2308_p10(39 - 1 downto 0);
    trunc_ln158_7_fu_2589_p1 <= pool_win3_39_fu_2568_p10(39 - 1 downto 0);
    trunc_ln158_fu_895_p1 <= pool_win3_32_fu_874_p10(39 - 1 downto 0);
    trunc_ln79_fu_769_p1 <= select_ln79_1_fu_761_p3(1 - 1 downto 0);
    trunc_ln80_10_fu_1368_p1 <= pool_win3_5_fu_368(39 - 1 downto 0);
    trunc_ln80_11_fu_1029_p1 <= pool_win3_4_fu_364(39 - 1 downto 0);
    trunc_ln80_12_fu_1033_p1 <= pool_win3_3_fu_360(39 - 1 downto 0);
    trunc_ln80_13_fu_866_p1 <= pool_win3_2_fu_356(39 - 1 downto 0);
    trunc_ln80_14_fu_1037_p1 <= pool_win3_1_fu_352(39 - 1 downto 0);
    trunc_ln80_15_fu_870_p1 <= pool_win3_fu_348(39 - 1 downto 0);
    trunc_ln80_16_fu_813_p1 <= select_ln79_fu_747_p3(3 - 1 downto 0);
    trunc_ln80_1_fu_2427_p1 <= pool_win3_14_fu_404(39 - 1 downto 0);
    trunc_ln80_2_fu_2431_p1 <= pool_win3_13_fu_400(39 - 1 downto 0);
    trunc_ln80_3_fu_2167_p1 <= pool_win3_12_fu_396(39 - 1 downto 0);
    trunc_ln80_4_fu_2171_p1 <= pool_win3_11_fu_392(39 - 1 downto 0);
    trunc_ln80_5_fu_1907_p1 <= pool_win3_10_fu_388(39 - 1 downto 0);
    trunc_ln80_6_fu_1911_p1 <= pool_win3_9_fu_384(39 - 1 downto 0);
    trunc_ln80_7_fu_1647_p1 <= pool_win3_8_fu_380(39 - 1 downto 0);
    trunc_ln80_8_fu_1651_p1 <= pool_win3_7_fu_376(39 - 1 downto 0);
    trunc_ln80_9_fu_1364_p1 <= pool_win3_6_fu_372(39 - 1 downto 0);
    trunc_ln80_fu_2684_p1 <= pool_win3_15_fu_408(39 - 1 downto 0);
    trunc_ln83_1_fu_1432_p1 <= temp_187_fu_1425_p3(33 - 1 downto 0);
    trunc_ln83_2_fu_1692_p1 <= temp_202_fu_1685_p3(33 - 1 downto 0);
    trunc_ln83_3_fu_1952_p1 <= temp_217_fu_1945_p3(33 - 1 downto 0);
    trunc_ln83_4_fu_2212_p1 <= temp_232_fu_2205_p3(33 - 1 downto 0);
    trunc_ln83_5_fu_2472_p1 <= temp_247_fu_2465_p3(33 - 1 downto 0);
    trunc_ln83_6_fu_2725_p1 <= temp_262_fu_2718_p3(33 - 1 downto 0);
    trunc_ln83_7_fu_2898_p1 <= temp_277_fu_2891_p3(33 - 1 downto 0);
    trunc_ln83_fu_1383_p1 <= temp_172_fu_1377_p3(33 - 1 downto 0);
    trunc_ln84_1_fu_1406_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_17_reg_436(39 - 1 downto 0);
    trunc_ln84_2_fu_1666_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_18_reg_447(39 - 1 downto 0);
    trunc_ln84_3_fu_1926_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_19_reg_458(39 - 1 downto 0);
    trunc_ln84_4_fu_2186_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_20_reg_469(39 - 1 downto 0);
    trunc_ln84_5_fu_2446_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_21_reg_480(39 - 1 downto 0);
    trunc_ln84_6_fu_2699_p1 <= ap_phi_reg_pp0_iter1_in_pool_val_22_reg_491(39 - 1 downto 0);
    trunc_ln84_7_fu_2872_p1 <= ap_phi_reg_pp0_iter1_in_pool_val_23_reg_502(39 - 1 downto 0);
    trunc_ln84_fu_1041_p1 <= ap_phi_reg_pp0_iter0_in_pool_val_16_reg_425(39 - 1 downto 0);
    xor_ln105_10_fu_1775_p2 <= (icmp_ln105_10_fu_1769_p2 xor ap_const_lv1_1);
    xor_ln105_11_fu_1939_p2 <= (icmp_ln105_11_fu_1933_p2 xor ap_const_lv1_1);
    xor_ln105_12_fu_1842_p2 <= (icmp_ln105_12_fu_1836_p2 xor ap_const_lv1_1);
    xor_ln105_13_fu_2035_p2 <= (icmp_ln105_13_fu_2029_p2 xor ap_const_lv1_1);
    xor_ln105_14_fu_2199_p2 <= (icmp_ln105_14_fu_2193_p2 xor ap_const_lv1_1);
    xor_ln105_15_fu_2102_p2 <= (icmp_ln105_15_fu_2096_p2 xor ap_const_lv1_1);
    xor_ln105_16_fu_2295_p2 <= (icmp_ln105_16_fu_2289_p2 xor ap_const_lv1_1);
    xor_ln105_17_fu_2459_p2 <= (icmp_ln105_17_fu_2453_p2 xor ap_const_lv1_1);
    xor_ln105_18_fu_2362_p2 <= (icmp_ln105_18_fu_2356_p2 xor ap_const_lv1_1);
    xor_ln105_19_fu_2555_p2 <= (icmp_ln105_19_fu_2549_p2 xor ap_const_lv1_1);
    xor_ln105_1_fu_1057_p2 <= (icmp_ln105_1_fu_1051_p2 xor ap_const_lv1_1);
    xor_ln105_20_fu_2712_p2 <= (icmp_ln105_20_fu_2706_p2 xor ap_const_lv1_1);
    xor_ln105_21_fu_2622_p2 <= (icmp_ln105_21_fu_2616_p2 xor ap_const_lv1_1);
    xor_ln105_22_fu_2808_p2 <= (icmp_ln105_22_fu_2802_p2 xor ap_const_lv1_1);
    xor_ln105_23_fu_2885_p2 <= (icmp_ln105_23_fu_2879_p2 xor ap_const_lv1_1);
    xor_ln105_2_fu_1372_p2 <= (icmp_ln105_2_reg_3599 xor ap_const_lv1_1);
    xor_ln105_3_fu_1001_p2 <= (icmp_ln105_3_fu_995_p2 xor ap_const_lv1_1);
    xor_ln105_4_fu_1232_p2 <= (icmp_ln105_4_fu_1226_p2 xor ap_const_lv1_1);
    xor_ln105_5_fu_1419_p2 <= (icmp_ln105_5_fu_1413_p2 xor ap_const_lv1_1);
    xor_ln105_6_fu_1299_p2 <= (icmp_ln105_6_fu_1293_p2 xor ap_const_lv1_1);
    xor_ln105_7_fu_1515_p2 <= (icmp_ln105_7_fu_1509_p2 xor ap_const_lv1_1);
    xor_ln105_8_fu_1679_p2 <= (icmp_ln105_8_fu_1673_p2 xor ap_const_lv1_1);
    xor_ln105_9_fu_1582_p2 <= (icmp_ln105_9_fu_1576_p2 xor ap_const_lv1_1);
    xor_ln105_fu_928_p2 <= (icmp_ln105_fu_922_p2 xor ap_const_lv1_1);
    zext_ln83_10_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_200_reg_3729),40));
    zext_ln83_11_fu_1921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_203_fu_1915_p3),40));
    zext_ln83_12_fu_1572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_212_fu_1564_p3),40));
    zext_ln83_13_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_214_reg_3735),40));
    zext_ln83_14_fu_1930_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_215_reg_3761),40));
    zext_ln83_15_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_218_fu_2175_p3),40));
    zext_ln83_16_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_227_fu_1824_p3),40));
    zext_ln83_17_fu_2026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_229_reg_3767),40));
    zext_ln83_18_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_230_reg_3793),40));
    zext_ln83_19_fu_2441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_233_fu_2435_p3),40));
    zext_ln83_1_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_169_reg_3577),40));
    zext_ln83_20_fu_2092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_242_fu_2084_p3),40));
    zext_ln83_21_fu_2286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_244_reg_3799),40));
    zext_ln83_22_fu_2450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_245_reg_3825),40));
    zext_ln83_23_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_248_fu_2688_p3),40));
    zext_ln83_24_fu_2352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_257_fu_2344_p3),40));
    zext_ln83_25_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_259_reg_3831),40));
    zext_ln83_26_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_260_reg_3857),40));
    zext_ln83_27_fu_2867_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_263_fu_2861_p3),40));
    zext_ln83_28_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_272_fu_2604_p3),40));
    zext_ln83_29_fu_2799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_274_reg_3863),40));
    zext_ln83_2_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_170_fu_1063_p3),40));
    zext_ln83_30_fu_2876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_275_reg_3889),40));
    zext_ln83_31_fu_3015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_278_fu_3009_p3),40));
    zext_ln83_3_fu_1401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_173_fu_1393_p3),40));
    zext_ln83_4_fu_991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_182_fu_983_p3),40));
    zext_ln83_5_fu_1223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_184_reg_3583),40));
    zext_ln83_6_fu_1410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_185_reg_3697),40));
    zext_ln83_7_fu_1661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_188_fu_1655_p3),40));
    zext_ln83_8_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_197_fu_1281_p3),40));
    zext_ln83_9_fu_1506_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_199_reg_3703),40));
    zext_ln83_fu_918_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(temp_fu_910_p3),40));
end behav;
