m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/.chipagents
vtestbench
DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
!s110 1733355527
!i10b 1
!s100 kXNmY5UAoO^^kEGG2b9VD3
IQf1i;4KU7:j`=Wo_Y>A;71
VDg1SIo80bB@j0V0VzS_@n1
!s105 test_top_file_controller_sv_unit
S1
R0
w1733355526
8/fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/.chipagents/test_top_file_controller.sv
F/fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/.chipagents/test_top_file_controller.sv
L0 3
OL;L;10.7d;67
r1
!s85 0
31
!s108 1733355527.000000
!s107 /fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/.chipagents/test_top_file_controller.sv|
!s90 -nologo|-work|src|/fs/student/harim_choe/Solving-SAT-in-FPGA-UCSB/.chipagents/test_top_file_controller.sv|
!i113 0
o-nologo -work src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
