

================================================================
== Vitis HLS Report for 'my_prj'
================================================================
* Date:           Thu Aug 14 22:56:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.17 ns|  3.037 ns|     1.13 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  25.002 ns|  25.002 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_11_fu_127  |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_11  |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_10_fu_145  |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_10  |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_7_fu_163   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_7   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_6_fu_181   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_6   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_5_fu_199   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_5   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_4_fu_217   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_4   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_3_fu_235   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_3   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_2_fu_253   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_2   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_1_fu_271   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_1   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_s_fu_289   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_s   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_9_fu_307   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_9   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_8_fu_325   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_8   |        3|        3|  12.501 ns|  12.501 ns|    1|    1|      yes|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      473|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|     9700|    26554|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      140|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     9840|    27027|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        1|        6|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_1_fu_271   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_1   |        0|   0|  753|  2159|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_10_fu_145  |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_10  |        0|   0|  887|  2228|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_11_fu_127  |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_11  |        0|   0|  819|  2114|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_2_fu_253   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_2   |        0|   0|  755|  2224|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_3_fu_235   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_3   |        0|   0|  818|  2176|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_4_fu_217   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_4   |        0|   0|  941|  2264|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_5_fu_199   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_5   |        0|   0|  754|  2196|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_6_fu_181   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_6   |        0|   0|  816|  2216|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_7_fu_163   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_7   |        0|   0|  821|  2219|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_8_fu_325   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_8   |        0|   0|  820|  2259|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_9_fu_307   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_9   |        0|   0|  821|  2303|    0|
    |grp_decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_s_fu_289   |decision_function_ap_fixed_10_1_4_0_0_ap_fixed_10_1_4_0_0_s   |        0|   0|  695|  2196|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                    |                                                              |        0|   0| 9700| 26554|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |a_2_fu_361_p2            |         +|   0|  0|  19|          12|          12|
    |a_5_fu_491_p2            |         +|   0|  0|  17|          10|          10|
    |a_9_fu_649_p2            |         +|   0|  0|  17|          11|          11|
    |add_ln36_10_fu_397_p2    |         +|   0|  0|  20|          13|          13|
    |add_ln36_13_fu_517_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln36_1_fu_627_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln36_6_fu_665_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln36_7_fu_391_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln36_8_fu_764_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln36_9_fu_770_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln36_fu_621_p2       |         +|   0|  0|  19|          12|          12|
    |b_2_fu_373_p2            |         +|   0|  0|  18|          11|          11|
    |b_5_fu_507_p2            |         +|   0|  0|  16|           9|           9|
    |b_9_fu_655_p2            |         +|   0|  0|  17|          10|          10|
    |and_ln36_1_fu_425_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_2_fu_437_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_3_fu_728_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_4_fu_798_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_5_fu_810_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_6_fu_553_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_7_fu_565_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln36_fu_676_p2       |       and|   0|  0|   2|           1|           1|
    |or_ln36_1_fu_455_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln36_2_fu_583_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln36_fu_828_p2        |        or|   0|  0|   2|           1|           1|
    |a_10_fu_693_p3           |    select|   0|  0|  12|           1|          12|
    |a_6_fu_477_p3            |    select|   0|  0|  12|           1|          12|
    |b_10_fu_748_p3           |    select|   0|  0|  12|           1|          12|
    |b_6_fu_605_p3            |    select|   0|  0|  12|           1|          12|
    |score_0                  |    select|   0|  0|  12|           1|          12|
    |select_ln36_1_fu_461_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln36_2_fu_469_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln36_3_fu_589_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln36_4_fu_597_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln36_6_fu_740_p3  |    select|   0|  0|  13|           1|          11|
    |select_ln36_8_fu_834_p3  |    select|   0|  0|  12|           1|          11|
    |select_ln36_9_fu_842_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln36_fu_685_p3    |    select|   0|  0|  13|           1|          11|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_10_fu_816_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_11_fu_822_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_12_fu_547_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_13_fu_559_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_14_fu_571_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_15_fu_577_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_1_fu_681_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_2_fu_419_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_3_fu_431_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_4_fu_443_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_5_fu_449_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_6_fu_722_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_7_fu_734_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_8_fu_792_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_9_fu_804_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln36_fu_671_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 473|         201|         354|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln36_6_reg_1048      |  11|   0|   11|          0|
    |add_ln36_reg_1031        |  12|   0|   12|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |scores_12_reg_976        |  11|   0|   11|          0|
    |scores_13_reg_981        |  10|   0|   10|          0|
    |scores_14_reg_986        |   9|   0|    9|          0|
    |scores_15_reg_991        |   9|   0|    9|          0|
    |scores_16_reg_996        |   9|   0|    9|          0|
    |scores_17_reg_1001       |   8|   0|    8|          0|
    |scores_18_reg_1006       |   7|   0|    7|          0|
    |scores_19_reg_1011       |   8|   0|    8|          0|
    |scores_20_reg_1016       |  10|   0|   10|          0|
    |scores_21_reg_1021       |   7|   0|    7|          0|
    |scores_22_reg_1026       |   9|   0|    9|          0|
    |scores_reg_971           |  11|   0|   11|          0|
    |tmp_4_reg_1036           |   1|   0|    1|          0|
    |tmp_5_reg_1042           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 140|   0|  140|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|x_0             |   in|   10|     ap_none|           x_0|       pointer|
|x_1             |   in|   10|     ap_none|           x_1|       pointer|
|x_2             |   in|   10|     ap_none|           x_2|       pointer|
|x_3             |   in|   10|     ap_none|           x_3|       pointer|
|x_4             |   in|   10|     ap_none|           x_4|       pointer|
|x_5             |   in|   10|     ap_none|           x_5|       pointer|
|x_6             |   in|   10|     ap_none|           x_6|       pointer|
|score_0         |  out|   12|      ap_vld|       score_0|       pointer|
|score_0_ap_vld  |  out|    1|      ap_vld|       score_0|       pointer|
|score_1         |   in|   12|     ap_none|       score_1|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

