{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 20:32:48 2019 " "Info: Processing started: Thu Mar 28 20:32:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "DRW\$latch~6 " "Warning: Node \"DRW\$latch~6\"" {  } { { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 71 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 71 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "ST0_REG~10 " "Warning: Node \"ST0_REG~10\"" {  } { { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 51 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "Mux17~1 " "Warning: Node \"Mux17~1\"" {  } { { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 97 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 51 -1 0 } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 97 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SWCBA\[2\] DRW 22.700 ns Longest " "Info: Longest tpd from source pin \"SWCBA\[2\]\" to destination pin \"DRW\" is 22.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 0.200 ns SWCBA\[2\] 1 PIN PIN_80 89 " "Info: 1: + IC(0.000 ns) + CELL(0.200 ns) = 0.200 ns; Loc. = PIN_80; Fanout = 89; PIN Node = 'SWCBA\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWCBA[2] } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(11.100 ns) 11.300 ns ST0_REG~10 2 COMB LOOP LC1 69 " "Info: 2: + IC(0.000 ns) + CELL(11.100 ns) = 11.300 ns; Loc. = LC1; Fanout = 69; COMB LOOP Node = 'ST0_REG~10'" { { "Info" "ITDB_PART_OF_SCC" "ST0_REG~10 LC1 " "Info: Loc. = LC1; Node \"ST0_REG~10\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0_REG~10 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "Mux17~1 LC2 " "Info: Loc. = LC2; Node \"Mux17~1\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux17~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ST0_REG~10 } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux17~1 } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 97 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { SWCBA[2] ST0_REG~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(4.000 ns) 16.900 ns Mux44~3 3 COMB LC4 3 " "Info: 3: + IC(1.600 ns) + CELL(4.000 ns) = 16.900 ns; Loc. = LC4; Fanout = 3; COMB Node = 'Mux44~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ST0_REG~10 Mux44~3 } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.400 ns) 22.300 ns DRW\$latch~6 4 COMB LOOP LC37 3 " "Info: 4: + IC(0.000 ns) + CELL(5.400 ns) = 22.300 ns; Loc. = LC37; Fanout = 3; COMB LOOP Node = 'DRW\$latch~6'" { { "Info" "ITDB_PART_OF_SCC" "DRW\$latch~6 LC37 " "Info: Loc. = LC37; Node \"DRW\$latch~6\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRW$latch~6 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRW$latch~6 } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 71 0 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Mux44~3 DRW$latch~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.400 ns) 22.700 ns DRW 5 PIN PIN_30 0 " "Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 22.700 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'DRW'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { DRW$latch~6 DRW } "NODE_NAME" } } { "CPU.vhd" "" { Text "D:/codes/VHDL-CPU/VHDL-CPU/CPU.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.100 ns ( 92.95 % ) " "Info: Total cell delay = 21.100 ns ( 92.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 7.05 % ) " "Info: Total interconnect delay = 1.600 ns ( 7.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.700 ns" { SWCBA[2] ST0_REG~10 Mux44~3 DRW$latch~6 DRW } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.700 ns" { SWCBA[2] {} SWCBA[2]~out {} ST0_REG~10 {} Mux44~3 {} DRW$latch~6 {} DRW {} } { 0.000ns 0.000ns 0.000ns 1.600ns 0.000ns 0.000ns } { 0.000ns 0.200ns 11.100ns 4.000ns 5.400ns 0.400ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 20:32:48 2019 " "Info: Processing ended: Thu Mar 28 20:32:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
