: // Synopsys, Inc.
: //

: // Generated by: VCS Coverage Metrics O-2018.09-1_Full64
: // User: ICer
: // Date: Sat Jan  7 18:50:19 2023

: Disabling fsm sequence coverage for module \$unit::../../rtl/DW_axi_x2p-undef.v::../../rtl/DW_axi_x2p.v...@511689581  ... 
: Disabling fsm sequence coverage for module uvm_pkg ... 
: Disabling fsm sequence coverage for module DW_axi_x2p_bcm99 ... 
: Disabling fsm sequence coverage for module DW_axi_x2p_power_ctrl_legacy ... 
: Disabling fsm sequence coverage for module axi_bus_top ... 
: Disabling fsm sequence coverage for module axi_bus_top.apb_bus_slv_io ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_MUX ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_AXI_SLAVE ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_X2H_ARB ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2 ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2 ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2 ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2 ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_first_last_strb ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_ctrl ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_pack ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_unpack ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_resp ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_addr ... 
: Disabling fsm sequence coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_addr.U_apb_psel ... 
: Disabling fsm sequence coverage for module axi_bus_top.axi_bus_mst_io[0] ... 
: Starting toggle coverage for module DW_axi_x2p_bcm99
: Starting toggle coverage for module DW_axi_x2p_power_ctrl_legacy
: Starting toggle coverage for module axi_bus_top
: Starting toggle coverage for module axi_bus_top.apb_bus_slv_io
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_MUX
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_AXI_SLAVE
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_X2H_ARB
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_CMD_QUEUE.U_CMD_FIFO_RAM
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_WR_DATA_BUFF.U_WRITE_FIFO_RAM
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RESP_BUFF.U_RESP_FIFO_RAM
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_PUSH_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_FIFO_CONTROL_S2.U_POP_FIFOFCTL.U_sync
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_RD_DATA_BUFF.U_READ_DATA_FIFO_RAM
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_first_last_strb
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_ctrl
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_pack
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_unpack
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_resp
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_addr
: Starting toggle coverage for module axi_bus_top.DW_axi_x2p_u.U_APB_MASTER.U_x2ps_addr.U_apb_psel
: Starting toggle coverage for module axi_bus_top.axi_bus_mst_io[0]
: Reporting line coverage at the end of simulation ...
: End of Line Coverage ...
: Reporting condition coverage at the end of simulation ...
: End of Condition Coverage ...
: Reporting branch coverage at the end of simulation ...
: End of Branch Coverage ...
: Coverage status: End of All Coverages ...

