ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'bcevans' on host '400p1t176rg0512' (Windows NT_amd64 version 6.2) on Sat Nov 04 17:16:27 +1100 2023
INFO: [HLS 200-10] In directory 'C:/SPB_Data/ELEN90096-Group-2/SRCNN'
Sourcing Tcl script 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project srcnn_hls 
INFO: [HLS 200-10] Opening project 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls'.
INFO: [HLS 200-1510] Running: set_top srcnn 
INFO: [HLS 200-1510] Running: add_files src/conv1.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv2.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv2.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/conv3.cpp 
INFO: [HLS 200-10] Adding design file 'src/conv3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.cpp 
INFO: [HLS 200-10] Adding design file 'src/srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/srcnn.h 
INFO: [HLS 200-10] Adding design file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/csim.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/csim.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/srcnn.h -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/srcnn.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_conv1.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_conv1.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_set14.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_set14.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/tb_srcnn.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/tb_srcnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.cpp -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/util.h -cflags -Isrc -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/util.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/output -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/output' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set14 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set14' to the project
INFO: [HLS 200-1510] Running: add_files -tb test/set5 -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test/set5' to the project
INFO: [HLS 200-1510] Running: add_files -tb src/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src/weights' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/SPB_Data/ELEN90096-Group-2/SRCNN/srcnn_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xck24-ubva530-2LV-c'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/bcevans/Desktop
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xck24-ubva530-2LV-c 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/bcevans/Desktop -rtl verilog 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 92.285 MB.
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/conv3.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 22.014 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:46:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:52:7)
INFO: [HLS 214-291] Loop 'PAD' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:97:8)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv3.cpp:108:3)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (src/conv2.cpp:79:2)
INFO: [HLS 214-291] Loop 'KR1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:43:7)
INFO: [HLS 214-291] Loop 'KC1' is marked as complete unroll implied by the pipeline pragma (src/conv1.cpp:49:13)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv3.cpp:43:11) in function 'conv3' partially with a factor of 3 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv3.cpp:46:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv3.cpp:52:7) in function 'conv3' completely with a factor of 5 (src/conv3.cpp:14:0)
INFO: [HLS 214-188] Unrolling loop 'EXPORTH' (src/conv3.cpp:136:11) in function 'export_output_buffer_c3' partially with a factor of 2 (src/conv3.cpp:133:0)
INFO: [HLS 214-188] Unrolling loop 'CLEARH' (src/conv3.cpp:72:10) in function 'clear_buffer_c3' partially with a factor of 3 (src/conv3.cpp:70:0)
INFO: [HLS 214-186] Unrolling loop 'PAD' (src/conv3.cpp:97:8) in function 'load_input_buffer_c3' completely with a factor of 2 (src/conv3.cpp:86:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv3.cpp:108:3) in function 'load_input_buffer_c3' completely with a factor of 255 (src/conv3.cpp:86:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv2.cpp:44:10) in function 'conv2' partially with a factor of 15 (src/conv2.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv2.cpp:106:6) in function 'export_output_buffer_c2' partially with a factor of 2 (src/conv2.cpp:103:0)
INFO: [HLS 214-359] Unrolling loop 'BH' (src/conv2.cpp:60:6) in function 'clear_buffer_c2': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (src/conv2.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'BH' (src/conv2.cpp:60:6) in function 'clear_buffer_c2' completely with a factor of 3 (src/conv2.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (src/conv2.cpp:79:2) in function 'load_input_buffer_c2' completely with a factor of 255 (src/conv2.cpp:74:0)
INFO: [HLS 214-188] Unrolling loop 'COL' (src/conv1.cpp:40:11) in function 'conv1' partially with a factor of 3 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KR1' (src/conv1.cpp:43:7) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-186] Unrolling loop 'KC1' (src/conv1.cpp:49:13) in function 'conv1' completely with a factor of 9 (src/conv1.cpp:13:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:134:6) in function 'export_output_buffer_c1' partially with a factor of 2 (src/conv1.cpp:131:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:71:6) in function 'clear_buffer_c1' partially with a factor of 2 (src/conv1.cpp:69:0)
INFO: [HLS 214-188] Unrolling loop 'K' (src/conv1.cpp:116:5) in function 'load_weight_buffer_c1' partially with a factor of 2 (src/conv1.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' (src/conv1.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c1(float (*) [15][255])' into 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' (src/conv1.cpp:131:0)
INFO: [HLS 214-178] Inlining function 'load_input_buffer_c1(float (*) [23][263], float (*) [255][255], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c1(float (*) [1][9][9], float (*) [1][9][9], int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c1(float (*) [15][255], float (*) [255][255], float*, int, int)' into 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])' (src/conv1.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c2(float (*) [3][255])' into 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' (src/conv2.cpp:103:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c2(float (*) [64][1][1], float (*) [64][1][1], int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c2(float (*) [3][255], float (*) [255][255], float*, int, int)' into 'conv2(float (*) [255][255], float (*) [64][1][1], float*, float (*) [255][255])' (src/conv2.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'clamp(int, int, int)' into 'load_input_buffer_c3(float (*) [9][259], float (*) [255][255], int, int)' (src/conv3.cpp:86:0)
INFO: [HLS 214-178] Inlining function 'clear_buffer_c3(float (*) [5][255])' into 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' (src/conv3.cpp:133:0)
INFO: [HLS 214-178] Inlining function 'load_weight_buffer_c3(float (*) [32][5][5], float (*) [32][5][5], int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
INFO: [HLS 214-178] Inlining function 'export_output_buffer_c3(float (*) [5][255], float (*) [255][255], float*, int, int)' into 'conv3(float (*) [255][255], float (*) [32][5][5], float*, float (*) [255][255])' (src/conv3.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E15input_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv3.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer': Cyclic partitioning with factor 2 on dimension 2. Block partitioning with factor 15 on dimension 3. (src/conv2.cpp:21:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer': Block partitioning with factor 15 on dimension 3. (src/conv2.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (src/conv1.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer': Block partitioning with factor 3 on dimension 3. (src/conv1.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E16output_fm_buffer': Block partitioning with factor 2 on dimension 3. (src/conv1.cpp:15:0)
INFO: [HLS 214-188] Unrolling loop 'BH' (src/conv1.cpp:87:6) in function 'conv1' partially with a factor of 2 (src/conv1.cpp:13:0)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:104:3) has been inferred on bundle 'i1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:104:3)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'TILE_OUT'(src/conv1.cpp:32:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:32:13)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'anonymous'(src/conv1.cpp:120:2) has been inferred on bundle 'w1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:120:2)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv1.cpp:149:3) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv1.cpp:149:3)
INFO: [HLS 214-115] Multiple burst reads of length 765 and bit width 32 in loop 'BH'(src/conv2.cpp:76:6) has been inferred on bundle 'i2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:76:6)
INFO: [HLS 214-115] Multiple burst reads of length 2048 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:34:13) has been inferred on bundle 'w2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:34:13)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 32 in loop 'TILE_OUT'(src/conv2.cpp:34:13) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:34:13)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv2.cpp:119:3) has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv2.cpp:119:3)
INFO: [HLS 214-115] Multiple burst reads of length 255 and bit width 32 has been inferred on bundle 'i3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:93:19)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'WEIGHTI'(src/conv3.cpp:119:11) has been inferred on bundle 'w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:119:11)
INFO: [HLS 214-115] Multiple burst writes of length 255 and bit width 32 in loop 'anonymous'(src/conv3.cpp:149:3) has been inferred on bundle 'o'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/conv3.cpp:149:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.992 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 402 seconds. CPU system time: 0 seconds. Elapsed time: 403.399 seconds; current allocated memory: 93.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 450 seconds. CPU system time: 0 seconds. Elapsed time: 450.065 seconds; current allocated memory: 93.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.2' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.3.4' in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CLEARW' (src/conv3.cpp:74) in function 'conv3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.1.1' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3.1.2' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1.3.1.4' in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv2.cpp:62) in function 'conv2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.2' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.2.3.1.4' in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'conv1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BW' (src/conv1.cpp:73) in function 'conv1' automatically.
INFO: [XFORM 203-102] Partitioning array 'weight_buffer' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.3' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv1(float (*) [255][255], float (*) [1][9][9], float*, float (*) [255][255])input_fm_buffer' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 410 seconds. CPU system time: 0 seconds. Elapsed time: 411.417 seconds; current allocated memory: 93.000 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'LOADI' (src/conv3.cpp:87:9) in function 'load_input_buffer_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_INPUT' (src/conv2.cpp:75:14) in function 'load_input_buffer_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTK' (src/conv3.cpp:120:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHTI' (src/conv3.cpp:119:11) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv3.cpp:41:10) in function 'conv3'.
INFO: [XFORM 203-541] Flattening a loop nest 'IN' (src/conv3.cpp:39:8) in function 'conv3'.
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORTH' (src/conv3.cpp:136:11) in function 'conv3' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'CLEARH' (src/conv3.cpp:72:10) in function 'conv3' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv3.cpp:32:12) in function 'conv3' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_WEIGHTS' (src/conv2.cpp:90:16) in function 'conv2'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv2.cpp:106:6) in function 'conv2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv2.cpp:105:10) in function 'conv2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv2.cpp:59:9) in function 'conv2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv2.cpp:34:13) in function 'conv2' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv2.cpp:30:12) in function 'conv2' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'ROW' (src/conv1.cpp:39:10) in function 'conv1'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUT' (src/conv1.cpp:36:9) in function 'conv1'.
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:134:6) in function 'conv1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'EXPORT' (src/conv1.cpp:133:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:71:6) in function 'conv1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'CLEAR' (src/conv1.cpp:70:9) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_OUT' (src/conv1.cpp:32:13) in function 'conv1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:28:12) in function 'conv1' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 42 seconds. CPU system time: 0 seconds. Elapsed time: 41.839 seconds; current allocated memory: 315.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUT_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 51, Final II = 51, Depth = 94, loop 'OUT_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23 seconds. CPU system time: 0 seconds. Elapsed time: 23.459 seconds; current allocated memory: 386.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.039 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_RELU7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.324 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 394.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 394.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c2_Pipeline_BH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_INPUT_BH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 265, loop 'LOAD_INPUT_BH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.694 seconds; current allocated memory: 412.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.976 seconds; current allocated memory: 413.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 413.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 413.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_WEIGHTS_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOAD_WEIGHTS_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 413.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 413.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.425 seconds; current allocated memory: 413.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 413.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 413.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 413.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.388 seconds; current allocated memory: 413.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 413.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 413.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 413.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 413.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 413.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 413.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'BW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.215 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOADI_LOADH'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 266, loop 'LOADI_LOADH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.924 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.946 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHTI_WEIGHTK_L'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHTI_WEIGHTK_L'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_IN_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IN_ROW_COL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 19, Final II = 19, Depth = 52, loop 'IN_ROW_COL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 10.807 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.615 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RELU'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 8, loop 'RELU'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.338 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CLEARW'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'CLEARW'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.068 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 413.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_OUT_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OUT_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_OUT_ROW_COL' pipeline 'OUT_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_8ns_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_11_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_8ns_11_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_8ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_OUT_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 3 seconds. Elapsed time: 8.013 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_3/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_RELU7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_RELU7' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_RELU7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1_Pipeline_5/m_axi_i2_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_Pipeline_BW8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_Pipeline_BW8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAM_1R1W' to 'conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_RAM_2P_LUTRAcud' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_577_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_8ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_8ns_9_13_seq_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_RAM_2P_LUTRAbkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.554 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c2_Pipeline_BH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c2_Pipeline_BH' pipeline 'LOAD_INPUT_BH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_19ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c2_Pipeline_BH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.649 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.097 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_LOAD_WEIGHTS_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_LOAD_WEIGHTS_L' pipeline 'LOAD_WEIGHTS_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_LOAD_WEIGHTS_L/m_axi_w2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_LOAD_WEIGHTS_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_3/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_RELU4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_RELU4' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_RELU4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_5' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2_Pipeline_5/m_axi_i3_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW5' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2_Pipeline_BW6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2_Pipeline_BW6' pipeline 'BW' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2_Pipeline_BW6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_1_RAM_AUTO_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_2_RAM_AUTO_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_3_RAM_AUTO_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_4_RAM_AUTO_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_5_RAM_AUTO_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_6_RAM_AUTO_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_7_RAM_AUTO_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_8_RAM_AUTO_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_9_RAM_AUTO_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_10_RAM_AUTOncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_11_RAM_AUTOocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_12_RAM_AUTOpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_13_RAM_AUTOqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_14_RAM_AUTOrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_0_RAM_AUTO_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_1_RAM_AUTO_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_2_RAM_AUTO_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_3_RAM_AUTO_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_4_RAM_AUTO_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_5_RAM_AUTO_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_6_RAM_AUTO_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_7_RAM_AUTO_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_8_RAM_AUTO_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_9_RAM_AUTO_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_10_RAM_AUTOCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_11_RAM_AUTODeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_12_RAM_AUTOEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_13_RAM_AUTOFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14_RAM_AUTO_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_1_14_RAM_AUTOGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_5_RAM_T2P_BRAM_1IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_4_RAM_T2P_BRAM_1JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_3_RAM_T2P_BRAM_1KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_RAM_T2P_BRAM_1Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_RAM_T2P_BRAM_1Mgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_8_RAM_T2P_BRAM_1Ngs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_7_RAM_T2P_BRAM_1OgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_RAM_T2P_BRAM_1R1W' to 'conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_6_RAM_T2P_BRAM_1PgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_10_RAM_T2P_BQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_11_RAM_T2P_BRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_12_RAM_T2P_BShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_13_RAM_T2P_BThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_RAM_T2P_BRAM_1R1W' to 'conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E16output_fm_buffer_14_RAM_T2P_BUhA' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_19ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_15_4_32_1_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_8_12_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_6ns_9_13_seq_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_p_ZZ5conv2PA255_A255_fPA64_A1_A1_fPfS1_E15input_fm_buffer_0_0_RAM_AUTO_dEe' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_weight_buffer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv2_conv2_float_255_255_float_64_1_1_float_float_255_255_o_9_RAM_T2P_BRAM_1Hfu' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.452 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_buffer_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_buffer_c3' pipeline 'LOADI_LOADH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_19ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_buffer_c3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 5.708 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_WEIGHTI_WEIGHTK_L' pipeline 'WEIGHTI_WEIGHTK_L' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_WEIGHTI_WEIGHTK_L/m_axi_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_WEIGHTI_WEIGHTK_L'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 3.329 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_IN_ROW_COL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'IN_ROW_COL' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_IN_ROW_COL' pipeline 'IN_ROW_COL' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_9ns_9_13_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_IN_ROW_COL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.923 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_4/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_RELU1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'RELU' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_RELU1' pipeline 'RELU' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_RELU1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3_Pipeline_6/m_axi_o_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_Pipeline_CLEARW3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_Pipeline_CLEARW3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1R1W' to 'conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_561_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_565_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_569_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_573_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv3/grp_fu_577_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_weight_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_RAM_T2P_BRAM_1VhK' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/i3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/o' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv1_output_ftmap', 'conv2_weights', 'conv2_biases', 'conv2_output_ftmap', 'conv3_weights', 'conv3_biases', 'output_ftmap' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.897 seconds; current allocated memory: 413.301 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 10.184 seconds; current allocated memory: 436.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1435 seconds. CPU system time: 19 seconds. Elapsed time: 1493.57 seconds; current allocated memory: 344.512 MB.
INFO: [HLS 200-112] Total CPU user time: 1436 seconds. Total CPU system time: 20 seconds. Total elapsed time: 1495.43 seconds; peak allocated memory: 459.285 MB.
