[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"operator.ModMul$ModMulSel",
    "definition":{
      "S1":1,
      "S0":0,
      "S3":3,
      "S4":4,
      "S5":5,
      "S2":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Powmod.ModMul.status",
    "enumTypeName":"operator.ModMul$ModMulSel"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"operator.Powmod$PowmodSel",
    "definition":{
      "S9":9,
      "S1":1,
      "S6":6,
      "S0":0,
      "S7":7,
      "S3":3,
      "S4":4,
      "S8":8,
      "S5":5,
      "S2":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Powmod.Powmod.status",
    "enumTypeName":"operator.Powmod$PowmodSel"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  }
]