<def f='linux/include/linux/edac.h' l='346' ll='350'/>
<use f='linux/include/linux/edac.h' l='606'/>
<size>12</size>
<doc f='linux/include/linux/edac.h' l='337'>/**
 * struct edac_mc_layer - describes the memory controller hierarchy
 * @type:		layer type
 * @size:		number of components per layer. For example,
 *			if the channel layer has two channels, size = 2
 * @is_virt_csrow:	This layer is part of the &quot;csrow&quot; when old API
 *			compatibility mode is enabled. Otherwise, it is
 *			a channel
 */</doc>
<mbr r='edac_mc_layer::type' o='0' t='enum edac_mc_layer_type'/>
<mbr r='edac_mc_layer::size' o='32' t='unsigned int'/>
<mbr r='edac_mc_layer::is_virt_csrow' o='64' t='bool'/>
<use f='linux/drivers/edac/edac_mc.h' l='127' c='edac_mc_alloc'/>
<size>12</size>
<use f='linux/drivers/edac/edac_mc.c' l='308' c='edac_mc_alloc'/>
<use f='linux/drivers/edac/edac_mc.c' l='312' c='edac_mc_alloc'/>
<use f='linux/drivers/edac/edac_mc.c' l='372' c='edac_mc_alloc'/>
<size>12</size>
