================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Nov 29 17:23:58 +0100 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         HLS_Logistic8f
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  artixuplus
    * Target device:   xcau20p-sfvb784-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     10%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              11409
FF:               11595
DSP:              121
BRAM:             4
URAM:             0
SRL:              528


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.591       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                    | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                    | 11409 | 11595 | 121 | 4    |      |     |        |      |         |          |        |
|   (inst)                                                | 27    | 1494  |     |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_8_full_dsp_1_U12                    | 776   | 627   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_8_full_dsp_1_U13                    | 774   | 627   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_8_full_dsp_1_U14                    | 709   | 627   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_8_full_dsp_1_U15                    | 709   | 627   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_8_full_dsp_1_U16                    | 710   | 627   | 3   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U17                     | 393   | 303   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U18                     | 311   | 299   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U19                     | 173   | 220   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U20                     | 190   | 220   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U21                     | 168   | 215   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U22                     | 158   | 248   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U23                     | 156   | 184   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U24                     | 157   | 185   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U25                     | 157   | 248   | 8   |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_8_max_dsp_1_U26                     | 156   | 184   | 8   |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_3_fu_238                   | 138   | 209   |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_3_fu_238)               | 18    | 79    |     |      |      |     |        |      |         |          |        |
|     dcmp_64ns_64ns_1_2_no_dsp_1_U8                      | 116   | 128   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227     | 2026  | 1125  | 26  |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227) | 14    | 74    |     |      |      |     |        |      |         |          |        |
|     dexp_64ns_64ns_64_21_full_dsp_1_U1                  | 1998  | 1049  | 26  |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   grp_predict_model_Pipeline_VITIS_LOOP_38_2_fu_232     | 3280  | 3326  |     |      |      |     |        |      |         |          |        |
|     (grp_predict_model_Pipeline_VITIS_LOOP_38_2_fu_232) | 6     | 105   |     |      |      |     |        |      |         |          |        |
|     ddiv_64ns_64ns_64_31_no_dsp_1_U4                    | 3264  | 3219  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U            |       |       |     |      |      |     |        |      |         |          |        |
|   y_U                                                   | 241   |       |     | 4    |      |     |        |      |         |          |        |
+---------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.47% | OK     |
| FD                                                        | 50%       | 5.32%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.53%  | OK     |
| CARRY8                                                    | 25%       | 2.59%  | OK     |
| MUXF7                                                     | 15%       | 0.40%  | OK     |
| DSP                                                       | 80%       | 13.44% | OK     |
| RAMB/FIFO                                                 | 80%       | 1.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.22%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 2044      | 72     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.26   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path  |               SLACK | STARTPOINT PIN                                                                                                                                                                                                                                                              | ENDPOINT PIN                                                                                                                                                                                                                               | LOGIC LEVELS | MAX FANOUT |      DATAPATH DELAY |      DATAPATH LOGIC |        DATAPATH NET |
|       |                     |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                            |              |            |                     |               DELAY |               DELAY |
+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+
| Path1 | 2.40864491462707520 | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]/R  |            5 |         51 | 2.44300007820129395 | 1.34800016880035400 | 1.09500002861022949 |
| Path2 | 2.40864491462707520 | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]/R |            5 |         51 | 2.44300007820129395 | 1.34800016880035400 | 1.09500002861022949 |
| Path3 | 2.40864491462707520 | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]/R |            5 |         51 | 2.44300007820129395 | 1.34800016880035400 | 1.09500002861022949 |
| Path4 | 2.40864491462707520 | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R |            5 |         51 | 2.44300007820129395 | 1.34800016880035400 | 1.09500002861022949 |
| Path5 | 2.40864491462707520 | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/CLK | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R |            5 |         51 | 2.44300007820129395 | 1.34800016880035400 | 1.09500002861022949 |
+-------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+---------------------+---------------------+---------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                                                                                                                                                            | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]                                                                | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[10]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[11]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]                                                               | REGISTER.SDR.FDRE      |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                                | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                             | ARITHMETIC.DSP.DSP48E2 |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__2                                        | CLB.LUT.LUT6           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8                                                           | CLB.CARRY.CARRY8       |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q[50]_i_3 | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1__1                                              | CLB.LUT.LUT4           |
    | grp_predict_model_Pipeline_VITIS_LOOP_31_1_fu_227/dexp_64ns_64ns_64_21_full_dsp_1_U1/predict_model_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]                                                               | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/predict_model_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/predict_model_failfast_synth.rpt                 |
| power                    | impl/verilog/report/predict_model_power_synth.rpt                    |
| timing                   | impl/verilog/report/predict_model_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/predict_model_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/predict_model_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/predict_model_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


