// Seed: 4016098046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  rtran #((id_1) - id_5) (1, 1'b0 ? id_5 & id_4 : id_1);
  assign module_1.type_21 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input uwire id_2,
    output tri id_3,
    input wand id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output wire id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13,
    output supply1 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  id_19(
      .id_0(1), .id_1(1), .id_2((1))
  );
  module_0 modCall_1 (
      id_18,
      id_17,
      id_17,
      id_18,
      id_18
  );
endmodule
