Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto d3a969695a764d2bb57a1bc34f501c5b --debug typical --relax -L xil_defaultlib -L secureip --snapshot MultiCycle_MIPS_tb_behav xil_defaultlib.MultiCycle_MIPS_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Registers [registers_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture multicycle_mips_arch of entity xil_defaultlib.Multicycle_MIPS [multicycle_mips_default]
Compiling architecture mem_arq of entity xil_defaultlib.memory [\memory("C:\\Users\\LabIII-VDI4\...]
Compiling architecture multicycle_mips_tb_arch of entity xil_defaultlib.multicycle_mips_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MultiCycle_MIPS_tb_behav
