{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586714656031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586714656036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:04:15 2020 " "Processing started: Sun Apr 12 14:04:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586714656036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714656036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6801 -c CPU_6801 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6801 -c CPU_6801" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714656036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586714656555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586714656556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/ioport/ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/ioport/ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ioport-ioport_arch " "Found design unit 1: ioport-ioport_arch" {  } { { "System6801/ioport/ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666641 ""} { "Info" "ISGN_ENTITY_NAME" "1 ioport " "Found entity 1: ioport" {  } { { "System6801/ioport/ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/ioport.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/ioport/wb_ioport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/ioport/wb_ioport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ioport-bhv_wb_ioport " "Found design unit 1: wb_ioport-bhv_wb_ioport" {  } { { "System6801/ioport/wb_ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666643 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ioport " "Found entity 1: wb_ioport" {  } { { "System6801/ioport/wb_ioport.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/ioport/wb_ioport.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cpu01/wb_cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/cpu01/wb_cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_cpu01-bhv_wb_cpu01 " "Found design unit 1: wb_cpu01-bhv_wb_cpu01" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666646 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cpu01 " "Found entity 1: wb_cpu01" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cpu01/cpu01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/cpu01/cpu01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu01-CPU_ARCH " "Found design unit 1: cpu01-CPU_ARCH" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666653 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu01 " "Found entity 1: cpu01" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/rams/wb_lpm_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/rams/wb_lpm_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_lpm_ram-bhv_wb_lpm_ram " "Found design unit 1: wb_lpm_ram-bhv_wb_lpm_ram" {  } { { "System6801/rams/wb_lpm_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666656 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_lpm_ram " "Found entity 1: wb_lpm_ram" {  } { { "System6801/rams/wb_lpm_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_lpm_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/rams/wb_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/rams/wb_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_ram-bhv_wb_ram " "Found design unit 1: wb_ram-bhv_wb_ram" {  } { { "System6801/rams/wb_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666658 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_ram " "Found entity 1: wb_ram" {  } { { "System6801/rams/wb_ram.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/rams/wb_ram.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/roms/wb_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system6801/roms/wb_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_rom-bhv_wb_rom " "Found design unit 1: wb_rom-bhv_wb_rom" {  } { { "System6801/roms/wb_rom.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666660 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_rom " "Found entity 1: wb_rom" {  } { { "System6801/roms/wb_rom.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/roms/wb_rom.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system6801/cyclone_devkit/wb_cyclone_cpu68.vhd 3 1 " "Found 3 design units, including 1 entities, in source file system6801/cyclone_devkit/wb_cyclone_cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_local_pkg " "Found design unit 1: my_local_pkg" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666664 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 wb_cyclone_cpu68-bhv_wb_cyclone_cpu68 " "Found design unit 2: wb_cyclone_cpu68-bhv_wb_cyclone_cpu68" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666664 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_cyclone_cpu68 " "Found entity 1: wb_cyclone_cpu68" {  } { { "System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cyclone_devkit/wb_cyclone_cpu68.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuclock.v 1 1 " "Found 1 design units, including 1 entities, in source file cpuclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUClock " "Found entity 1: CPUClock" {  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et3400_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file et3400_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ET3400_ROM " "Found entity 1: ET3400_ROM" {  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressselect.v 1 1 " "Found 1 design units, including 1 entities, in source file addressselect.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDecoder " "Found entity 1: memoryDecoder" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataenable.v 1 1 " "Found 1 design units, including 1 entities, in source file dataenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataEnable " "Found entity 1: dataEnable" {  } { { "dataEnable.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/dataEnable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "et3400_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file et3400_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ET3400_RAM " "Found entity 1: ET3400_RAM" {  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addressablelatch.v 1 1 " "Found 1 design units, including 1 entities, in source file addressablelatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddressableLatch " "Found entity 1: AddressableLatch" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboarddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboarddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardDecoder " "Found entity 1: KeyboardDecoder" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardemulator.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboardemulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardEmulator " "Found entity 1: KeyboardEmulator" {  } { { "KeyboardEmulator.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardEmulator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666688 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586714666829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardDecoder KeyboardDecoder:inst1 " "Elaborating entity \"KeyboardDecoder\" for hierarchy \"KeyboardDecoder:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 872 296 544 952 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyboardDecoder.v(19) " "Verilog HDL assignment warning at KeyboardDecoder.v(19): truncated value with size 32 to match size of target (4)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666834 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(32) " "Verilog HDL assignment warning at KeyboardDecoder.v(32): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666835 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(36) " "Verilog HDL assignment warning at KeyboardDecoder.v(36): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666835 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(40) " "Verilog HDL assignment warning at KeyboardDecoder.v(40): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666835 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 KeyboardDecoder.v(44) " "Verilog HDL assignment warning at KeyboardDecoder.v(44): truncated value with size 32 to match size of target (6)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666835 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 KeyboardDecoder.v(51) " "Verilog HDL assignment warning at KeyboardDecoder.v(51): truncated value with size 32 to match size of target (4)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666836 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 KeyboardDecoder.v(52) " "Verilog HDL assignment warning at KeyboardDecoder.v(52): truncated value with size 32 to match size of target (3)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666836 "|Main|KeyboardDecoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KeyboardDecoder.v(53) " "Verilog HDL assignment warning at KeyboardDecoder.v(53): truncated value with size 32 to match size of target (2)" {  } { { "KeyboardDecoder.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/KeyboardDecoder.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666836 "|Main|KeyboardDecoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUClock CPUClock:inst3 " "Elaborating entity \"CPUClock\" for hierarchy \"CPUClock:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { -128 56 320 56 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CPUClock:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CPUClock:inst3\|altpll:altpll_component\"" {  } { { "CPUClock.v" "altpll_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPUClock:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"CPUClock:inst3\|altpll:altpll_component\"" {  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPUClock:inst3\|altpll:altpll_component " "Instantiated megafunction \"CPUClock:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CPUClock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CPUClock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714666910 ""}  } { { "CPUClock.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPUClock.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586714666910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpuclock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cpuclock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUClock_altpll " "Found entity 1: CPUClock_altpll" {  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714666971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUClock_altpll CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated " "Elaborating entity \"CPUClock_altpll\" for hierarchy \"CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressableLatch AddressableLatch:inst23 " "Elaborating entity \"AddressableLatch\" for hierarchy \"AddressableLatch:inst23\"" {  } { { "Main.bdf" "inst23" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 736 -408 -224 848 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666977 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q AddressableLatch.v(10) " "Verilog HDL Always Construct warning at AddressableLatch.v(10): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] AddressableLatch.v(10) " "Inferred latch for \"Q\[0\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] AddressableLatch.v(10) " "Inferred latch for \"Q\[1\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] AddressableLatch.v(10) " "Inferred latch for \"Q\[2\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] AddressableLatch.v(10) " "Inferred latch for \"Q\[3\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] AddressableLatch.v(10) " "Inferred latch for \"Q\[4\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] AddressableLatch.v(10) " "Inferred latch for \"Q\[5\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] AddressableLatch.v(10) " "Inferred latch for \"Q\[6\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] AddressableLatch.v(10) " "Inferred latch for \"Q\[7\]\" at AddressableLatch.v(10)" {  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714666978 "|Main|AddressableLatch:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryDecoder memoryDecoder:inst12 " "Elaborating entity \"memoryDecoder\" for hierarchy \"memoryDecoder:inst12\"" {  } { { "Main.bdf" "inst12" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 656 552 816 832 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 AddressSelect.v(23) " "Verilog HDL assignment warning at AddressSelect.v(23): truncated value with size 16 to match size of target (10)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666980 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 AddressSelect.v(24) " "Verilog HDL assignment warning at AddressSelect.v(24): truncated value with size 16 to match size of target (9)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666980 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 7 AddressSelect.v(25) " "Verilog HDL assignment warning at AddressSelect.v(25): truncated value with size 16 to match size of target (7)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666980 "|Main|memoryDecoder:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 AddressSelect.v(26) " "Verilog HDL assignment warning at AddressSelect.v(26): truncated value with size 16 to match size of target (4)" {  } { { "AddressSelect.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressSelect.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586714666980 "|Main|memoryDecoder:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_cpu01 wb_cpu01:inst " "Elaborating entity \"wb_cpu01\" for hierarchy \"wb_cpu01:inst\"" {  } { { "Main.bdf" "inst" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 184 544 752 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_alu wb_cpu01.vhd(88) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(88): object \"test_alu\" assigned a value but never read" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586714666982 "|Main|wb_cpu01:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_cc wb_cpu01.vhd(89) " "Verilog HDL or VHDL warning at wb_cpu01.vhd(89): object \"test_cc\" assigned a value but never read" {  } { { "System6801/cpu01/wb_cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586714666982 "|Main|wb_cpu01:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu01 wb_cpu01:inst\|cpu01:cpu0 " "Elaborating entity \"cpu01\" for hierarchy \"wb_cpu01:inst\|cpu01:cpu0\"" {  } { { "System6801/cpu01/wb_cpu01.vhd" "cpu0" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/wb_cpu01.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataEnable dataEnable:inst14 " "Elaborating entity \"dataEnable\" for hierarchy \"dataEnable:inst14\"" {  } { { "Main.bdf" "inst14" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 456 864 1088 536 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714666992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ET3400_ROM ET3400_ROM:inst11 " "Elaborating entity \"ET3400_ROM\" for hierarchy \"ET3400_ROM:inst11\"" {  } { { "Main.bdf" "inst11" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 472 544 760 616 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\"" {  } { { "ET3400_ROM.v" "altsyncram_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\"" {  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ET3400_ROM:inst11\|altsyncram:altsyncram_component " "Instantiated megafunction \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CPU_6801.mif " "Parameter \"init_file\" = \"CPU_6801.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667053 ""}  } { { "ET3400_ROM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_ROM.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586714667053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m071 " "Found entity 1: altsyncram_m071" {  } { { "db/altsyncram_m071.tdf" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_m071.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714667118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714667118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m071 ET3400_ROM:inst11\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated " "Elaborating entity \"altsyncram_m071\" for hierarchy \"ET3400_ROM:inst11\|altsyncram:altsyncram_component\|altsyncram_m071:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ET3400_RAM ET3400_RAM:inst16 " "Elaborating entity \"ET3400_RAM\" for hierarchy \"ET3400_RAM:inst16\"" {  } { { "Main.bdf" "inst16" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 312 888 1104 456 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\"" {  } { { "ET3400_RAM.v" "altsyncram_component" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\"" {  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ET3400_RAM:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586714667144 ""}  } { { "ET3400_RAM.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/ET3400_RAM.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586714667144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4d1 " "Found entity 1: altsyncram_r4d1" {  } { { "db/altsyncram_r4d1.tdf" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/altsyncram_r4d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586714667200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714667200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4d1 ET3400_RAM:inst16\|altsyncram:altsyncram_component\|altsyncram_r4d1:auto_generated " "Elaborating entity \"altsyncram_r4d1\" for hierarchy \"ET3400_RAM:inst16\|altsyncram:altsyncram_component\|altsyncram_r4d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardEmulator KeyboardEmulator:inst2 " "Elaborating entity \"KeyboardEmulator\" for hierarchy \"KeyboardEmulator:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 1016 328 584 1128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16ndmux 16ndmux:inst30 " "Elaborating entity \"16ndmux\" for hierarchy \"16ndmux:inst30\"" {  } { { "Main.bdf" "inst30" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 488 -640 -536 776 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "16ndmux:inst30 " "Elaborated megafunction instantiation \"16ndmux:inst30\"" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 488 -640 -536 776 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714667227 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector25\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector25\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector26\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector26\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector27\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector27\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector28\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector28\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector29\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector29\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector30\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector30\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector31\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector31\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector32\" " "Converted tri-state node feeding \"wb_cpu01:inst\|cpu01:cpu0\|Selector32\" into a selector" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 288 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1586714667522 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1586714667522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[6\] " "Latch AddressableLatch:inst23\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668606 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[5\] " "Latch AddressableLatch:inst23\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668606 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[4\] " "Latch AddressableLatch:inst23\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[3\] " "Latch AddressableLatch:inst23\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[2\] " "Latch AddressableLatch:inst23\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[1\] " "Latch AddressableLatch:inst23\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[0\] " "Latch AddressableLatch:inst23\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst23\|Q\[7\] " "Latch AddressableLatch:inst23\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[6\] " "Latch AddressableLatch:inst22\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[5\] " "Latch AddressableLatch:inst22\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[4\] " "Latch AddressableLatch:inst22\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668607 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[3\] " "Latch AddressableLatch:inst22\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[2\] " "Latch AddressableLatch:inst22\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[1\] " "Latch AddressableLatch:inst22\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[0\] " "Latch AddressableLatch:inst22\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst22\|Q\[7\] " "Latch AddressableLatch:inst22\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[6\] " "Latch AddressableLatch:inst21\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[5\] " "Latch AddressableLatch:inst21\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[4\] " "Latch AddressableLatch:inst21\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[3\] " "Latch AddressableLatch:inst21\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[2\] " "Latch AddressableLatch:inst21\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[1\] " "Latch AddressableLatch:inst21\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668608 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[0\] " "Latch AddressableLatch:inst21\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst21\|Q\[7\] " "Latch AddressableLatch:inst21\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[6\] " "Latch AddressableLatch:inst25\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[5\] " "Latch AddressableLatch:inst25\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[4\] " "Latch AddressableLatch:inst25\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[3\] " "Latch AddressableLatch:inst25\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[2\] " "Latch AddressableLatch:inst25\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[1\] " "Latch AddressableLatch:inst25\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[0\] " "Latch AddressableLatch:inst25\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst25\|Q\[7\] " "Latch AddressableLatch:inst25\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668609 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[6\] " "Latch AddressableLatch:inst24\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[5\] " "Latch AddressableLatch:inst24\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[4\] " "Latch AddressableLatch:inst24\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[3\] " "Latch AddressableLatch:inst24\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[2\] " "Latch AddressableLatch:inst24\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[1\] " "Latch AddressableLatch:inst24\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[0\] " "Latch AddressableLatch:inst24\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst24\|Q\[7\] " "Latch AddressableLatch:inst24\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[6\] " "Latch AddressableLatch:inst26\|Q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668610 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[5\] " "Latch AddressableLatch:inst26\|Q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[4\] " "Latch AddressableLatch:inst26\|Q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[3\] " "Latch AddressableLatch:inst26\|Q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[2\] " "Latch AddressableLatch:inst26\|Q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[1\] " "Latch AddressableLatch:inst26\|Q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[0\] " "Latch AddressableLatch:inst26\|Q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AddressableLatch:inst26\|Q\[7\] " "Latch AddressableLatch:inst26\|Q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA wb_cpu01:inst\|cpu01:cpu0\|pc\[8\] " "Ports D and ENA on the latch are fed by the same signal wb_cpu01:inst\|cpu01:cpu0\|pc\[8\]" {  } { { "System6801/cpu01/cpu01.vhd" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/System6801/cpu01/cpu01.vhd" 303 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1586714668611 ""}  } { { "AddressableLatch.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/AddressableLatch.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1586714668611 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 752 1000 1176 768 "LEDR\[9\]" "" } { 784 1000 1176 800 "LEDR\[8\]" "" } { 824 1000 1176 840 "LEDR\[7\]" "" } { 864 1000 1176 880 "LEDR\[6\]" "" } { 1040 856 1032 1056 "LEDR\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1586714673591 "|Main|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1586714673591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586714673724 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1586714675532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586714675852 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586714675852 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 96 56 232 112 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1586714676019 "|Main|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1586714676019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1330 " "Implemented 1330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586714676019 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586714676019 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1244 " "Implemented 1244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586714676019 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1586714676019 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1586714676019 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586714676019 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586714676085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:04:36 2020 " "Processing ended: Sun Apr 12 14:04:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586714676085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586714676085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586714676085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586714676085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1586714677437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586714677442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:04:37 2020 " "Processing started: Sun Apr 12 14:04:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586714677442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1586714677442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_6801 -c CPU_6801 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_6801 -c CPU_6801" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1586714677442 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1586714677582 ""}
{ "Info" "0" "" "Project  = CPU_6801" {  } {  } 0 0 "Project  = CPU_6801" 0 0 "Fitter" 0 0 1586714677583 ""}
{ "Info" "0" "" "Revision = CPU_6801" {  } {  } 0 0 "Revision = CPU_6801" 0 0 "Fitter" 0 0 1586714677583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1586714677716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1586714677717 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_6801 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CPU_6801\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1586714677734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586714677781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1586714677781 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1586714677849 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1586714677849 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[2\] 8 5 180 6250 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 180 degrees (6250 ps) for CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1586714677849 ""}  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1586714677849 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1586714678015 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1586714678194 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1586714678194 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 2565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1586714678200 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1586714678200 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1586714678201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1586714678201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1586714678201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1586714678201 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1586714678203 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1586714678314 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1586714679290 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU_6801.SDC " "Reading SDC File: 'CPU_6801.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1586714679291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_6801.sdc 9 ADC_CLK_10 port " "Ignored filter at CPU_6801.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586714679296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU_6801.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at CPU_6801.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586714679296 ""}  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586714679296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_6801.sdc 11 MAX10_CLK2_50 port " "Ignored filter at CPU_6801.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1586714679296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU_6801.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at CPU_6801.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586714679297 ""}  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1586714679297 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714679298 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714679298 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -phase 180.00 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -phase 180.00 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714679298 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1586714679298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1586714679298 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1586714679309 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1586714679310 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  12.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  12.500 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1586714679310 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1586714679310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586714679416 ""}  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586714679416 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586714679417 ""}  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586714679417 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node CPUClock:inst3\|altpll:altpll_component\|CPUClock_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1586714679417 ""}  } { { "db/cpuclock_altpll.v" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/db/cpuclock_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1586714679417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1586714679939 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1586714679940 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1586714679940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586714679942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1586714679943 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1586714679945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1586714679945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1586714679946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1586714680016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1586714680017 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1586714680017 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[10\] " "Node \"GPIOGPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[11\] " "Node \"GPIOGPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[12\] " "Node \"GPIOGPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[13\] " "Node \"GPIOGPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[14\] " "Node \"GPIOGPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[15\] " "Node \"GPIOGPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[16\] " "Node \"GPIOGPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[17\] " "Node \"GPIOGPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[18\] " "Node \"GPIOGPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[19\] " "Node \"GPIOGPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[20\] " "Node \"GPIOGPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[21\] " "Node \"GPIOGPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[22\] " "Node \"GPIOGPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[23\] " "Node \"GPIOGPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[24\] " "Node \"GPIOGPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[25\] " "Node \"GPIOGPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[26\] " "Node \"GPIOGPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[27\] " "Node \"GPIOGPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[28\] " "Node \"GPIOGPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[29\] " "Node \"GPIOGPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[30\] " "Node \"GPIOGPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[31\] " "Node \"GPIOGPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[32\] " "Node \"GPIOGPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[33\] " "Node \"GPIOGPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[34\] " "Node \"GPIOGPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[35\] " "Node \"GPIOGPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[8\] " "Node \"GPIOGPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOGPIO\[9\] " "Node \"GPIOGPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1586714680197 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1586714680197 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586714680201 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1586714680212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1586714681664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586714681911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1586714681946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1586714686557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586714686557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1586714687422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1586714690157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1586714690157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1586714694913 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1586714694913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1586714694913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586714694918 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1586714695150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586714695168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586714695843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1586714695843 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1586714696750 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1586714697591 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1586714697965 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 96 56 232 112 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 96 56 232 112 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { -72 -144 32 -56 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO_I\[0\] 3.3-V LVTTL V8 " "Pin GPIOGPIO_I\[0\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO_I[0] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO_I\[0\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 912 16 200 928 "GPIOGPIO_I" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO_I\[2\] 3.3-V LVTTL V7 " "Pin GPIOGPIO_I\[2\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO_I[2] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO_I\[2\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 912 16 200 928 "GPIOGPIO_I" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO_I\[1\] 3.3-V LVTTL W8 " "Pin GPIOGPIO_I\[1\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO_I[1] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO_I\[1\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 912 16 200 928 "GPIOGPIO_I" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO_I\[3\] 3.3-V LVTTL W7 " "Pin GPIOGPIO_I\[3\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO_I[3] } } } { "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO_I\[3\]" } } } } { "Main.bdf" "" { Schematic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/Main.bdf" { { 912 16 200 928 "GPIOGPIO_I" "" } } } } { "temporary_test_loc" "" { Generic "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1586714697978 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1586714697978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.fit.smsg " "Generated suppressed messages file F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1586714698111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 126 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6282 " "Peak virtual memory: 6282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586714698886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:04:58 2020 " "Processing ended: Sun Apr 12 14:04:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586714698886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586714698886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586714698886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1586714698886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1586714700035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586714700039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:04:59 2020 " "Processing started: Sun Apr 12 14:04:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586714700039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1586714700039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_6801 -c CPU_6801 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_6801 -c CPU_6801" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1586714700039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1586714700409 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1586714702160 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1586714702312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586714703279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:05:03 2020 " "Processing ended: Sun Apr 12 14:05:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586714703279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586714703279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586714703279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1586714703279 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1586714703925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1586714704596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586714704601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 12 14:05:04 2020 " "Processing started: Sun Apr 12 14:05:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586714704601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1586714704601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_6801 -c CPU_6801 " "Command: quartus_sta CPU_6801 -c CPU_6801" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1586714704601 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1586714704723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1586714704966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1586714704966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714705011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714705011 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "The Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1586714705296 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU_6801.SDC " "Reading SDC File: 'CPU_6801.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1586714705346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_6801.sdc 9 ADC_CLK_10 port " "Ignored filter at CPU_6801.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586714705349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU_6801.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at CPU_6801.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586714705350 ""}  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586714705350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "CPU_6801.sdc 11 MAX10_CLK2_50 port " "Ignored filter at CPU_6801.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1586714705351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock CPU_6801.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at CPU_6801.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1586714705351 ""}  } { { "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" "" { Text "F:/DE10-Lite/Tools/SystemBuilder/CodeGenerated/DE10_LITE/CPU_6801/CPU_6801.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1586714705351 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714705351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714705351 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -phase 180.00 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -phase 180.00 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1586714705351 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714705351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1586714705351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714705367 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1586714705368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1586714705384 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1586714705400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.014 " "Worst-case setup slack is 0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.014               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.827               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.827               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.153               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.153               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714705415 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586714705422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.003 " "Worst-case hold slack is -0.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.003              -0.003 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.003              -0.003 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.206               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.307               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.307               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714705429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714705438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714705445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.859 " "Worst-case minimum pulse width slack is 4.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.859               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.859               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.945               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.945               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.801               0.000 MAX10_CLK1_50  " "    9.801               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.259               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.259               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714705452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714705452 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.512 ns " "Worst Case Available Settling Time: 15.512 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714705466 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714705466 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586714705476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1586714705503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1586714706561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714706752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.548 " "Worst-case setup slack is 0.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.548               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.254               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.254               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.399               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.399               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714706785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.070               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.214               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.143               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    8.143               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714706800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714706809 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714706817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.938 " "Worst-case minimum pulse width slack is 4.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.938               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.938               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.962               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.962               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 MAX10_CLK1_50  " "    9.736               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.228               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.228               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714706825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714706825 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.268 ns " "Worst Case Available Settling Time: 16.268 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714706839 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714706839 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1586714706850 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714707088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.546 " "Worst-case setup slack is 3.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.546               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.546               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.781               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.781               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.870               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.870               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714707104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1586714707111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.171 " "Worst-case hold slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.302 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.171              -0.302 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.043               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.150               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.150               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714707119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714707135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1586714707144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.546 " "Worst-case minimum pulse width slack is 5.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.546               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.546               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.973               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.973               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.523               0.000 MAX10_CLK1_50  " "    9.523               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.227               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.227               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1586714707152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1586714707152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.615 ns " "Worst Case Available Settling Time: 20.615 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1586714707165 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1586714707165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586714708296 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1586714708298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586714708426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 12 14:05:08 2020 " "Processing ended: Sun Apr 12 14:05:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586714708426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586714708426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586714708426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586714708426 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 260 s " "Quartus Prime Full Compilation was successful. 0 errors, 260 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1586714709160 ""}
