{
  "processor": "NS32016",
  "year": 1982,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 6.0,
    "transistors": 60000,
    "technology": "NMOS",
    "package": "48-pin DIP"
  },
  "timing": {
    "cycles_per_instruction_range": [
      3,
      100
    ],
    "typical_cpi": 12.0
  },
  "validated_performance": {
    "ips_min": 400000,
    "ips_max": 900000,
    "mips_typical": 0.4
  },
  "notes": "National Semi 32-bit CISC with orthogonal ISA",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 12.0,
    "expected_ipc": 0.0833,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 11.64,
    "cpi_error_percent": 3.0,
    "ipc_error_percent": 3.0,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with cross-validation",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "instruction_timing_tests": [
    {
      "instruction": "ADDD (Add Double)",
      "addressing_mode": "Register",
      "expected_cycles": 7,
      "model_category": "register_ops",
      "model_cycles": 8,
      "source": "NS32016 datasheet",
      "notes": "32-bit register addition"
    },
    {
      "instruction": "MOVD (Move Double)",
      "addressing_mode": "Register",
      "expected_cycles": 6,
      "model_category": "register_ops",
      "model_cycles": 8,
      "source": "NS32016 datasheet",
      "notes": "32-bit register move"
    },
    {
      "instruction": "SUBD (Subtract Double)",
      "addressing_mode": "Register",
      "expected_cycles": 7,
      "model_category": "register_ops",
      "model_cycles": 8,
      "source": "NS32016 datasheet",
      "notes": "32-bit register subtract"
    },
    {
      "instruction": "CMPD (Compare Double)",
      "addressing_mode": "Register",
      "expected_cycles": 6,
      "model_category": "register_ops",
      "model_cycles": 8,
      "source": "NS32016 datasheet",
      "notes": "32-bit register compare"
    },
    {
      "instruction": "ADDD (Add Immediate)",
      "addressing_mode": "Immediate",
      "expected_cycles": 10,
      "model_category": "immediate",
      "model_cycles": 10,
      "source": "NS32016 datasheet",
      "notes": "Add 32-bit immediate"
    },
    {
      "instruction": "MOVQD (Move Quick)",
      "addressing_mode": "Immediate short",
      "expected_cycles": 8,
      "model_category": "immediate",
      "model_cycles": 10,
      "source": "NS32016 datasheet",
      "notes": "Move 4-bit sign-extended immediate"
    },
    {
      "instruction": "MOVD (Load)",
      "addressing_mode": "Memory",
      "expected_cycles": 15,
      "model_category": "memory_read",
      "model_cycles": 14,
      "source": "NS32016 datasheet",
      "notes": "Load 32-bit from memory (16-bit bus)"
    },
    {
      "instruction": "MOVB (Load Byte)",
      "addressing_mode": "Memory",
      "expected_cycles": 11,
      "model_category": "memory_read",
      "model_cycles": 14,
      "source": "NS32016 datasheet",
      "notes": "Load 8-bit from memory"
    },
    {
      "instruction": "MOVD (Store)",
      "addressing_mode": "Memory",
      "expected_cycles": 14,
      "model_category": "memory_write",
      "model_cycles": 14,
      "source": "NS32016 datasheet",
      "notes": "Store 32-bit to memory (2 bus cycles)"
    },
    {
      "instruction": "MOVW (Store Word)",
      "addressing_mode": "Memory",
      "expected_cycles": 12,
      "model_category": "memory_write",
      "model_cycles": 14,
      "source": "NS32016 datasheet",
      "notes": "Store 16-bit to memory"
    },
    {
      "instruction": "BR (Branch)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 10,
      "model_category": "branch",
      "model_cycles": 12,
      "source": "NS32016 datasheet",
      "notes": "Unconditional branch"
    },
    {
      "instruction": "Bcc (Conditional Branch)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 12,
      "model_category": "branch",
      "model_cycles": 12,
      "source": "NS32016 datasheet",
      "notes": "Conditional branch taken"
    },
    {
      "instruction": "BSR (Branch to Subroutine)",
      "addressing_mode": "PC-relative",
      "expected_cycles": 18,
      "model_category": "call_return",
      "model_cycles": 18,
      "source": "NS32016 datasheet",
      "notes": "Call subroutine"
    },
    {
      "instruction": "RET (Return)",
      "addressing_mode": "Stack",
      "expected_cycles": 16,
      "model_category": "call_return",
      "model_cycles": 18,
      "source": "NS32016 datasheet",
      "notes": "Return from subroutine"
    },
    {
      "instruction": "MOVMD (Move Multiple)",
      "addressing_mode": "Memory-to-memory",
      "expected_cycles": 20,
      "model_category": "complex",
      "model_cycles": 18,
      "source": "NS32016 datasheet",
      "notes": "Block move - per doubleword"
    }
  ],
  "cross_validation": {
    "family_comparison": {
      "ns32032": {
        "relationship": "Enhanced successor",
        "expected_improvement": "15-20% faster due to 32-bit bus",
        "cpi_ratio_expected": 1.2,
        "cpi_ratio_actual": 1.146,
        "notes": "NS32032 has full 32-bit external data bus"
      }
    },
    "era_comparison": {
      "motorola_68000": {
        "relationship": "Contemporary 32-bit",
        "cpi_ratio_expected": 1.5,
        "notes": "68000 had simpler microcode, better performance"
      },
      "intel_80286": {
        "relationship": "Contemporary 16-bit",
        "cpi_ratio_expected": 2.0,
        "notes": "80286 had pipelining, better CPI"
      }
    },
    "architecture_notes": {
      "unique_features": [
        "Orthogonal instruction set - any addressing mode with any instruction",
        "Variable-length instructions (1-23 bytes)",
        "8 general-purpose 32-bit registers",
        "Demand-paged virtual memory support",
        "16-bit external data bus (32-bit internal)"
      ],
      "performance_implications": [
        "16-bit external bus causes 2-cycle memory access for 32-bit data",
        "Complex microcode for orthogonal addressing hurts CPI",
        "Variable-length instructions add decode overhead",
        "Orthogonality improves code density"
      ]
    },
    "validation_methodology": {
      "sources": [
        "NS32016 Databook (1982)",
        "National Semiconductor Application Notes"
      ],
      "confidence_level": "High",
      "cross_validated_date": "2026-01-28"
    }
  }
}