<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/nuc1xx/chip/nuc_clk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_ad16e8ea236d808b04eaa6470aec3de2.html">nuc1xx</a></li><li class="navelem"><a class="el" href="dir_2dd6f5be6c2afc48f649f3cd32eccb14.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">nuc_clk.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/nuc1xx/chip/nuc_clk.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2013 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_CLK_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_CLK_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;chip.h&quot;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Well-known clock frequencies *************************************************************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define NUC_INTHI_FREQUENCY        22118400</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_INTLO_FREQUENCY        10000</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/* Register offsets *************************************************************************/</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define NUC_CLK_PWRCON_OFFSET      0x0000 </span><span class="comment">/* System power down control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_AHBCLK_OFFSET      0x0004 </span><span class="comment">/* AHB devices clock enable control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_APBCLK_OFFSET      0x0008 </span><span class="comment">/* APB devices clock enable control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSTATUS_OFFSET   0x000c </span><span class="comment">/* Clock status monitor register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL0_OFFSET     0x0010 </span><span class="comment">/* Clock source select control register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL1_OFFSET     0x0014 </span><span class="comment">/* Clock source select control register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL2_OFFSET     0x001c </span><span class="comment">/* Clock source select control register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKDIV_OFFSET      0x0018 </span><span class="comment">/* Clock divider number register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_PLLCON_OFFSET      0x0020 </span><span class="comment">/* PLL control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_FRQDIV_OFFSET      0x0024 </span><span class="comment">/* Frequency divider control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* Register addresses ***********************************************************************/</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define NUC_CLK_PWRCON             (NUC_CLK_BASE+NUC_CLK_PWRCON_OFFSET)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_AHBCLK             (NUC_CLK_BASE+NUC_CLK_AHBCLK_OFFSET)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_APBCLK             (NUC_CLK_BASE+NUC_CLK_APBCLK_OFFSET)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSTATUS          (NUC_CLK_BASE+NUC_CLK_CLKSTATUS_OFFSET)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL0            (NUC_CLK_BASE+NUC_CLK_CLKSEL0_OFFSET)</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL1            (NUC_CLK_BASE+NUC_CLK_CLKSEL1_OFFSET)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKSEL2            (NUC_CLK_BASE+NUC_CLK_CLKSEL2_OFFSET)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_CLKDIV             (NUC_CLK_BASE+NUC_CLK_CLKDIV_OFFSET)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_PLLCON             (NUC_CLK_BASE+NUC_CLK_PLLCON_OFFSET)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define NUC_CLK_FRQDIV             (NUC_CLK_BASE+NUC_CLK_FRQDIV_OFFSET)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/* Register bit-field definitions ***********************************************************/</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* System power down control register */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define CLK_PWRCON_XTL12M_EN       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  External 4~24 mhz high speed crystal enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_XTL32K_EN       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  External 32.768 khz low speed crystal enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_OSC22M_EN       (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Internal 22.1184 MHz high speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_OSC10K_EN       (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Internal 10KHz low speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_PD_WU_DLY       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Enable the wake-up delay counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_PD_WU_INT_EN    (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Power down mode wake-up interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_PD_WU_STS       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Power down mode wake-up interrupt status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_PWR_DOWN_EN     (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  System power down enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PWRCON_PD_WAIT_CPU     (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Power down entry condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* AHB devices clock enable control register */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define CLK_AHBCLK_PDMA_EN         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  PDMA acontroller clock enable control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_AHBCLK_ISP_EN          (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  FLASH ISPO controller clock enable control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_AHBCLK_EBI_EN          (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  EBI controller clock enable control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* APB devices clock enable control register */</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define CLK_APBCLK_WDT_EN          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Watchdog time clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_RTC_EN          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  Real time clock clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_TMR0_EN         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Timer0 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_TMR1_EN         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Timer1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_TMR2_EN         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Timer2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_TMR3_EN         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Timer3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_FDIV_EN         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  Frequency divider output clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_I2C0_EN         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  I2C0 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_I2C1_EN         (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  I2C1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_SPI0_EN         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI0 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_SPI1_EN         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: SPI1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_SPI2_EN         (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_SPI3_EN         (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI3 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_UART0_EN        (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: UART0 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_UART1_EN        (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: UART1 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_UART2_EN        (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: UART2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_PWM01_EN        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: PWM_01 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_PWM23_EN        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: PWM_23 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_PWM45_EN        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: PWM_45 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_PWM67_EN        (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: PWM_67 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_USBD_EN         (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: USB 2.0 FS device controller clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_ADC_EN          (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Analog-digital-converter clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_I2S_EN          (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: I2S clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_ACMP_EN         (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Analog comparator clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_APBCLK_PS2_EN          (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: PS/2 clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Clock status monitor register */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_XTL12M_STB   (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  External 4~24 mhz high speed crystal</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">                                              *         clock source stable flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSTATUS_STL32K_STB   (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  External 32.768 kHz low speed crystal</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">                                              *         clock source stable flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSTATUS_PLL_STB      (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Internal PLL clock source stable flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSTATUS_OSC10K_STB   (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  Internal 10kHz low speed clock source</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">                                              *         stable flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSTATUS_OSC22M_STB   (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  Internal 22.1184MHz high speed</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">                                              *         osciallator clock source stable flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL  (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  Clock switching fail flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* Clock source select control register 0 */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_SHIFT   (0)       </span><span class="comment">/* Bits 0-2: HCLK clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_MASK    (7 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_HCLK_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_HCLK_S_XTALLO    (1 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_HCLK_S_PLL       (2 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT) </span><span class="comment">/* PLL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_HCLK_S_INTLO     (3 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT) </span><span class="comment">/* Internal low speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_HCLK_S_INTHI     (7 &lt;&lt; CLK_CLKSEL0_HCLK_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL0_STCLK_S_SHIFT  (3)       </span><span class="comment">/* Bits 3-5: Cortex M0 Systick clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL0_STCLK_S_MASK   (7 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_STCLK_S_XTALHI   (0 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_STCLK_S_XTALLO   (1 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_STCLK_S_XTALDIV2 (2 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT) </span><span class="comment">/* High speed XTAL clock/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_STCLK_S_HCLKDIV2 (3 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT) </span><span class="comment">/* HCLK/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL0_STCLK_S_INTDIV2  (7 &lt;&lt; CLK_CLKSEL0_STCLK_S_SHIFT) </span><span class="comment">/* Internal high speed clock/2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* Clock source select control register 1 */</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDT_S_SHIFT    (0)       </span><span class="comment">/* Bits 0-1: Watchdog timer clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_WDT_S_MASK     (3 &lt;&lt; CLK_CLKSEL1_WDT_S_SHIFT)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_ADC_S_HCLKDIV    (2 &lt;&lt; CLK_CLKSEL1_WDT_S_SHIFT) </span><span class="comment">/* HCLK / 2048 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_ADC_S_INTLO      (3 &lt;&lt; CLK_CLKSEL1_WDT_S_SHIFT) </span><span class="comment">/* Internal low speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_SHIFT    (2)       </span><span class="comment">/* Bits 2-3: ADC clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_MASK     (3 &lt;&lt; CLK_CLKSEL1_ADC_S_SHIFT)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_ADC_S_XTALHI     (0 &lt;&lt; CLK_CLKSEL1_ADC_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_ADC_S_PLL        (1 &lt;&lt; CLK_CLKSEL1_ADC_S_SHIFT) </span><span class="comment">/* PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_ADC_S_INTHI      (3 &lt;&lt; CLK_CLKSEL1_ADC_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_SHIFT   (8)       </span><span class="comment">/* Bits 8-10: Timer0 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_MASK    (7 &lt;&lt; CLK_CLKSEL1_TMR0_S_SHIFT)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR0_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL1_TMR0_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR0_S_XTALLO    (1 &lt;&lt; CLK_CLKSEL1_TMR0_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR0_S_HCLK      (2 &lt;&lt; CLK_CLKSEL1_TMR0_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR0_S_INTHI     (7 &lt;&lt; CLK_CLKSEL1_TMR0_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_SHIFT   (12)      </span><span class="comment">/* Bits 12-14: Timer1 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_MASK    (7 &lt;&lt; CLK_CLKSEL1_TMR1_S_SHIFT)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR1_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL1_TMR1_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR1_S_XTALLO    (1 &lt;&lt; CLK_CLKSEL1_TMR1_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR1_S_HCLK      (2 &lt;&lt; CLK_CLKSEL1_TMR1_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR1_S_INTHI     (7 &lt;&lt; CLK_CLKSEL1_TMR1_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR2_S_SHIFT   (16)      </span><span class="comment">/* Bits 16-18: Timer2 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR2_S_MASK    (7 &lt;&lt; CLK_CLKSEL1_TMR2_S_SHIFT)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR2_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL1_TMR2_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR2_S_XTALLO    (1 &lt;&lt; CLK_CLKSEL1_TMR2_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR2_S_HCLK      (2 &lt;&lt; CLK_CLKSEL1_TMR2_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR2_S_INTHI     (7 &lt;&lt; CLK_CLKSEL1_TMR2_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR3_S_SHIFT   (20)      </span><span class="comment">/* Bits 20-22: Timer3 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_TMR3_S_MASK    (7 &lt;&lt; CLK_CLKSEL1_TMR3_S_SHIFT)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR3_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL1_TMR3_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR3_S_XTALLO    (1 &lt;&lt; CLK_CLKSEL1_TMR3_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR3_S_HCLK      (2 &lt;&lt; CLK_CLKSEL1_TMR3_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_TMR3_S_INTHI     (7 &lt;&lt; CLK_CLKSEL1_TMR3_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_SHIFT   (24)      </span><span class="comment">/* Bits 24-25: UART clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_MASK    (3 &lt;&lt; CLK_CLKSEL1_UART_S_SHIFT)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_UART_S_XTALHI    (0 &lt;&lt; CLK_CLKSEL1_UART_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_UART_S_PLL       (1 &lt;&lt; CLK_CLKSEL1_UART_S_SHIFT) </span><span class="comment">/* PLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_UART_S_INTHI     (3 &lt;&lt; CLK_CLKSEL1_UART_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_PWM01_S_SHIFT  (28)      </span><span class="comment">/* Bits 28-29: PWM0 and PWM1 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_PWM01_S_MASK   (3 &lt;&lt; CLK_CLKSEL1_PWM01_S_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM01_S_XTALHI   (0 &lt;&lt; CLK_CLKSEL1_PWM01_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM01_S_XTALLO   (1 &lt;&lt; CLK_CLKSEL1_PWM01_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM01_S_HCLK     (2 &lt;&lt; CLK_CLKSEL1_PWM01_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM01_S_INTHI    (3 &lt;&lt; CLK_CLKSEL1_PWM01_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_PWM23_S_SHIFT  (30)      </span><span class="comment">/* Bits 30-31: PWM2 and PWM3 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL1_PWM23_S_MASK   (3 &lt;&lt; CLK_CLKSEL1_PWM23_S_SHIFT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM23_S_XTALHI   (0 &lt;&lt; CLK_CLKSEL1_PWM23_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM23_S_XTALLO   (1 &lt;&lt; CLK_CLKSEL1_PWM23_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM23_S_HCLK     (2 &lt;&lt; CLK_CLKSEL1_PWM23_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM23_S_INTHI    (3 &lt;&lt; CLK_CLKSEL1_PWM23_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* Clock source select control register 2 */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_I2S_S_SHIFT    (0)       </span><span class="comment">/* Bits 0-1: I2S clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_I2S_S_MASK     (3 &lt;&lt; CLK_CLKSEL2_I2S_S_SHIFT)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_I2S_S_XTALHI     (0 &lt;&lt; CLK_CLKSEL2_I2S_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_I2S_S_XTALLO     (1 &lt;&lt; CLK_CLKSEL2_I2S_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_I2S_S_HCLK       (2 &lt;&lt; CLK_CLKSEL2_I2S_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_I2S_S_INTHI      (3 &lt;&lt; CLK_CLKSEL2_I2S_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_SHIFT (2)       </span><span class="comment">/* Bits 2-3: Frequency divider clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_MASK  (3 &lt;&lt; CLK_CLKSEL2_FRQDIV_S_SHIFT)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_FRQDIV_S_XTALHI  (0 &lt;&lt; CLK_CLKSEL2_FRQDIV_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_FRQDIV_S_XTALLO  (1 &lt;&lt; CLK_CLKSEL2_FRQDIV_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_FRQDIV_S_HCLK    (2 &lt;&lt; CLK_CLKSEL2_FRQDIV_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_PWM45_S_SHIFT  (4)       </span><span class="comment">/* Bits 4-5: PWM4 and PWM5 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_PWM45_S_MASK   (3 &lt;&lt; CLK_CLKSEL2_PWM45_S_SHIFT)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM45_S_XTALHI   (0 &lt;&lt; CLK_CLKSEL2_PWM45_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM45_S_XTALLO   (1 &lt;&lt; CLK_CLKSEL2_PWM45_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM45_S_HCLK     (2 &lt;&lt; CLK_CLKSEL2_PWM45_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM45_S_INTHI    (3 &lt;&lt; CLK_CLKSEL2_PWM45_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_PWM67_S_SHIFT  (6)       </span><span class="comment">/* Bits 6-7: PWM6 and PWM7 clock source select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKSEL2_PWM67_S_MASK   (3 &lt;&lt; CLK_CLKSEL2_PWM67_S_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM67_S_XTALHI   (0 &lt;&lt; CLK_CLKSEL2_PWM67_S_SHIFT) </span><span class="comment">/* High speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM67_S_XTALLO   (1 &lt;&lt; CLK_CLKSEL2_PWM67_S_SHIFT) </span><span class="comment">/* Low speed XTAL clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM67_S_HCLK     (2 &lt;&lt; CLK_CLKSEL2_PWM67_S_SHIFT) </span><span class="comment">/* HCLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKSEL1_PWM67_S_INTHI    (3 &lt;&lt; CLK_CLKSEL2_PWM67_S_SHIFT) </span><span class="comment">/* Internal high speed clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* Clock divider number register */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define CLK_CLKDIV_HCLK_N_SHIFT    (0) </span><span class="comment">/* Bits 0-3: HCLCK divide from clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_HCLK_N_MASK     (15 &lt;&lt; CLK_CLKDIV_HCLK_N_SHIFT)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKDIV_HCLK_N(n)     (((n)-1) &lt;&lt; CLK_CLKDIV_HCLK_N_SHIFT) </span><span class="comment">/* n=1..16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_USB_N_SHIFT     (4) </span><span class="comment">/* Bits 4-7: USBD divide from clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_USB_N_MASK      (15 &lt;&lt; CLK_CLKDIV_USB_N_SHIFT)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKDIV_USB_N(n)      (((n)-1) &lt;&lt; CLK_CLKDIV_USB_N_SHIFT) </span><span class="comment">/* n=1..16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_UART_N_SHIFT    (8) </span><span class="comment">/* Bits 8-11 UART divide from clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_UART_N_MASK     (15 &lt;&lt; CLK_CLKDIV_UART_N_SHIFT)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKDIV_UART_N(n)     (((n)-1) &lt;&lt; CLK_CLKDIV_UART_N_SHIFT) </span><span class="comment">/* n=1..16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_ADC_N_SHIFT     (16) </span><span class="comment">/* Bits 16-23: ADC divide from clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_CLKDIV_ADC_N_MASK      (255 &lt;&lt; CLK_CLKDIV_ADC_N_SHIFT)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_CLKDIV_ADC_N(n)      (((n)-1) &lt;&lt; CLK_CLKDIV_UART_N_SHIFT) </span><span class="comment">/* n=1..256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* PLL control register */</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define CLK_PLLCON_FB_DV_SHIFT     (0)       </span><span class="comment">/* Bits 0-8: PLL feedback divider control pins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_FB_DV_MASK      (0x1ff &lt;&lt; CLK_PLLCON_FB_DV_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_PLLCON_FB_DV(n)      ((n) &lt;&lt; CLK_PLLCON_FB_DV_SHIFT)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_IN_DV_SHIFT     (9)       </span><span class="comment">/* bits 9-13: PLL input divider control pins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_IN_DV_MASK      (0x1f &lt;&lt; CLK_PLLCON_IN_DV_SHIFT)</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_PLLCON_IN_DV(n)      ((n) &lt;&lt; CLK_PLLCON_IN_DV_SHIFT)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_OUT_DV_SHIFT    (14)      </span><span class="comment">/* Bits 14-15: PLL output divider control pins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_OUT_DV_MASK     (3 &lt;&lt; CLK_PLLCON_OUT_DV_SHIFT)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_PLLCON_OUT_DV(n)     ((n) &lt;&lt; CLK_PLLCON_OUT_DV_SHIFT)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_PD              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Power down mode  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_BP              (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: PLL bypass control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_OE              (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: PLL OE (FOUT enable) pin control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_PLLCON_PLL_SRC         (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: PLL source clock select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* Frequency divider control register */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define CLK_FRQDIV_FSEL_SHIFT      (0)       </span><span class="comment">/* Bits 0-3: Divider output frequency selection bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_FRQDIV_FSEL_MASK       (15 &lt;&lt; CLK_FRQDIV_FSEL_SHIFT)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CLK_FRQDIV_FSEL(n)       ((n) &lt;&lt; CLK_FRQDIV_FSEL_SHIFT) </span><span class="comment">/* fout = fin / (2^(n+1)) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CLK_FRQDIV_DIVIDER_EN      (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: Frequency divider enable bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> * Public Types</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * Public Data</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">/********************************************************************************************</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> * Public Functions</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"> ********************************************************************************************/</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_NUC1XX_CHIP_NUC_CLK_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
