
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity compuertas is
    Port ( a0, b0, a1, b1, a2, b2, a3, b3  : in  STD_LOGIC;
           F : out  STD_LOGIC);
end compuertas;

architecture flujo of compuertas is

begin

F <= (a0 or b0) and (a1 or b1) and (a2 or b2) and (a3 or b3);


end flujo;

