cosim.base=testbench.alta.unit.epl.port_ultb(1,3,1,9){verilog.rtl,csp,subcells,prs,java}:digital{verilog.rtl,csp,subcells,prs,java}
cosim.exceptions=testbench.alta.driver.portdriver.TB_EPL{verilog.rtl}
cosim.spec=testbench.alta.unit.epl.port_ultb(1,3,1,9){verilog.rtl,csp,subcells,prs,java-testbench.alta.driver.portdriver.TB_EPL{verilog.rtl}}:digital{verilog.rtl,csp,subcells,prs,java}
models.qsub_mem=0
platform=test
regress.qsub_mem=0
regress.test_feature=
test.exceptions=
testbench.tchk.scope=
topdir=.
