0.7
2020.2
Nov  8 2024
22:36:55
/media/sohail/sohails/verilog_examples/sem2/exp5/try1.sv,1752208687,systemVerilog,,,,$unit_try1_sv;inhertiance,,,,,,,,
