Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: TOP_ENTITY.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_ENTITY.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_ENTITY"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : TOP_ENTITY
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Namisslo_Koegler\HDL_Praktikum\SEV_SEG_MUX.vhd" into library work
Parsing entity <SEV_SEG_MUX>.
Parsing architecture <SEV_SEG_MUX_behave> of entity <sev_seg_mux>.
Parsing VHDL file "E:\Namisslo_Koegler\HDL_Praktikum\FREQ_DIVIDER.vhd" into library work
Parsing entity <FREQ_DIVIDER>.
Parsing architecture <FREQ_DIVIDER_BEHAVE> of entity <freq_divider>.
Parsing VHDL file "E:\Namisslo_Koegler\HDL_Praktikum\DEBOUNCE.vhd" into library work
Parsing entity <DEBOUNCE>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "E:\Namisslo_Koegler\HDL_Praktikum\CONTROL_UNIT.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <CONTROL_UNIT_BEHAVE> of entity <control_unit>.
Parsing VHDL file "E:\Namisslo_Koegler\HDL_Praktikum\TOP_ENTITY.vhf" into library work
Parsing entity <TOP_ENTITY>.
Parsing architecture <BEHAVIORAL> of entity <top_entity>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP_ENTITY> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CONTROL_UNIT> (architecture <CONTROL_UNIT_BEHAVE>) from library <work>.
INFO:HDLCompiler:679 - "E:\Namisslo_Koegler\HDL_Praktikum\CONTROL_UNIT.vhd" Line 160. Case statement is complete. others clause is never selected

Elaborating entity <FREQ_DIVIDER> (architecture <FREQ_DIVIDER_BEHAVE>) from library <work>.

Elaborating entity <SEV_SEG_MUX> (architecture <SEV_SEG_MUX_behave>) from library <work>.

Elaborating entity <DEBOUNCE> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP_ENTITY>.
    Related source file is "E:\Namisslo_Koegler\HDL_Praktikum\TOP_ENTITY.vhf".
INFO:Xst:3210 - "E:\Namisslo_Koegler\HDL_Praktikum\TOP_ENTITY.vhf" line 101: Output port <CLK_48_O> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TOP_ENTITY> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "E:\Namisslo_Koegler\HDL_Praktikum\CONTROL_UNIT.vhd".
    Found 8-bit register for signal <LED_I>.
    Found 5-bit register for signal <BCD_01_I>.
    Found 5-bit register for signal <BCD_02_I>.
    Found 5-bit register for signal <BCD_03_I>.
    Found 5-bit register for signal <BCD_04_I>.
    Found 8-bit register for signal <VOL>.
    Found 8-bit register for signal <SPEED_I>.
    Found 3-bit register for signal <CURRENT_STATE>.
    Found finite state machine <FSM_0> for signal <CURRENT_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 13                                             |
    | Clock              | CLK_I (rising_edge)                            |
    | Reset              | RESET_I (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <VOL[7]_GND_6_o_add_13_OUT> created at line 1241.
    Found 8-bit adder for signal <SPEED_I[7]_GND_6_o_add_27_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_6_o_GND_6_o_sub_31_OUT<7:0>> created at line 1308.
    WARNING:Xst:2404 -  FFs/Latches <DPS_I<1:4>> (without init value) have a constant value of 1 in block <CONTROL_UNIT>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <FREQ_DIVIDER>.
    Related source file is "E:\Namisslo_Koegler\HDL_Praktikum\FREQ_DIVIDER.vhd".
    Found 12-bit register for signal <INT_COUNT_48>.
    Found 1-bit register for signal <INT_48>.
    Found 7-bit register for signal <INT_COUNT_400>.
    Found 1-bit register for signal <INT_400>.
    Found 12-bit adder for signal <INT_COUNT_48[11]_GND_7_o_add_10_OUT> created at line 1241.
    Found 7-bit adder for signal <INT_COUNT_400[6]_GND_7_o_add_15_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <FREQ_DIVIDER> synthesized.

Synthesizing Unit <SEV_SEG_MUX>.
    Related source file is "E:\Namisslo_Koegler\HDL_Praktikum\SEV_SEG_MUX.vhd".
    Found 2-bit register for signal <INT_COUNT>.
    Found 2-bit adder for signal <INT_COUNT[1]_GND_8_o_add_0_OUT> created at line 1241.
    Found 4x4-bit Read Only RAM for signal <ANODE_O>
    Found 32x7-bit Read Only RAM for signal <INT_DSIPLAY>
    Found 1-bit 4-to-1 multiplexer for signal <DP_O> created at line 57.
    Found 1-bit 4-to-1 multiplexer for signal <INT_BCD<4>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <INT_BCD<3>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <INT_BCD<2>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <INT_BCD<1>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <INT_BCD<0>> created at line 63.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <SEV_SEG_MUX> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "E:\Namisslo_Koegler\HDL_Praktikum\DEBOUNCE.vhd".
    Found 5-bit register for signal <shift<1>>.
    Found 5-bit register for signal <shift<2>>.
    Found 5-bit register for signal <shift<3>>.
    Found 5-bit register for signal <shift<4>>.
    Found 5-bit register for signal <BUTTON_O>.
    Found 5-bit register for signal <shift<0>>.
    Summary:
	inferred  30 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <DEBOUNCE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 2-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit addsub                                          : 2
# Registers                                            : 18
 1-bit register                                        : 2
 12-bit register                                       : 1
 2-bit register                                        : 1
 5-bit register                                        : 10
 7-bit register                                        : 1
 8-bit register                                        : 3
# Multiplexers                                         : 19
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 6
 12-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <LED_I_1> in Unit <XLXI_1> is equivalent to the following 6 FFs/Latches, which will be removed : <LED_I_2> <LED_I_3> <LED_I_4> <LED_I_5> <LED_I_6> <LED_I_7> 
WARNING:Xst:1710 - FF/Latch <LED_I_1> (without init value) has a constant value of 0 in block <XLXI_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <LED_I<7:1>> (without init value) have a constant value of 0 in block <CONTROL_UNIT>.

Synthesizing (advanced) Unit <CONTROL_UNIT>.
The following registers are absorbed into counter <VOL>: 1 register on signal <VOL>.
The following registers are absorbed into counter <SPEED_I>: 1 register on signal <SPEED_I>.
Unit <CONTROL_UNIT> synthesized (advanced).

Synthesizing (advanced) Unit <FREQ_DIVIDER>.
The following registers are absorbed into counter <INT_COUNT_48>: 1 register on signal <INT_COUNT_48>.
The following registers are absorbed into counter <INT_COUNT_400>: 1 register on signal <INT_COUNT_400>.
Unit <FREQ_DIVIDER> synthesized (advanced).

Synthesizing (advanced) Unit <SEV_SEG_MUX>.
INFO:Xst:3231 - The small RAM <Mram_ANODE_O> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INT_COUNT>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ANODE_O>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_INT_DSIPLAY> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <INT_BCD>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <INT_DSIPLAY>   |          |
    -----------------------------------------------------------------------
Unit <SEV_SEG_MUX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 7-bit up counter                                      : 1
 8-bit updown counter                                  : 2
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_1/FSM_0> on signal <CURRENT_STATE[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 rec     | 001
 play    | 010
 volume  | 011
 reverse | 100
 speed   | 101
---------------------
INFO:Xst:2261 - The FF/Latch <BCD_03_I_2> in Unit <CONTROL_UNIT> is equivalent to the following FF/Latch, which will be removed : <BCD_03_I_3> 

Optimizing unit <TOP_ENTITY> ...

Optimizing unit <DEBOUNCE> ...

Optimizing unit <CONTROL_UNIT> ...

Optimizing unit <SEV_SEG_MUX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_ENTITY, actual ratio is 1.
FlipFlop XLXI_4/BUTTON_O_0 has been replicated 1 time(s)
FlipFlop XLXI_4/BUTTON_O_1 has been replicated 1 time(s)
FlipFlop XLXI_4/BUTTON_O_2 has been replicated 1 time(s)
FlipFlop XLXI_4/BUTTON_O_3 has been replicated 1 time(s)
FlipFlop XLXI_4/BUTTON_O_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP_ENTITY.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 177
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 11
#      LUT2                        : 10
#      LUT3                        : 20
#      LUT4                        : 12
#      LUT5                        : 22
#      LUT6                        : 42
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 97
#      FD                          : 13
#      FDE                         : 10
#      FDR                         : 16
#      FDRE                        : 50
#      FDS                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 6
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  18224     0%  
 Number of Slice LUTs:                  122  out of   9112     1%  
    Number used as Logic:               122  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    141
   Number with an unused Flip Flop:      45  out of    141    31%  
   Number with an unused LUT:            19  out of    141    13%  
   Number of fully used LUT-FF pairs:    77  out of    141    54%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_I                              | BUFGP                  | 97    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.402ns (Maximum Frequency: 227.182MHz)
   Minimum input arrival time before clock: 5.738ns
   Maximum output required time after clock: 7.460ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_I'
  Clock period: 4.402ns (frequency: 227.182MHz)
  Total number of paths / destination ports: 1204 / 141
-------------------------------------------------------------------------
Delay:               4.402ns (Levels of Logic = 10)
  Source:            XLXI_4/BUTTON_O_0 (FF)
  Destination:       XLXI_1/VOL_7 (FF)
  Source Clock:      clk_I rising
  Destination Clock: clk_I rising

  Data Path: XLXI_4/BUTTON_O_0 to XLXI_1/VOL_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.525   1.538  XLXI_4/BUTTON_O_0 (XLXI_4/BUTTON_O_0)
     LUT5:I2->O            2   0.235   0.725  XLXI_1/GND_6_o_SELECT_I[4]_equal_16_o<4>1 (XLXI_1/GND_6_o_SELECT_I[4]_equal_16_o_inv1_inv)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<0> (XLXI_1/Mcount_VOL_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<1> (XLXI_1/Mcount_VOL_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<2> (XLXI_1/Mcount_VOL_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<3> (XLXI_1/Mcount_VOL_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<4> (XLXI_1/Mcount_VOL_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  XLXI_1/Mcount_VOL_cy<5> (XLXI_1/Mcount_VOL_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  XLXI_1/Mcount_VOL_cy<6> (XLXI_1/Mcount_VOL_cy<6>)
     XORCY:CI->O           1   0.206   0.682  XLXI_1/Mcount_VOL_xor<7> (XLXI_1/Result<7>1)
     LUT3:I2->O            1   0.254   0.000  XLXI_1/VOL_7_dpot (XLXI_1/VOL_7_dpot)
     FDRE:D                    0.074          XLXI_1/VOL_7
    ----------------------------------------
    Total                      4.402ns (1.457ns logic, 2.945ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_I'
  Total number of paths / destination ports: 102 / 102
-------------------------------------------------------------------------
Offset:              5.738ns (Levels of Logic = 3)
  Source:            Reset (PAD)
  Destination:       XLXI_1/LED_I (FF)
  Destination Clock: clk_I rising

  Data Path: Reset to XLXI_1/LED_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.328   2.107  Reset_IBUF (Reset_IBUF)
     INV:I->O             11   0.255   1.038  XLXI_4/RESET_inv1_INV_0 (XLXI_1/RESET_I_inv)
     INV:I->O              1   0.255   0.681  XLXI_1/LED_I_rstpot1_INV_0 (XLXI_1/LED_I_rstpot)
     FD:D                      0.074          XLXI_1/LED_I
    ----------------------------------------
    Total                      5.738ns (1.912ns logic, 3.826ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_I'
  Total number of paths / destination ports: 220 / 13
-------------------------------------------------------------------------
Offset:              7.460ns (Levels of Logic = 3)
  Source:            XLXI_3/INT_COUNT_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk_I rising

  Data Path: XLXI_3/INT_COUNT_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.525   1.494  XLXI_3/INT_COUNT_0 (XLXI_3/INT_COUNT_0)
     LUT6:I0->O            7   0.254   1.340  XLXI_3/Mmux_INT_BCD<3>11 (XLXI_3/INT_BCD<3>)
     LUT5:I0->O            1   0.254   0.681  XLXI_3/Mram_INT_DSIPLAY21 (seg_2_OBUF)
     OBUF:I->O                 2.912          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.460ns (3.945ns logic, 3.515ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    4.402|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.71 secs
 
--> 

Total memory usage is 281452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

