// Seed: 1620108296
module module_0 (
    input tri id_0,
    input wor id_1
);
  always return -1;
  wire id_3, id_4;
  id_5 :
  assert property (@(posedge id_1) -1);
  assign module_1.type_0 = 0;
endmodule
program module_1 (
    output tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    output tri0 id_3,
    output wire id_4,
    output wire id_5
);
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wand  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output logic id_3,
    input  uwire id_4,
    output tri0  id_5
);
  reg id_7 = 1;
  initial
    if (id_1) begin : LABEL_0
      id_3 <= id_7;
      id_3 <= -1;
    end
  wire id_8, id_9;
  tri0 id_10, id_11, id_12;
  int id_13 = id_12 == 1'd0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
