#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 21 14:14:57 2018
# Process ID: 10596
# Current directory: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9604 C:\Users\BasileBerckmoes\Documents\GitHub\EmbeddedProcessing\Labo5\lab5\MicroBlaze_Lab3\MicroBlaze_Lab3.xpr
# Log file: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/vivado.log
# Journal file: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3'
INFO: [Project 1-313] Project file moved from 'E:/MicroBlaze_Lab3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/labo3/labo3/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'System.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
System_microblaze_0_0
System_dlmb_v10_0
System_axi_gpio_1_0
System_dlmb_bram_if_cntlr_0
System_ilmb_v10_0
System_axi_timer_0_0
System_ilmb_bram_if_cntlr_0
System_rst_clk_wiz_1_100M_0
System_lmb_bram_0
System_mdm_1_0
System_clk_wiz_1_0
System_axi_uartlite_0_0
System_microblaze_0_axi_periph_0
System_axi_gpio_0_0
System_xbar_0

INFO: [Project 1-230] Project 'MicroBlaze_Lab3.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 832.805 ; gain = 122.672
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 21 14:16:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.runs/synth_1/runme.log
open_bd_design {C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd}
Adding cell -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - sw_8bit
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_5bit
Adding cell -- hubkaho.be:user:led_ip:1.0 - led_ip_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
WARNING: [BD 41-1731] Type mismatch between connected pins: /microblaze_0_local_memory/LMB_Rst(rst) and /microblaze_0_local_memory/dlmb_v10/SYS_Rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /microblaze_0_local_memory/LMB_Rst(rst) and /microblaze_0_local_memory/ilmb_v10/SYS_Rst(undef)
Successfully read diagram <System> from BD file <C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 917.023 ; gain = 73.414
upgrade_ip [get_ips  {System_axi_uartlite_0_0 System_axi_gpio_1_0 System_axi_gpio_0_0 System_lmb_bram_0 System_dlmb_v10_0 System_dlmb_bram_if_cntlr_0 System_axi_timer_0_0 System_clk_wiz_1_0 System_ilmb_v10_0 System_mdm_1_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0 System_microblaze_0_axi_periph_0 System_rst_clk_wiz_1_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd'
INFO: [IP_Flow 19-3422] Upgraded System_axi_gpio_0_0 (AXI GPIO 2.0) from revision 5 to revision 18
INFO: [IP_Flow 19-3422] Upgraded System_axi_gpio_1_0 (AXI GPIO 2.0) from revision 5 to revision 18
INFO: [IP_Flow 19-3422] Upgraded System_axi_timer_0_0 (AXI Timer 2.0) from revision 5 to revision 18
INFO: [IP_Flow 19-3422] Upgraded System_axi_uartlite_0_0 (AXI Uartlite 2.0) from revision 5 to revision 20
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'System_clk_wiz_1_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'System_clk_wiz_1_0'
WARNING: [IP_Flow 19-3501] Upgraded System_clk_wiz_1_0 from Clocking Wizard 5.1 to Clocking Wizard 6.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_clk_wiz_1_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded System_dlmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 4 to revision 14
INFO: [IP_Flow 19-3422] Upgraded System_dlmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 4 to revision 9
INFO: [IP_Flow 19-3422] Upgraded System_ilmb_bram_if_cntlr_0 (LMB BRAM Controller 4.0) from revision 4 to revision 14
INFO: [IP_Flow 19-3422] Upgraded System_ilmb_v10_0 (Local Memory Bus (LMB) 1.0 3.0) from revision 4 to revision 9
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-1972] Upgraded System_lmb_bram_0 from Block Memory Generator 8.2 to Block Memory Generator 8.4
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rsta_busy'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rstb_busy'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_lmb_bram_0'. These changes may impact your design.
INFO: [IP_Flow 19-1972] Upgraded System_mdm_1_0 from MicroBlaze Debug Module (MDM) 3.1 to MicroBlaze Debug Module (MDM) 3.2
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable_0'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_mdm_1_0'. These changes may impact your design.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_ICACHE_HIGHADDR' from '0x000000003FFFFFFF' to '0x3FFFFFFF' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_ICACHE_BASEADDR' from '0x0000000000000000' to '0x00000000' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_DCACHE_HIGHADDR' from '0x000000003FFFFFFF' to '0x3FFFFFFF' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'C_DCACHE_BASEADDR' from '0x0000000000000000' to '0x00000000' has been ignored for IP 'System_microblaze_0_0'
WARNING: [IP_Flow 19-3501] Upgraded System_microblaze_0_0 from MicroBlaze 9.3 to MicroBlaze 10.0, with warnings. Please review the message log.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dbg_Disable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'System_microblaze_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded System_microblaze_0_axi_periph_0 (AXI Interconnect 2.1) from revision 3 to revision 17
INFO: [IP_Flow 19-3422] Upgraded System_rst_clk_wiz_1_100M_0 (Processor System Reset 5.0) from revision 5 to revision 12
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_clk_wiz_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_lmb_bram_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_mdm_1_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'System_microblaze_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd> 
Wrote  : <C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/ui/bd_671e18af.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1220.199 ; gain = 292.383
export_ip_user_files -of_objects [get_ips {System_axi_uartlite_0_0 System_axi_gpio_1_0 System_axi_gpio_0_0 System_lmb_bram_0 System_dlmb_v10_0 System_dlmb_bram_if_cntlr_0 System_axi_timer_0_0 System_clk_wiz_1_0 System_ilmb_v10_0 System_mdm_1_0 System_ilmb_bram_if_cntlr_0 System_microblaze_0_0 System_microblaze_0_axi_periph_0 System_rst_clk_wiz_1_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd]
Wrote  : <C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd> 
VHDL Output written to : C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/synth/System.vhd
VHDL Output written to : C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/sim/System.vhd
VHDL Output written to : C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sw_8bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns_5bit .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
Exporting to file C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/synth/System.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.527 ; gain = 68.316
export_ip_user_files -of_objects [get_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd] -directory C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.ip_user_files -ipstatic_source_dir C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.cache/compile_simlib/modelsim} {questa=C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.cache/compile_simlib/questa} {riviera=C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon May 21 14:20:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Mon May 21 14:26:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 2008.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.556 . Memory (MB): peak = 2008.348 ; gain = 0.000
Generating merged BMM file for the design top 'System_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/ip/System_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2066.066 ; gain = 737.301
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon May 21 14:29:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.runs/impl_1/runme.log
open_bd_design {C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.srcs/sources_1/bd/System/System.bd}
report_ip_status -name ip_status 
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.runs/impl_1/System_wrapper.sysdef C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf

launch_sdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk -hwspec C:/Users/BasileBerckmoes/Documents/GitHub/EmbeddedProcessing/Labo5/lab5/MicroBlaze_Lab3/MicroBlaze_Lab3.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 21 16:09:09 2018...
