#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 22:38:00 2025
# Process ID: 3797910
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3797993
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.137 ; gain = 241.801 ; free physical = 126457 ; free virtual = 229677
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.649; parent = 2372.514; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.141; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3135.105 ; gain = 337.770 ; free physical = 126511 ; free virtual = 229732
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.649; parent = 2372.514; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4108.191; parent = 3135.109; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3152.918 ; gain = 355.582 ; free physical = 126513 ; free virtual = 229734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.649; parent = 2372.514; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4126.004; parent = 3152.922; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3152.918 ; gain = 355.582 ; free physical = 126514 ; free virtual = 229735
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.649; parent = 2372.514; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4126.004; parent = 3152.922; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3152.918 ; gain = 0.000 ; free physical = 126519 ; free virtual = 229740
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.637 ; gain = 0.000 ; free physical = 126452 ; free virtual = 229673
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3320.637 ; gain = 0.000 ; free physical = 126451 ; free virtual = 229672
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.637 ; gain = 523.301 ; free physical = 126509 ; free virtual = 229731
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.856; parent = 2441.721; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.723; parent = 3320.641; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.637 ; gain = 523.301 ; free physical = 126510 ; free virtual = 229731
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.856; parent = 2441.721; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.723; parent = 3320.641; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3320.637 ; gain = 523.301 ; free physical = 126510 ; free virtual = 229731
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.856; parent = 2441.721; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.723; parent = 3320.641; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3320.637 ; gain = 523.301 ; free physical = 126536 ; free virtual = 229758
Synthesis current peak Physical Memory [PSS] (MB): peak = 2695.856; parent = 2441.721; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.723; parent = 3320.641; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 224   
+---Registers : 
	               25 Bit    Registers := 224   
	               17 Bit    Registers := 230   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 3320.637 ; gain = 523.301 ; free physical = 126598 ; free virtual = 229839
Synthesis current peak Physical Memory [PSS] (MB): peak = 2716.653; parent = 2462.549; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4293.723; parent = 3320.641; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3755.871 ; gain = 958.535 ; free physical = 126067 ; free virtual = 229307
Synthesis current peak Physical Memory [PSS] (MB): peak = 3291.583; parent = 3037.479; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4728.957; parent = 3755.875; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3809.582 ; gain = 1012.246 ; free physical = 125988 ; free virtual = 229228
Synthesis current peak Physical Memory [PSS] (MB): peak = 3337.970; parent = 3083.865; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4782.668; parent = 3809.586; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125667 ; free virtual = 228908
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125724 ; free virtual = 228965
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:10 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125731 ; free virtual = 228972
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125740 ; free virtual = 228981
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125747 ; free virtual = 228988
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125746 ; free virtual = 228987
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125752 ; free virtual = 228993
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[7][16] | 6      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  4048|
|3     |LUT2   | 18892|
|4     |LUT3   |  1350|
|5     |LUT4   |  6750|
|6     |LUT5   |   900|
|7     |LUT6   | 16200|
|8     |SRL16E |    18|
|9     |FDRE   |  8105|
|10    |IBUF   |  7203|
|11    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 4260.223 ; gain = 1462.887 ; free physical = 125752 ; free virtual = 228993
Synthesis current peak Physical Memory [PSS] (MB): peak = 3382.152; parent = 3128.049; children = 254.136
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5233.309; parent = 4260.227; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:08 . Memory (MB): peak = 4260.223 ; gain = 1295.168 ; free physical = 125792 ; free virtual = 229033
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:13 . Memory (MB): peak = 4260.230 ; gain = 1462.887 ; free physical = 125792 ; free virtual = 229033
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4260.230 ; gain = 0.000 ; free physical = 125887 ; free virtual = 229128
INFO: [Netlist 29-17] Analyzing 11252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4284.234 ; gain = 0.000 ; free physical = 125813 ; free virtual = 229054
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 7203 instances

Synth Design complete, checksum: e212bd53
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:30 . Memory (MB): peak = 4284.234 ; gain = 2579.719 ; free physical = 126027 ; free virtual = 229268
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M450_W9_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 4759.426 ; gain = 475.191 ; free physical = 125475 ; free virtual = 228721
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 22:39:58 2025...
