echo "project open dbe_bpm_dsp.xise" > run.tcl
echo "process run {Generate Programming File} -force rerun_all" >> run.tcl
xtclsh run.tcl

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/lerwys/Repos/bpm-sw/hdl/syn/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.xst" -ofn "/home/lerwys/Repos/bpm-sw/hdl/syn/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.syr"
Reading design: dbe_bpm_dsp.prj
INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/ip_cores/dds_adc_input.v" into library work
Parsing module <dds_adc_input>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/timescale.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_txcounters>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_clockgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 69.
Parsing module <eth_clockgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_receivecontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 77.
Parsing module <eth_receivecontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 94.
Parsing module <eth_txethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_cop.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" included at line 64.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 65.
Parsing module <eth_cop>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 165.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 198: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 199: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 220: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 221: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 166.
Parsing module <eth_registers>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txstatem.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 87.
Parsing module <eth_txstatem>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_crc.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 77.
Parsing module <eth_crc>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 74.
Parsing module <eth_register>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <eth_wishbone>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" into library work
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 317: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 318: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 322: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_defines.v" Line 323: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxaddrcheck.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 67.
Parsing module <eth_rxaddrcheck>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 42.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 198: Macro <ETH_TX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 199: Macro <ETH_TX_FIFO_DEPTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 220: Macro <ETH_RX_FIFO_CNT_WIDTH> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" Line 221: Macro <ETH_RX_FIFO_DEPTH> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_fifo>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxcounters.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_rxcounters>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_random.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 80.
Parsing module <eth_random>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/timescale.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 43.
Parsing module <eth_rxethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxstatem.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_rxstatem>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_macstatus.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 112.
Parsing module <eth_macstatus>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 75.
Parsing module <eth_shiftreg>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xilinx_dist_ram_16x32.v" into library work
Parsing module <xilinx_dist_ram_16x32>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 43.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 44.
Parsing module <ethmac>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_spram_256x32.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 74.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 75.
Parsing module <eth_spram_256x32>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 83.
Parsing module <eth_miim>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_defines.v" included at line 240.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 241.
Parsing module <eth_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_outputcontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 69.
Parsing module <eth_outputcontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_transmitcontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 82.
Parsing module <eth_transmitcontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" into library work
Parsing module <auto_baud>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" into library work
Parsing module <rs232_syscon>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v" into library work
Parsing module <rs232_syscon_top_1_0>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" into library work
Parsing module <clock_gen>.
Parsing module <clock_gen_select>.
Parsing module <rs232rx>.
Parsing module <rs232tx>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" into library work
Parsing module <sockit_owm>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 45.
Parsing module <spi_shift>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" included at line 44.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 45.
Parsing module <spi_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_clgen.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" Line 133: Macro <SPI_OFS_BITS> is redefined.
WARNING:HDLCompiler:572 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" Line 159: Macro <SPI_CTRL_BIT_NB> is redefined.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_bidir_clgen>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" into library work
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_shift.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 41.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 42.
Parsing module <spi_bidir_shift>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_top.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_defines.v" included at line 43.
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 44.
Parsing module <spi_bidir_top>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_maccontrol.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" included at line 85.
Parsing module <eth_maccontrol>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" into library work
Parsing module <lm32_top_full>.
Parsing module <lm32_mc_arithmetic_full>.
Parsing module <lm32_cpu_full>.
Parsing module <lm32_load_store_unit_full>.
Parsing module <lm32_decoder_full>.
Parsing module <lm32_icache_full>.
Parsing module <lm32_dcache_full>.
Parsing module <lm32_instruction_unit_full>.
Parsing module <lm32_interrupt_full>.
Parsing module <lm32_top_full_debug>.
Parsing module <lm32_mc_arithmetic_full_debug>.
Parsing module <lm32_cpu_full_debug>.
Parsing module <lm32_load_store_unit_full_debug>.
Parsing module <lm32_decoder_full_debug>.
Parsing module <lm32_icache_full_debug>.
Parsing module <lm32_dcache_full_debug>.
Parsing module <lm32_debug_full_debug>.
Parsing module <lm32_instruction_unit_full_debug>.
Parsing module <lm32_jtag_full_debug>.
Parsing module <lm32_interrupt_full_debug>.
Parsing module <lm32_top_medium>.
Parsing module <lm32_mc_arithmetic_medium>.
Parsing module <lm32_cpu_medium>.
Parsing module <lm32_load_store_unit_medium>.
Parsing module <lm32_decoder_medium>.
Parsing module <lm32_instruction_unit_medium>.
Parsing module <lm32_interrupt_medium>.
Parsing module <lm32_top_medium_debug>.
Parsing module <lm32_mc_arithmetic_medium_debug>.
Parsing module <lm32_cpu_medium_debug>.
Parsing module <lm32_load_store_unit_medium_debug>.
Parsing module <lm32_decoder_medium_debug>.
Parsing module <lm32_icache_medium_debug>.
Parsing module <lm32_debug_medium_debug>.
Parsing module <lm32_instruction_unit_medium_debug>.
Parsing module <lm32_jtag_medium_debug>.
Parsing module <lm32_interrupt_medium_debug>.
Parsing module <lm32_top_medium_icache>.
Parsing module <lm32_mc_arithmetic_medium_icache>.
Parsing module <lm32_cpu_medium_icache>.
Parsing module <lm32_load_store_unit_medium_icache>.
Parsing module <lm32_decoder_medium_icache>.
Parsing module <lm32_icache_medium_icache>.
Parsing module <lm32_instruction_unit_medium_icache>.
Parsing module <lm32_interrupt_medium_icache>.
Parsing module <lm32_top_medium_icache_debug>.
Parsing module <lm32_mc_arithmetic_medium_icache_debug>.
Parsing module <lm32_cpu_medium_icache_debug>.
Parsing module <lm32_load_store_unit_medium_icache_debug>.
Parsing module <lm32_decoder_medium_icache_debug>.
Parsing module <lm32_icache_medium_icache_debug>.
Parsing module <lm32_debug_medium_icache_debug>.
Parsing module <lm32_instruction_unit_medium_icache_debug>.
Parsing module <lm32_jtag_medium_icache_debug>.
Parsing module <lm32_interrupt_medium_icache_debug>.
Parsing module <lm32_top_minimal>.
Parsing module <lm32_mc_arithmetic_minimal>.
Parsing module <lm32_cpu_minimal>.
Parsing module <lm32_load_store_unit_minimal>.
Parsing module <lm32_decoder_minimal>.
Parsing module <lm32_instruction_unit_minimal>.
Parsing module <lm32_interrupt_minimal>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" into library work
Parsing module <jtag_cores>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 28.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" included at line 29.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" into library work
Parsing verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v" included at line 29.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/virtex6/jtag_tap.v" into library work
Parsing module <jtag_tap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/genram_pkg.vhd" into library work
Parsing package <genram_pkg>.
Parsing package body <genram_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" into library work
Parsing package <wishbone_pkg>.
Parsing package body <wishbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gencores_pkg.vhd" into library work
Parsing package <gencores_pkg>.
Parsing package body <gencores_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/wb_stream_pkg.vhd" into library work
Parsing package <wb_stream_pkg>.
Parsing package body <wb_stream_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_generic_pkg.vhd" into library work
Parsing package <wb_stream_generic_pkg>.
Parsing package body <wb_stream_generic_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" into library work
Parsing package <fmc_adc_pkg>.
Parsing package body <fmc_adc_pkg>.
WARNING:HDLCompiler:797 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 718: Subprogram <f_num_adc_pins> does not conform with its declaration.
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 263. f_num_adc_pins is declared here
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/wr_fabric_pkg.vhd" into library work
Parsing package <wr_fabric_pkg>.
Parsing package body <wr_fabric_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/dbe_wishbone_pkg.vhd" into library work
Parsing package <dbe_wishbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/dbe_common_pkg.vhd" into library work
Parsing package <dbe_common_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac_pkg.vhd" into library work
Parsing package <ethmac_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" into library work
Parsing package <etherbone_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/dsp_cores_pkg.vhd" into library work
Parsing package <dsp_cores_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" into library work
Parsing entity <dbe_bpm_dsp>.
Parsing architecture <rtl> of entity <dbe_bpm_dsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/sys_pll.vhd" into library work
Parsing entity <sys_pll>.
Parsing architecture <syn> of entity <sys_pll>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <syn> of entity <clk_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/xwb_fabric_sink.vhd" into library work
Parsing entity <xwb_fabric_sink>.
Parsing architecture <rtl> of entity <xwb_fabric_sink>.
Parsing entity <wb_fabric_sink>.
Parsing architecture <wrapper> of entity <wb_fabric_sink>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fabric/xwb_fabric_source.vhd" into library work
Parsing entity <xwb_fabric_source>.
Parsing architecture <rtl> of entity <xwb_fabric_source>.
Parsing entity <wb_fabric_source>.
Parsing architecture <wrapper> of entity <wb_fabric_source>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd" into library work
Parsing entity <fmc_adc_clk>.
Parsing architecture <rtl> of entity <fmc_adc_clk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" into library work
Parsing entity <fmc_adc_data>.
Parsing architecture <rtl> of entity <fmc_adc_data>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_dly_iface.vhd" into library work
Parsing entity <fmc_adc_dly_iface>.
Parsing architecture <rtl> of entity <fmc_adc_dly_iface>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_buf.vhd" into library work
Parsing entity <fmc_adc_buf>.
Parsing architecture <rtl> of entity <fmc_adc_buf>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_private_pkg.vhd" into library work
Parsing package <fmc_adc_private_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" into library work
Parsing entity <fmc_adc_iface>.
Parsing architecture <rtl> of entity <fmc_adc_iface>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" into library work
Parsing entity <fmc_adc_sync_chains>.
Parsing architecture <rtl> of entity <fmc_adc_sync_chains>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_1_port/chipscope_icon_1_port.vhd" into library work
Parsing entity <chipscope_icon_1_port>.
Parsing architecture <chipscope_icon_1_port_a> of entity <chipscope_icon_1_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_4_port/chipscope_icon_4_port.vhd" into library work
Parsing entity <chipscope_icon_4_port>.
Parsing architecture <chipscope_icon_4_port_a> of entity <chipscope_icon_4_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_7_port/chipscope_icon_7_port.vhd" into library work
Parsing entity <chipscope_icon_7_port>.
Parsing architecture <chipscope_icon_7_port_a> of entity <chipscope_icon_7_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_8_port/chipscope_icon_8_port.vhd" into library work
Parsing entity <chipscope_icon_8_port>.
Parsing architecture <chipscope_icon_8_port_a> of entity <chipscope_icon_8_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/icon_13_port/chipscope_icon_13_port.vhd" into library work
Parsing entity <chipscope_icon_13_port>.
Parsing architecture <chipscope_icon_13_port_a> of entity <chipscope_icon_13_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila.vhd" into library work
Parsing entity <chipscope_ila>.
Parsing architecture <chipscope_ila_a> of entity <chipscope_ila>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_1024.vhd" into library work
Parsing entity <chipscope_ila_1024>.
Parsing architecture <chipscope_ila_1024_a> of entity <chipscope_ila_1024>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_4096.vhd" into library work
Parsing entity <chipscope_ila_4096>.
Parsing architecture <chipscope_ila_4096_a> of entity <chipscope_ila_4096>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_8192.vhd" into library work
Parsing entity <chipscope_ila_8192>.
Parsing architecture <chipscope_ila_8192_a> of entity <chipscope_ila_8192>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_32768.vhd" into library work
Parsing entity <chipscope_ila_32768>.
Parsing architecture <chipscope_ila_32768_a> of entity <chipscope_ila_32768>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_65536.vhd" into library work
Parsing entity <chipscope_ila_65536>.
Parsing architecture <chipscope_ila_65536_a> of entity <chipscope_ila_65536>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/ila/chipscope_ila_131072.vhd" into library work
Parsing entity <chipscope_ila_131072>.
Parsing architecture <chipscope_ila_131072_a> of entity <chipscope_ila_131072>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/platform/virtex6/chipscope/vio/chipscope_vio_256.vhd" into library work
Parsing entity <chipscope_vio_256>.
Parsing architecture <chipscope_vio_256_a> of entity <chipscope_vio_256>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/xwb_stream_sink.vhd" into library work
Parsing entity <xwb_stream_sink>.
Parsing architecture <rtl> of entity <xwb_stream_sink>.
Parsing entity <wb_stream_sink>.
Parsing architecture <wrapper> of entity <wb_stream_sink>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/xwb_stream_source.vhd" into library work
Parsing entity <xwb_stream_source>.
Parsing architecture <rtl> of entity <xwb_stream_source>.
Parsing entity <wb_stream_source>.
Parsing architecture <wrapper> of entity <wb_stream_source>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/xfmc150_regs_pkg.vhd" into library work
Parsing package <fmc150_wbgen2_pkg>.
Parsing package body <fmc150_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/wb_fmc150.vhd" into library work
Parsing entity <wb_fmc150>.
Parsing architecture <rtl> of entity <wb_fmc150>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/xwb_fmc150.vhd" into library work
Parsing entity <xwb_fmc150>.
Parsing architecture <rtl> of entity <xwb_fmc150>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/wb_fmc150_port.vhd" into library work
Parsing entity <wb_fmc150_port>.
Parsing architecture <syn> of entity <wb_fmc150_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wbgen/wb_fmc516_regs_pkg.vhd" into library work
Parsing package <fmc516_wbgen2_pkg>.
Parsing package body <fmc516_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wb_fmc516.vhd" into library work
Parsing entity <wb_fmc516>.
Parsing architecture <rtl> of entity <wb_fmc516>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/xwb_fmc516.vhd" into library work
Parsing entity <xwb_fmc516>.
Parsing architecture <rtl> of entity <xwb_fmc516>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc516/wbgen/wb_fmc516_regs.vhd" into library work
Parsing entity <wb_fmc516_regs>.
Parsing architecture <syn> of entity <wb_fmc516_regs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs_pkg.vhd" into library work
Parsing package <wb_fmc_130m_4ch_csr_wbgen2_pkg>.
Parsing package body <wb_fmc_130m_4ch_csr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" into library work
Parsing entity <wb_fmc130m_4ch>.
Parsing architecture <rtl> of entity <wb_fmc130m_4ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/xwb_fmc130m_4ch.vhd" into library work
Parsing entity <xwb_fmc130m_4ch>.
Parsing architecture <rtl> of entity <xwb_fmc130m_4ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" into library work
Parsing entity <wb_fmc_130m_4ch_csr>.
Parsing architecture <syn> of entity <wb_fmc_130m_4ch_csr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" into library work
Parsing entity <xwb_ethmac_adapter>.
Parsing architecture <behavioral> of entity <xwb_ethmac_adapter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" into library work
Parsing entity <wb_ethmac>.
Parsing architecture <rtl> of entity <wb_ethmac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xwb_ethmac.vhd" into library work
Parsing entity <xwb_ethmac>.
Parsing architecture <rtl> of entity <xwb_ethmac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" into library work
Parsing entity <wb_dbe_periph>.
Parsing architecture <rtl> of entity <wb_dbe_periph>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/xwb_dbe_periph.vhd" into library work
Parsing entity <xwb_dbe_periph>.
Parsing architecture <rtl> of entity <xwb_dbe_periph>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" into library work
Parsing entity <wb_rs232_syscon>.
Parsing architecture <rtl> of entity <wb_rs232_syscon>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/xwb_rs232_syscon.vhd" into library work
Parsing entity <xwb_rs232_syscon>.
Parsing architecture <rtl> of entity <xwb_rs232_syscon>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_sink_gen.vhd" into library work
Parsing entity <wb_stream_sink_gen>.
Parsing architecture <rtl> of entity <wb_stream_sink_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd" into library work
Parsing entity <wb_stream_source_gen>.
Parsing architecture <rtl> of entity <wb_stream_source_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/xwb_stream_sink_gen.vhd" into library work
Parsing entity <xwb_stream_sink_gen>.
Parsing architecture <rtl> of entity <xwb_stream_sink_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/xwb_stream_source_gen.vhd" into library work
Parsing entity <xwb_stream_source_gen>.
Parsing architecture <rtl> of entity <xwb_stream_source_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/adc_channel_lvds_ddr.vhd" into library work
Parsing entity <adc_channel_lvds_ddr>.
Parsing architecture <rtl> of entity <adc_channel_lvds_ddr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/adc_pkg.vhd" into library work
Parsing package <adc_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/adc/strobe_lvds.vhd" into library work
Parsing entity <strobe_lvds>.
Parsing architecture <rtl> of entity <strobe_lvds>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/ads62p49_ctrl.vhd" into library work
Parsing entity <ads62p49_ctrl>.
Parsing architecture <ads62p49_ctrl_syn> of entity <ads62p49_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/amc7823_ctrl.vhd" into library work
Parsing entity <amc7823_ctrl>.
Parsing architecture <amc7823_ctrl_syn> of entity <amc7823_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/cdce72010_ctrl.vhd" into library work
Parsing entity <cdce72010_ctrl>.
Parsing architecture <cdce72010_ctrl_syn> of entity <cdce72010_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/dac3283_ctrl.vhd" into library work
Parsing entity <dac3283_ctrl>.
Parsing architecture <dac3283_ctrl_syn> of entity <dac3283_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_adc_if.vhd" into library work
Parsing entity <fmc150_adc_if>.
Parsing architecture <rtl> of entity <fmc150_adc_if>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_dac_if.vhd" into library work
Parsing entity <fmc150_dac_if>.
Parsing architecture <rtl> of entity <fmc150_dac_if>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_pkg.vhd" into library work
Parsing package <fmc150_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_spi_ctrl.vhd" into library work
Parsing entity <fmc150_spi_ctrl>.
Parsing architecture <fmc150_spi_ctrl_syn> of entity <fmc150_spi_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_stellar_cmd.vhd" into library work
Parsing entity <fmc150_stellar_cmd>.
Parsing architecture <arch_fmc150_stellar_cmd> of entity <fmc150_stellar_cmd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/fmc150_testbench.vhd" into library work
Parsing entity <fmc150_testbench>.
Parsing architecture <rtl> of entity <fmc150_testbench>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc150/fmc150/pulse2pulse.vhd" into library work
Parsing entity <pulse2pulse>.
Parsing architecture <syn> of entity <pulse2pulse>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/reset_synch/reset_synch.vhd" into library work
Parsing entity <reset_synch>.
Parsing architecture <rtl> of entity <reset_synch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_swap_ctrl/rf_ch_swap.vhd" into library work
Parsing entity <rf_ch_swap>.
Parsing architecture <rtl> of entity <rf_ch_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_gain_ctrl/utilities_package.vhd" into library work
Parsing package <utilities_pkg>.
Parsing package body <utilities_pkg>.
Parsing entity <data_generator>.
Parsing architecture <rtl> of entity <data_generator>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/modules/rffe_top/bpm_gain_ctrl/mc_serial_ctrl.vhd" into library work
Parsing entity <mc_serial_ctrl>.
Parsing architecture <rtl> of entity <mc_serial_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_crc_gen.vhd" into library work
Parsing entity <gc_crc_gen>.
Parsing architecture <rtl> of entity <gc_crc_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_moving_average.vhd" into library work
Parsing entity <gc_moving_average>.
Parsing architecture <rtl> of entity <gc_moving_average>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" into library work
Parsing entity <gc_extend_pulse>.
Parsing architecture <rtl> of entity <gc_extend_pulse>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_ext_pulse_sync.vhd" into library work
Parsing entity <gc_ext_pulse_sync>.
Parsing architecture <rtl> of entity <gc_ext_pulse_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_delay_gen.vhd" into library work
Parsing entity <gc_delay_gen>.
Parsing architecture <behavioral> of entity <gc_delay_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" into library work
Parsing entity <gc_dual_pi_controller>.
Parsing architecture <behavioral> of entity <gc_dual_pi_controller>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_reset.vhd" into library work
Parsing entity <gc_reset>.
Parsing architecture <rtl> of entity <gc_reset>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_serial_dac.vhd" into library work
Parsing entity <gc_serial_dac>.
Parsing architecture <syn> of entity <gc_serial_dac>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" into library work
Parsing entity <gc_sync_ffs>.
Parsing architecture <behavioral> of entity <gc_sync_ffs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" into library work
Parsing entity <gc_arbitrated_mux>.
Parsing architecture <rtl> of entity <gc_arbitrated_mux>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" into library work
Parsing entity <gc_pulse_synchronizer>.
Parsing architecture <rtl> of entity <gc_pulse_synchronizer>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" into library work
Parsing entity <gc_frequency_meter>.
Parsing architecture <behavioral> of entity <gc_frequency_meter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" into library work
Parsing package <memory_loader_pkg>.
Parsing package body <memory_loader_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" into library work
Parsing entity <generic_shiftreg_fifo>.
Parsing architecture <rtl> of entity <generic_shiftreg_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd" into library work
Parsing entity <inferred_sync_fifo>.
Parsing architecture <syn> of entity <inferred_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd" into library work
Parsing entity <inferred_async_fifo>.
Parsing architecture <syn> of entity <inferred_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd" into library work
Parsing entity <generic_dpram>.
Parsing architecture <syn> of entity <generic_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" into library work
Parsing entity <generic_dpram_sameclock>.
Parsing architecture <syn> of entity <generic_dpram_sameclock>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" into library work
Parsing entity <generic_dpram_dualclock>.
Parsing architecture <syn> of entity <generic_dpram_dualclock>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" into library work
Parsing entity <generic_simple_dpram>.
Parsing architecture <syn> of entity <generic_simple_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" into library work
Parsing entity <generic_spram>.
Parsing architecture <syn> of entity <generic_spram>.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 58: Function f_bitstring_2_slv does not always return a value.
WARNING:HDLCompiler:443 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 63: Function f_load_from_file does not always return a value.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_pkg>.
Parsing package body <fifo_generator_v6_1_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd" into library fifo_generator_v6_1
Parsing entity <input_blk>.
Parsing architecture <xilinx> of entity <input_blk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd" into library fifo_generator_v6_1
Parsing entity <output_blk>.
Parsing architecture <xilinx> of entity <output_blk>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd" into library fifo_generator_v6_1
Parsing entity <shft_wrapper>.
Parsing architecture <xilinx> of entity <shft_wrapper>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd" into library fifo_generator_v6_1
Parsing entity <shft_ram>.
Parsing architecture <xilinx> of entity <shft_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd" into library fifo_generator_v6_1
Parsing entity <dmem>.
Parsing architecture <Xilinx> of entity <dmem>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_xst_comp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" into library fifo_generator_v6_1
Parsing entity <memory>.
Parsing architecture <xilinx> of entity <memory>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd" into library fifo_generator_v6_1
Parsing entity <compare>.
Parsing architecture <Xilinx> of entity <compare>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <wr_bin_cntr>.
Parsing architecture <xilinx> of entity <wr_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <rd_bin_cntr>.
Parsing architecture <xilinx> of entity <rd_bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <updn_cntr>.
Parsing architecture <xilinx> of entity <updn_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_as>.
Parsing architecture <xilinx> of entity <rd_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_ss>.
Parsing architecture <xilinx> of entity <rd_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_as>.
Parsing architecture <xilinx> of entity <rd_pe_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_ss>.
Parsing architecture <xilinx> of entity <rd_pe_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <rd_handshaking_flags>.
Parsing architecture <xilinx> of entity <rd_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_as>.
Parsing architecture <xilinx> of entity <rd_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <rd_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <rd_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss>.
Parsing architecture <xilinx> of entity <dc_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <dc_ss_fwft>.
Parsing architecture <xilinx> of entity <dc_ss_fwft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_fwft>.
Parsing architecture <xilinx> of entity <rd_fwft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" into library fifo_generator_v6_1
Parsing entity <rd_logic>.
Parsing architecture <xilinx> of entity <rd_logic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <reset_blk_ramfifo>.
Parsing architecture <xilinx> of entity <reset_blk_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs>.
Parsing architecture <xilinx> of entity <clk_x_pntrs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_as>.
Parsing architecture <xilinx> of entity <wr_status_flags_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_ss>.
Parsing architecture <xilinx> of entity <wr_status_flags_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_as>.
Parsing architecture <xilinx> of entity <wr_pf_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_ss>.
Parsing architecture <xilinx> of entity <wr_pf_ss>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd" into library fifo_generator_v6_1
Parsing entity <wr_handshaking_flags>.
Parsing architecture <xilinx> of entity <wr_handshaking_flags>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_as>.
Parsing architecture <xilinx> of entity <wr_dc_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd" into library fifo_generator_v6_1
Parsing entity <wr_dc_fwft_ext_as>.
Parsing architecture <xilinx> of entity <wr_dc_fwft_ext_as>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" into library fifo_generator_v6_1
Parsing entity <wr_logic>.
Parsing architecture <xilinx> of entity <wr_logic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_status_flags_sshft>.
Parsing architecture <xilinx> of entity <wr_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_status_flags_sshft>.
Parsing architecture <xilinx> of entity <rd_status_flags_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <wr_pf_sshft>.
Parsing architecture <xilinx> of entity <wr_pf_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <rd_pe_sshft>.
Parsing architecture <xilinx> of entity <rd_pe_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd" into library fifo_generator_v6_1
Parsing entity <logic_sshft>.
Parsing architecture <xilinx> of entity <logic_sshft>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_ramfifo>.
Parsing architecture <xilinx> of entity <fifo_generator_ramfifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd" into library fifo_generator_v6_1
Parsing package <fifo_generator_v6_1_comps_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd" into library fifo_generator_v6_1
Parsing entity <delay>.
Parsing architecture <xilinx> of entity <delay>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <clk_x_pntrs_builtin>.
Parsing architecture <xilinx> of entity <clk_x_pntrs_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd" into library fifo_generator_v6_1
Parsing entity <bin_cntr>.
Parsing architecture <xilinx> of entity <bin_cntr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <logic_builtin>.
Parsing architecture <xilinx> of entity <logic_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <reset_builtin>.
Parsing architecture <xilinx> of entity <reset_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim>.
Parsing architecture <xilinx> of entity <builtin_prim>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth>.
Parsing architecture <xilinx> of entity <builtin_extdepth>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top>.
Parsing architecture <xilinx> of entity <builtin_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_prim_v6>.
Parsing architecture <xilinx> of entity <builtin_prim_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_extdepth_v6>.
Parsing architecture <xilinx> of entity <builtin_extdepth_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd" into library fifo_generator_v6_1
Parsing entity <builtin_top_v6>.
Parsing architecture <xilinx> of entity <builtin_top_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_builtin>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_builtin>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd" into library fifo_generator_v6_1
Parsing entity <rgtw>.
Parsing architecture <xilinx> of entity <rgtw>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd" into library fifo_generator_v6_1
Parsing entity <wgtr>.
Parsing architecture <xilinx> of entity <wgtr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <input_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <input_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <output_block_fifo16_patch>.
Parsing architecture <xilinx> of entity <output_block_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd" into library fifo_generator_v6_1
Parsing entity <fifo16_patch_top>.
Parsing architecture <xilinx> of entity <fifo16_patch_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_fifo16_patch>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_fifo16_patch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd" into library fifo_generator_v6_1
Parsing entity <fifo_generator_v6_1_xst>.
Parsing architecture <xilinx> of entity <fifo_generator_v6_1_xst>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" into library work
Parsing entity <generic_async_fifo>.
Parsing architecture <syn> of entity <generic_async_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" into library work
Parsing entity <generic_sync_fifo>.
Parsing architecture <syn> of entity <generic_sync_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" into library work
Parsing entity <wb_async_bridge>.
Parsing architecture <behavioral> of entity <wb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" into library work
Parsing entity <xwb_async_bridge>.
Parsing architecture <wrapper> of entity <xwb_async_bridge>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" into library work
Parsing entity <wb_onewire_master>.
Parsing architecture <rtl> of entity <wb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" into library work
Parsing entity <xwb_onewire_master>.
Parsing architecture <rtl> of entity <xwb_onewire_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" into library work
Parsing entity <i2c_master_bit_ctrl>.
Parsing architecture <structural> of entity <i2c_master_bit_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" into library work
Parsing entity <i2c_master_byte_ctrl>.
Parsing architecture <structural> of entity <i2c_master_byte_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" into library work
Parsing entity <i2c_master_top>.
Parsing architecture <structural> of entity <i2c_master_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" into library work
Parsing entity <wb_i2c_master>.
Parsing architecture <rtl> of entity <wb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" into library work
Parsing entity <xwb_i2c_master>.
Parsing architecture <rtl> of entity <xwb_i2c_master>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" into library work
Parsing entity <xwb_bus_fanout>.
Parsing architecture <rtl> of entity <xwb_bus_fanout>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" into library work
Parsing entity <xwb_dpram>.
Parsing architecture <struct> of entity <xwb_dpram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" into library work
Parsing entity <wb_gpio_port>.
Parsing architecture <behavioral> of entity <wb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" into library work
Parsing entity <xwb_gpio_port>.
Parsing architecture <rtl> of entity <xwb_gpio_port>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" into library work
Parsing entity <wb_tics>.
Parsing architecture <behaviour> of entity <wb_tics>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" into library work
Parsing entity <xwb_tics>.
Parsing architecture <rtl> of entity <xwb_tics>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" into library work
Parsing entity <uart_async_rx>.
Parsing architecture <behavioral> of entity <uart_async_rx>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" into library work
Parsing entity <uart_async_tx>.
Parsing architecture <behavioral> of entity <uart_async_tx>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" into library work
Parsing entity <uart_baud_gen>.
Parsing architecture <behavioral> of entity <uart_baud_gen>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" into library work
Parsing package <uart_wbgen2_pkg>.
Parsing package body <uart_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" into library work
Parsing entity <simple_uart_wb>.
Parsing architecture <syn> of entity <simple_uart_wb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" into library work
Parsing entity <wb_simple_uart>.
Parsing architecture <syn> of entity <wb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" into library work
Parsing entity <xwb_simple_uart>.
Parsing architecture <rtl> of entity <xwb_simple_uart>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" into library work
Parsing entity <vic_prio_enc>.
Parsing architecture <syn> of entity <vic_prio_enc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" into library work
Parsing package <wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" into library work
Parsing entity <wb_slave_vic>.
Parsing architecture <syn> of entity <wb_slave_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" into library work
Parsing entity <wb_vic>.
Parsing architecture <syn> of entity <wb_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" into library work
Parsing entity <xwb_vic>.
Parsing architecture <wrapper> of entity <xwb_vic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" into library work
Parsing entity <wb_spi>.
Parsing architecture <rtl> of entity <wb_spi>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" into library work
Parsing entity <xwb_spi>.
Parsing architecture <rtl> of entity <xwb_spi>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" into library work
Parsing entity <wb_spi_bidir>.
Parsing architecture <rtl> of entity <wb_spi_bidir>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/xwb_spi_bidir.vhd" into library work
Parsing entity <xwb_spi_bidir>.
Parsing architecture <rtl> of entity <xwb_spi_bidir>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" into library work
Parsing entity <sdb_rom>.
Parsing architecture <rtl> of entity <sdb_rom>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" into library work
Parsing entity <xwb_crossbar>.
Parsing architecture <rtl> of entity <xwb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" into library work
Parsing entity <xwb_sdb_crossbar>.
Parsing architecture <rtl> of entity <xwb_sdb_crossbar>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" into library work
Parsing entity <xwb_lm32>.
Parsing architecture <rtl> of entity <xwb_lm32>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" into library work
Parsing entity <lm32_dp_ram>.
Parsing architecture <syn> of entity <lm32_dp_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" into library work
Parsing entity <lm32_ram>.
Parsing architecture <syn> of entity <lm32_ram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" into library work
Parsing entity <wb_slave_adapter>.
Parsing architecture <rtl> of entity <wb_slave_adapter>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" into library work
Parsing entity <xwb_clock_crossing>.
Parsing architecture <rtl> of entity <xwb_clock_crossing>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" into library work
Parsing entity <xwb_dma>.
Parsing architecture <rtl> of entity <xwb_dma>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" into library work
Parsing entity <xwb_streamer>.
Parsing architecture <rtl> of entity <xwb_streamer>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" into library work
Parsing entity <wb_serial_lcd>.
Parsing architecture <rtl> of entity <wb_serial_lcd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" into library work
Parsing entity <wb_spi_flash>.
Parsing architecture <rtl> of entity <wb_spi_flash>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" into library work
Parsing entity <wbgen2_dpssram>.
Parsing architecture <syn> of entity <wbgen2_dpssram>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" into library work
Parsing entity <wbgen2_eic>.
Parsing architecture <syn> of entity <wbgen2_eic>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" into library work
Parsing entity <wbgen2_fifo_async>.
Parsing architecture <rtl> of entity <wbgen2_fifo_async>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" into library work
Parsing entity <wbgen2_fifo_sync>.
Parsing architecture <rtl> of entity <wbgen2_fifo_sync>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" into library work
Parsing package <xldr_wbgen2_pkg>.
Parsing package body <xldr_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" into library work
Parsing entity <wb_xilinx_fpga_loader>.
Parsing architecture <behavioral> of entity <wb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" into library work
Parsing entity <xwb_xilinx_fpga_loader>.
Parsing architecture <rtl> of entity <xwb_xilinx_fpga_loader>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd" into library work
Parsing entity <xloader_wb>.
Parsing architecture <syn> of entity <xloader_wb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" into library work
Parsing package <EB_HDR_PKG>.
Parsing package body <EB_HDR_PKG>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" into library work
Parsing entity <eb_main_fsm>.
Parsing architecture <behavioral> of entity <eb_main_fsm>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" into library work
Parsing entity <EB_checksum>.
Parsing architecture <behavioral> of entity <eb_checksum>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_config.vhd" into library work
Parsing entity <eb_config>.
Parsing architecture <behavioral> of entity <eb_config>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" into library work
Parsing entity <eb_slave_core>.
Parsing architecture <behavioral> of entity <eb_slave_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" into library work
Parsing entity <EB_RX_CTRL>.
Parsing architecture <behavioral> of entity <eb_rx_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" into library work
Parsing entity <EB_TX_CTRL>.
Parsing architecture <behavioral> of entity <eb_tx_ctrl>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd" into library work
Parsing entity <piso_flag>.
Parsing architecture <behavioral> of entity <piso_flag>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/vhdl_2008_workaround_pkg.vhd" into library work
Parsing package <vhdl_2008_workaround_pkg>.
Parsing package body <vhdl_2008_workaround_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd" into library work
Parsing entity <sipo_flag>.
Parsing architecture <behavioral> of entity <sipo_flag>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" into library work
Parsing entity <WB_bus_adapter_streaming_sg>.
Parsing architecture <behavioral> of entity <wb_bus_adapter_streaming_sg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/xetherbone_core.vhd" into library work
Parsing entity <xetherbone_core>.
Parsing architecture <wrapper> of entity <xetherbone_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_u16x16_DSP.vhd" into library work
Parsing entity <multiplier_u16x16_DSP>.
Parsing architecture <multiplier_u16x16_DSP_a> of entity <multiplier_u16x16_dsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_16x10_DSP.vhd" into library work
Parsing entity <multiplier_16x10_DSP>.
Parsing architecture <multiplier_16x10_DSP_a> of entity <multiplier_16x10_dsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" into library work
Parsing entity <position_calc>.
Parsing architecture <rtl> of entity <position_calc>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_core_pkg.vhd" into library work
Parsing package <position_calc_core_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/xwb_position_calc_core.vhd" into library work
Parsing entity <xwb_position_calc_core>.
Parsing architecture <rtl> of entity <xwb_position_calc_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" into library work
Parsing entity <wb_position_calc_core>.
Parsing architecture <rtl> of entity <wb_position_calc_core>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" into library work
Parsing entity <position_calc_cdc_fifo>.
Parsing architecture <rtl> of entity <position_calc_cdc_fifo>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wbgen/xbpm_swap_regs_pkg.vhd" into library work
Parsing package <bpm_swap_wbgen2_pkg>.
Parsing package body <bpm_swap_wbgen2_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wb_bpm_swap.vhd" into library work
Parsing entity <wb_bpm_swap>.
Parsing architecture <rtl> of entity <wb_bpm_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/xwb_bpm_swap.vhd" into library work
Parsing entity <xwb_bpm_swap>.
Parsing architecture <rtl> of entity <xwb_bpm_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/wbgen/wb_bpm_swap_regs.vhd" into library work
Parsing entity <wb_bpm_swap_regs>.
Parsing architecture <syn> of entity <wb_bpm_swap_regs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_239e4f614ba09ab1.vhd" into library work
Parsing entity <addsb_11_0_239e4f614ba09ab1>.
Parsing architecture <addsb_11_0_239e4f614ba09ab1_a> of entity <addsb_11_0_239e4f614ba09ab1>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_26986301a9f671cd.vhd" into library work
Parsing entity <addsb_11_0_26986301a9f671cd>.
Parsing architecture <addsb_11_0_26986301a9f671cd_a> of entity <addsb_11_0_26986301a9f671cd>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_8b0747970e52f130.vhd" into library work
Parsing entity <addsb_11_0_8b0747970e52f130>.
Parsing architecture <addsb_11_0_8b0747970e52f130_a> of entity <addsb_11_0_8b0747970e52f130>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_06e2cdeaeaa4a078.vhd" into library work
Parsing entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing architecture <cc_cmplr_v3_0_06e2cdeaeaa4a078_a> of entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_f380cf0963b63169.vhd" into library work
Parsing entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing architecture <cc_cmplr_v3_0_f380cf0963b63169_a> of entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cmpy_v5_0_fc1d91881e8e8ae6.vhd" into library work
Parsing entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing architecture <cmpy_v5_0_fc1d91881e8e8ae6_a> of entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cntr_11_0_3166d4cc5b09c744.vhd" into library work
Parsing entity <cntr_11_0_3166d4cc5b09c744>.
Parsing architecture <cntr_11_0_3166d4cc5b09c744_a> of entity <cntr_11_0_3166d4cc5b09c744>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/crdc_v5_0_19fb63dead3076ad.vhd" into library work
Parsing entity <crdc_v5_0_19fb63dead3076ad>.
Parsing architecture <crdc_v5_0_19fb63dead3076ad_a> of entity <crdc_v5_0_19fb63dead3076ad>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" into library work
Parsing entity <addsb_11_0_239e4f614ba09ab1>.
Parsing architecture <addsb_11_0_239e4f614ba09ab1_a> of entity <addsb_11_0_239e4f614ba09ab1>.
Parsing entity <addsb_11_0_26986301a9f671cd>.
Parsing architecture <addsb_11_0_26986301a9f671cd_a> of entity <addsb_11_0_26986301a9f671cd>.
Parsing entity <addsb_11_0_8b0747970e52f130>.
Parsing architecture <addsb_11_0_8b0747970e52f130_a> of entity <addsb_11_0_8b0747970e52f130>.
Parsing entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing architecture <cc_cmplr_v3_0_06e2cdeaeaa4a078_a> of entity <cc_cmplr_v3_0_06e2cdeaeaa4a078>.
Parsing entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing architecture <cc_cmplr_v3_0_f380cf0963b63169_a> of entity <cc_cmplr_v3_0_f380cf0963b63169>.
Parsing entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing architecture <cmpy_v5_0_fc1d91881e8e8ae6_a> of entity <cmpy_v5_0_fc1d91881e8e8ae6>.
Parsing entity <cntr_11_0_3166d4cc5b09c744>.
Parsing architecture <cntr_11_0_3166d4cc5b09c744_a> of entity <cntr_11_0_3166d4cc5b09c744>.
Parsing entity <crdc_v5_0_19fb63dead3076ad>.
Parsing architecture <crdc_v5_0_19fb63dead3076ad_a> of entity <crdc_v5_0_19fb63dead3076ad>.
Parsing entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing architecture <dds_cmplr_v5_0_757016b8a434f5d8_a> of entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing architecture <fr_cmplr_v6_3_0c61ac74cf3e5cc7_a> of entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing entity <fr_cmplr_v6_3_1463b5af78ac5ae9>.
Parsing architecture <fr_cmplr_v6_3_1463b5af78ac5ae9_a> of entity <fr_cmplr_v6_3_1463b5af78ac5ae9>.
Parsing entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing architecture <fr_cmplr_v6_3_7533d5f0521a268c_a> of entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing architecture <fr_cmplr_v6_3_95e3c24666ebc2c9_a> of entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing architecture <fr_cmplr_v6_3_ef8269b30b0e0deb_a> of entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing entity <mult_11_2_6d8e463c710483da>.
Parsing architecture <mult_11_2_6d8e463c710483da_a> of entity <mult_11_2_6d8e463c710483da>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlclockenablegenerator>.
Parsing architecture <behavior> of entity <xlclockenablegenerator>.
Parsing entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing architecture <behavior> of entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <reinterpret_b62f4240f0>.
Parsing architecture <behavior> of entity <reinterpret_b62f4240f0>.
Parsing entity <xlceprobe>.
Parsing architecture <behavior> of entity <xlceprobe>.
Parsing entity <mux_a2121d82da>.
Parsing architecture <behavior> of entity <mux_a2121d82da>.
Parsing entity <counter_41314d726b>.
Parsing architecture <behavior> of entity <counter_41314d726b>.
Parsing entity <xlusamp>.
Parsing architecture <struct> of entity <xlusamp>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing architecture <behavior> of entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing entity <xldsamp>.
Parsing architecture <struct> of entity <xldsamp>.
Parsing entity <relational_a892e1bf40>.
Parsing architecture <behavior> of entity <relational_a892e1bf40>.
Parsing entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing architecture <behavior> of entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_31a4235b32>.
Parsing architecture <behavior> of entity <reinterpret_31a4235b32>.
Parsing entity <reinterpret_d00df1b782>.
Parsing architecture <behavior> of entity <reinterpret_d00df1b782>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <relational_d29d27b7b3>.
Parsing architecture <behavior> of entity <relational_d29d27b7b3>.
Parsing entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing architecture <behavior> of entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing entity <reinterpret_9934b94a22>.
Parsing architecture <behavior> of entity <reinterpret_9934b94a22>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <xlmult>.
Parsing architecture <behavior> of entity <xlmult>.
Parsing entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing architecture <behavior> of entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing entity <delay_961b43f67a>.
Parsing architecture <behavior> of entity <delay_961b43f67a>.
Parsing entity <constant_f394f3309c>.
Parsing architecture <behavior> of entity <constant_f394f3309c>.
Parsing entity <reinterpret_3cddc67241>.
Parsing architecture <behavior> of entity <reinterpret_3cddc67241>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <relational_367321bc0c>.
Parsing architecture <behavior> of entity <relational_367321bc0c>.
Parsing entity <relational_83ca2c6a3c>.
Parsing architecture <behavior> of entity <relational_83ca2c6a3c>.
Parsing entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing architecture <behavior> of entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing architecture <behavior> of entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing architecture <behavior> of entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <xlfir_compiler_050c369b674b0d165d95450c3101ab48>.
Parsing architecture <behavior> of entity <xlfir_compiler_050c369b674b0d165d95450c3101ab48>.
Parsing entity <mux_f062741975>.
Parsing architecture <behavior> of entity <mux_f062741975>.
Parsing entity <xlcounter_free>.
Parsing architecture <behavior> of entity <xlcounter_free>.
Parsing entity <mux_187c900130>.
Parsing architecture <behavior> of entity <mux_187c900130>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <expr_375d7bbece>.
Parsing architecture <behavior> of entity <expr_375d7bbece>.
Parsing entity <xldivider_generator_66a16853278bd0055273accc6a1f1f05>.
Parsing architecture <behavior> of entity <xldivider_generator_66a16853278bd0055273accc6a1f1f05>.
Parsing entity <relational_416cfcae1e>.
Parsing architecture <behavior> of entity <relational_416cfcae1e>.
Parsing entity <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249>.
Parsing architecture <behavior> of entity <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249>.
Parsing entity <xladdsub>.
Parsing architecture <behavior> of entity <xladdsub>.
Parsing entity <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993>.
Parsing architecture <behavior> of entity <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993>.
Parsing entity <xldivider_generator_f233dc286cb089d5deada4c083704bfa>.
Parsing architecture <behavior> of entity <xldivider_generator_f233dc286cb089d5deada4c083704bfa>.
Parsing entity <reinterpret_c3c0e847be>.
Parsing architecture <behavior> of entity <reinterpret_c3c0e847be>.
Parsing entity <concat_43e7f055fa>.
Parsing architecture <behavior> of entity <concat_43e7f055fa>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <bitbasher_a756ba0096>.
Parsing architecture <behavior> of entity <bitbasher_a756ba0096>.
Parsing entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing architecture <behavior> of entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing entity <bpf_entity_d31c4af409>.
Parsing architecture <structural> of entity <bpf_entity_d31c4af409>.
Parsing entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing architecture <structural> of entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing entity <dds_sub_entity_a4b6b880f6>.
Parsing architecture <structural> of entity <dds_sub_entity_a4b6b880f6>.
Parsing entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing architecture <structural> of entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing architecture <structural> of entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing architecture <structural> of entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing entity <fofb_cordic_entity_fad57e49ce>.
Parsing architecture <structural> of entity <fofb_cordic_entity_fad57e49ce>.
Parsing entity <reg_entity_cf7aa296b2>.
Parsing architecture <structural> of entity <reg_entity_cf7aa296b2>.
Parsing entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing architecture <structural> of entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing entity <reg_entity_71dd029fba>.
Parsing architecture <structural> of entity <reg_entity_71dd029fba>.
Parsing entity <reg1_entity_b079f30e3c>.
Parsing architecture <structural> of entity <reg1_entity_b079f30e3c>.
Parsing entity <cic_fofb_entity_2ed6a6e00c>.
Parsing architecture <structural> of entity <cic_fofb_entity_2ed6a6e00c>.
Parsing entity <fofb_amp_entity_078cdb1842>.
Parsing architecture <structural> of entity <fofb_amp_entity_078cdb1842>.
Parsing entity <fofb_amp0_entity_95b23bfc2c>.
Parsing architecture <structural> of entity <fofb_amp0_entity_95b23bfc2c>.
Parsing entity <fofb_cordic_entity_e4c0810ec7>.
Parsing architecture <structural> of entity <fofb_cordic_entity_e4c0810ec7>.
Parsing entity <reg_entity_9227840bc1>.
Parsing architecture <structural> of entity <reg_entity_9227840bc1>.
Parsing entity <cic_fofb_entity_579902476d>.
Parsing architecture <structural> of entity <cic_fofb_entity_579902476d>.
Parsing entity <fofb_amp_entity_f70fcc8ed9>.
Parsing architecture <structural> of entity <fofb_amp_entity_f70fcc8ed9>.
Parsing entity <fofb_amp1_entity_a049562dde>.
Parsing architecture <structural> of entity <fofb_amp1_entity_a049562dde>.
Parsing entity <fofb_amp_entity_8b25d4b0b6>.
Parsing architecture <structural> of entity <fofb_amp_entity_8b25d4b0b6>.
Parsing entity <cast_truncate1_entity_56731b7870>.
Parsing architecture <structural> of entity <cast_truncate1_entity_56731b7870>.
Parsing entity <k_fofb_mult3_entity_697accc8e2>.
Parsing architecture <structural> of entity <k_fofb_mult3_entity_697accc8e2>.
Parsing entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing architecture <structural> of entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing entity <k_monit_1_mult_entity_016885a3ac>.
Parsing architecture <structural> of entity <k_monit_1_mult_entity_016885a3ac>.
Parsing entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing architecture <structural> of entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing entity <k_tbt_mult_entity_b8fafff255>.
Parsing architecture <structural> of entity <k_tbt_mult_entity_b8fafff255>.
Parsing entity <cast_truncate1_entity_18a9b21a64>.
Parsing architecture <structural> of entity <cast_truncate1_entity_18a9b21a64>.
Parsing entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing architecture <structural> of entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing architecture <structural> of entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing architecture <structural> of entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing architecture <structural> of entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing entity <datareg_en_entity_5c82ef2965>.
Parsing architecture <structural> of entity <datareg_en_entity_5c82ef2965>.
Parsing entity <datareg_en1_entity_8d533fde9e>.
Parsing architecture <structural> of entity <datareg_en1_entity_8d533fde9e>.
Parsing entity <cmixer_0_entity_f630e8d7ec>.
Parsing architecture <structural> of entity <cmixer_0_entity_f630e8d7ec>.
Parsing entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing architecture <structural> of entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing entity <tddm_mixer_entity_8537ade7b6>.
Parsing architecture <structural> of entity <tddm_mixer_entity_8537ade7b6>.
Parsing entity <mixer_entity_a1cd828545>.
Parsing architecture <structural> of entity <mixer_entity_a1cd828545>.
Parsing entity <format1_entity_4e0a69646b>.
Parsing architecture <structural> of entity <format1_entity_4e0a69646b>.
Parsing entity <cast2_entity_4b7421c7c9>.
Parsing architecture <structural> of entity <cast2_entity_4b7421c7c9>.
Parsing entity <format1_entity_3cf61b0d44>.
Parsing architecture <structural> of entity <format1_entity_3cf61b0d44>.
Parsing entity <cast4_entity_4ed908d7fc>.
Parsing architecture <structural> of entity <cast4_entity_4ed908d7fc>.
Parsing entity <reg1_entity_8661a44192>.
Parsing architecture <structural> of entity <reg1_entity_8661a44192>.
Parsing entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing entity <monit_amp_c_entity_c83793ea71>.
Parsing architecture <structural> of entity <monit_amp_c_entity_c83793ea71>.
Parsing entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing architecture <structural> of entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing entity <monit_amp_entity_44da74e268>.
Parsing architecture <structural> of entity <monit_amp_entity_44da74e268>.
Parsing entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing entity <tbt_cordic_entity_232cb2e43e>.
Parsing architecture <structural> of entity <tbt_cordic_entity_232cb2e43e>.
Parsing entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing architecture <structural> of entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing architecture <structural> of entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing entity <trunc_entity_e5eda8a5ac>.
Parsing architecture <structural> of entity <trunc_entity_e5eda8a5ac>.
Parsing entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing entity <tbt_amp0_entity_88b1c45f0e>.
Parsing architecture <structural> of entity <tbt_amp0_entity_88b1c45f0e>.
Parsing entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing entity <tbt_cordic_entity_9dc3371de2>.
Parsing architecture <structural> of entity <tbt_cordic_entity_9dc3371de2>.
Parsing entity <tddm_tbt_entity_1f4b61e651>.
Parsing architecture <structural> of entity <tddm_tbt_entity_1f4b61e651>.
Parsing entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing entity <tbt_amp1_entity_6e98f85f9f>.
Parsing architecture <structural> of entity <tbt_amp1_entity_6e98f85f9f>.
Parsing entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing architecture <structural> of entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing entity <tbt_amp_entity_cbd277bb0c>.
Parsing architecture <structural> of entity <tbt_amp_entity_cbd277bb0c>.
Parsing entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing architecture <structural> of entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing entity <tdm_mix_entity_54ce67e6e8>.
Parsing architecture <structural> of entity <tdm_mix_entity_54ce67e6e8>.
Parsing entity <tdm_monit_entity_6e38292ecb>.
Parsing architecture <structural> of entity <tdm_monit_entity_6e38292ecb>.
Parsing entity <downsample_entity_f33f90217c>.
Parsing architecture <structural> of entity <downsample_entity_f33f90217c>.
Parsing entity <downsample1_entity_312d531c6b>.
Parsing architecture <structural> of entity <downsample1_entity_312d531c6b>.
Parsing entity <tdm_monit_1_entity_746ecf54b0>.
Parsing architecture <structural> of entity <tdm_monit_1_entity_746ecf54b0>.
Parsing entity <datareg_en_entity_79473f9ed1>.
Parsing architecture <structural> of entity <datareg_en_entity_79473f9ed1>.
Parsing entity <datareg_en3_entity_6643090018>.
Parsing architecture <structural> of entity <datareg_en3_entity_6643090018>.
Parsing entity <pulse_stretcher_entity_6e743f7335>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_6e743f7335>.
Parsing entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing architecture <structural> of entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing architecture <structural> of entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing entity <downsample_entity_482880cb12>.
Parsing architecture <structural> of entity <downsample_entity_482880cb12>.
Parsing entity <downsample1_entity_4c88924603>.
Parsing architecture <structural> of entity <downsample1_entity_4c88924603>.
Parsing entity <downsample2_entity_891f07b1a7>.
Parsing architecture <structural> of entity <downsample2_entity_891f07b1a7>.
Parsing entity <downsample7_entity_b85055cb62>.
Parsing architecture <structural> of entity <downsample7_entity_b85055cb62>.
Parsing entity <fifo_monit_q_entity_87341c6215>.
Parsing architecture <structural> of entity <fifo_monit_q_entity_87341c6215>.
Parsing entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing architecture <structural> of entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing entity <pulse_stretcher_entity_5f310e30e0>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_5f310e30e0>.
Parsing entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing architecture <structural> of entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing architecture <structural> of entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing architecture <structural> of entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing entity <format1_entity_a98b06306e>.
Parsing architecture <structural> of entity <format1_entity_a98b06306e>.
Parsing entity <cast1_entity_3d447d0833>.
Parsing architecture <structural> of entity <cast1_entity_3d447d0833>.
Parsing entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing entity <monit_pos_1_entity_522c8cf08d>.
Parsing architecture <structural> of entity <monit_pos_1_entity_522c8cf08d>.
Parsing entity <ddc_bpm_476_066>.
Parsing architecture <structural> of entity <ddc_bpm_476_066>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <xland2>.
Parsing architecture <behavior> of entity <xland2>.
Parsing entity <default_clock_driver>.
Parsing architecture <structural> of entity <default_clock_driver>.
Parsing entity <ddc_bpm_476_066_cw>.
Parsing architecture <structural> of entity <ddc_bpm_476_066_cw>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dds_cmplr_v5_0_757016b8a434f5d8.vhd" into library work
Parsing entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing architecture <dds_cmplr_v5_0_757016b8a434f5d8_a> of entity <dds_cmplr_v5_0_757016b8a434f5d8>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_6f80dffc6505f52d.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_7ef58ec245a610b4.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_e1825854b6ed410d.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_f359164f94f65852.vhd" into library work
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fifo_generator_virtex6_8_4_784d0e5148f6dbe1.vhd" into library work
Parsing entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1>.
Parsing architecture <fifo_generator_virtex6_8_4_784d0e5148f6dbe1_a> of entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_0c61ac74cf3e5cc7.vhd" into library work
Parsing entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing architecture <fr_cmplr_v6_3_0c61ac74cf3e5cc7_a> of entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_1463b5af78ac5ae9.vhd" into library work
Parsing entity <fr_cmplr_v6_3_1463b5af78ac5ae9>.
Parsing architecture <fr_cmplr_v6_3_1463b5af78ac5ae9_a> of entity <fr_cmplr_v6_3_1463b5af78ac5ae9>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_7533d5f0521a268c.vhd" into library work
Parsing entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing architecture <fr_cmplr_v6_3_7533d5f0521a268c_a> of entity <fr_cmplr_v6_3_7533d5f0521a268c>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_95e3c24666ebc2c9.vhd" into library work
Parsing entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing architecture <fr_cmplr_v6_3_95e3c24666ebc2c9_a> of entity <fr_cmplr_v6_3_95e3c24666ebc2c9>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_ef8269b30b0e0deb.vhd" into library work
Parsing entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing architecture <fr_cmplr_v6_3_ef8269b30b0e0deb_a> of entity <fr_cmplr_v6_3_ef8269b30b0e0deb>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/mult_11_2_6d8e463c710483da.vhd" into library work
Parsing entity <mult_11_2_6d8e463c710483da>.
Parsing architecture <mult_11_2_6d8e463c710483da_a> of entity <mult_11_2_6d8e463c710483da>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/nonleaf_results.vhd" into library work
Parsing entity <bpf_entity_d31c4af409>.
Parsing architecture <structural> of entity <bpf_entity_d31c4af409>.
Parsing entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing architecture <structural> of entity <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
Parsing entity <dds_sub_entity_a4b6b880f6>.
Parsing architecture <structural> of entity <dds_sub_entity_a4b6b880f6>.
Parsing entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing architecture <structural> of entity <tddm_fofb_amp0_entity_fd74c6ad6e>.
Parsing entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing architecture <structural> of entity <tddm_fofb_amp_4ch_entity_2cc521a83f>.
Parsing entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_b60a69fd9b>.
Parsing entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing architecture <structural> of entity <tddm_tbt_cordic0_entity_38de3613fe>.
Parsing entity <fofb_cordic_entity_fad57e49ce>.
Parsing architecture <structural> of entity <fofb_cordic_entity_fad57e49ce>.
Parsing entity <reg_entity_cf7aa296b2>.
Parsing architecture <structural> of entity <reg_entity_cf7aa296b2>.
Parsing entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing architecture <structural> of entity <tddm_fofb_cic0_entity_6b909292ff>.
Parsing entity <reg_entity_71dd029fba>.
Parsing architecture <structural> of entity <reg_entity_71dd029fba>.
Parsing entity <reg1_entity_b079f30e3c>.
Parsing architecture <structural> of entity <reg1_entity_b079f30e3c>.
Parsing entity <cic_fofb_entity_2ed6a6e00c>.
Parsing architecture <structural> of entity <cic_fofb_entity_2ed6a6e00c>.
Parsing entity <fofb_amp_entity_078cdb1842>.
Parsing architecture <structural> of entity <fofb_amp_entity_078cdb1842>.
Parsing entity <fofb_amp0_entity_95b23bfc2c>.
Parsing architecture <structural> of entity <fofb_amp0_entity_95b23bfc2c>.
Parsing entity <fofb_cordic_entity_e4c0810ec7>.
Parsing architecture <structural> of entity <fofb_cordic_entity_e4c0810ec7>.
Parsing entity <reg_entity_9227840bc1>.
Parsing architecture <structural> of entity <reg_entity_9227840bc1>.
Parsing entity <cic_fofb_entity_579902476d>.
Parsing architecture <structural> of entity <cic_fofb_entity_579902476d>.
Parsing entity <fofb_amp_entity_f70fcc8ed9>.
Parsing architecture <structural> of entity <fofb_amp_entity_f70fcc8ed9>.
Parsing entity <fofb_amp1_entity_a049562dde>.
Parsing architecture <structural> of entity <fofb_amp1_entity_a049562dde>.
Parsing entity <fofb_amp_entity_8b25d4b0b6>.
Parsing architecture <structural> of entity <fofb_amp_entity_8b25d4b0b6>.
Parsing entity <cast_truncate1_entity_56731b7870>.
Parsing architecture <structural> of entity <cast_truncate1_entity_56731b7870>.
Parsing entity <k_fofb_mult3_entity_697accc8e2>.
Parsing architecture <structural> of entity <k_fofb_mult3_entity_697accc8e2>.
Parsing entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing architecture <structural> of entity <cast_truncate1_entity_fe5c8d5ea5>.
Parsing entity <k_monit_1_mult_entity_016885a3ac>.
Parsing architecture <structural> of entity <k_monit_1_mult_entity_016885a3ac>.
Parsing entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing architecture <structural> of entity <k_monit_mult3_entity_8a778fb5f4>.
Parsing entity <k_tbt_mult_entity_b8fafff255>.
Parsing architecture <structural> of entity <k_tbt_mult_entity_b8fafff255>.
Parsing entity <cast_truncate1_entity_18a9b21a64>.
Parsing architecture <structural> of entity <cast_truncate1_entity_18a9b21a64>.
Parsing entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing architecture <structural> of entity <ksum_fofb_mult4_entity_ac3ed97096>.
Parsing entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing architecture <structural> of entity <ksum_monit_1_mult1_entity_c66dc07078>.
Parsing entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing architecture <structural> of entity <ksum_monit_mult2_entity_31877b6d2b>.
Parsing entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing architecture <structural> of entity <ksum_tbt_mult3_entity_e0be30d675>.
Parsing entity <datareg_en_entity_5c82ef2965>.
Parsing architecture <structural> of entity <datareg_en_entity_5c82ef2965>.
Parsing entity <datareg_en1_entity_8d533fde9e>.
Parsing architecture <structural> of entity <datareg_en1_entity_8d533fde9e>.
Parsing entity <cmixer_0_entity_f630e8d7ec>.
Parsing architecture <structural> of entity <cmixer_0_entity_f630e8d7ec>.
Parsing entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing architecture <structural> of entity <tddm_mixer0_i_entity_f95b8f24ad>.
Parsing entity <tddm_mixer_entity_8537ade7b6>.
Parsing architecture <structural> of entity <tddm_mixer_entity_8537ade7b6>.
Parsing entity <mixer_entity_a1cd828545>.
Parsing architecture <structural> of entity <mixer_entity_a1cd828545>.
Parsing entity <format1_entity_4e0a69646b>.
Parsing architecture <structural> of entity <format1_entity_4e0a69646b>.
Parsing entity <cast2_entity_4b7421c7c9>.
Parsing architecture <structural> of entity <cast2_entity_4b7421c7c9>.
Parsing entity <format1_entity_3cf61b0d44>.
Parsing architecture <structural> of entity <format1_entity_3cf61b0d44>.
Parsing entity <cast4_entity_4ed908d7fc>.
Parsing architecture <structural> of entity <cast4_entity_4ed908d7fc>.
Parsing entity <reg1_entity_8661a44192>.
Parsing architecture <structural> of entity <reg1_entity_8661a44192>.
Parsing entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_int_entity_554a834349>.
Parsing entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing architecture <structural> of entity <tddm_monit_amp_c_entity_5b2613eff7>.
Parsing entity <monit_amp_c_entity_c83793ea71>.
Parsing architecture <structural> of entity <monit_amp_c_entity_c83793ea71>.
Parsing entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing architecture <structural> of entity <tddm_monit_amp_out_entity_521eb373cc>.
Parsing entity <monit_amp_entity_44da74e268>.
Parsing architecture <structural> of entity <monit_amp_entity_44da74e268>.
Parsing entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_5b94be40c5>.
Parsing entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing architecture <structural> of entity <tddm_tbt_cordic1_entity_d3f44a687c>.
Parsing entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_18d3979a26>.
Parsing entity <tbt_cordic_entity_232cb2e43e>.
Parsing architecture <structural> of entity <tbt_cordic_entity_232cb2e43e>.
Parsing entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing architecture <structural> of entity <tddm_tbt_poly_i_entity_469601736c>.
Parsing entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing architecture <structural> of entity <tddm_tbt_entity_9ac9f65b0b>.
Parsing entity <trunc_entity_e5eda8a5ac>.
Parsing architecture <structural> of entity <trunc_entity_e5eda8a5ac>.
Parsing entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_4477ec06c2>.
Parsing entity <tbt_amp0_entity_88b1c45f0e>.
Parsing architecture <structural> of entity <tbt_amp0_entity_88b1c45f0e>.
Parsing entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing architecture <structural> of entity <tddm_tbt_cordic_entity_9e99bd206d>.
Parsing entity <tbt_cordic_entity_9dc3371de2>.
Parsing architecture <structural> of entity <tbt_cordic_entity_9dc3371de2>.
Parsing entity <tddm_tbt_entity_1f4b61e651>.
Parsing architecture <structural> of entity <tddm_tbt_entity_1f4b61e651>.
Parsing entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing architecture <structural> of entity <tbt_poly_decim_entity_bb6f6b5b6a>.
Parsing entity <tbt_amp1_entity_6e98f85f9f>.
Parsing architecture <structural> of entity <tbt_amp1_entity_6e98f85f9f>.
Parsing entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing architecture <structural> of entity <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
Parsing entity <tbt_amp_entity_cbd277bb0c>.
Parsing architecture <structural> of entity <tbt_amp_entity_cbd277bb0c>.
Parsing entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing architecture <structural> of entity <tdm_mix_ch0_1_entity_b9bb73dd5f>.
Parsing entity <tdm_mix_entity_54ce67e6e8>.
Parsing architecture <structural> of entity <tdm_mix_entity_54ce67e6e8>.
Parsing entity <tdm_monit_entity_6e38292ecb>.
Parsing architecture <structural> of entity <tdm_monit_entity_6e38292ecb>.
Parsing entity <downsample_entity_f33f90217c>.
Parsing architecture <structural> of entity <downsample_entity_f33f90217c>.
Parsing entity <downsample1_entity_312d531c6b>.
Parsing architecture <structural> of entity <downsample1_entity_312d531c6b>.
Parsing entity <tdm_monit_1_entity_746ecf54b0>.
Parsing architecture <structural> of entity <tdm_monit_1_entity_746ecf54b0>.
Parsing entity <datareg_en_entity_79473f9ed1>.
Parsing architecture <structural> of entity <datareg_en_entity_79473f9ed1>.
Parsing entity <datareg_en3_entity_6643090018>.
Parsing architecture <structural> of entity <datareg_en3_entity_6643090018>.
Parsing entity <pulse_stretcher_entity_6e743f7335>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_6e743f7335>.
Parsing entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing architecture <structural> of entity <fifo_fofb_q_entity_6e49a095d8>.
Parsing entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing architecture <structural> of entity <delta_sigma_fofb_entity_ee61e649ea>.
Parsing entity <downsample_entity_482880cb12>.
Parsing architecture <structural> of entity <downsample_entity_482880cb12>.
Parsing entity <downsample1_entity_4c88924603>.
Parsing architecture <structural> of entity <downsample1_entity_4c88924603>.
Parsing entity <downsample2_entity_891f07b1a7>.
Parsing architecture <structural> of entity <downsample2_entity_891f07b1a7>.
Parsing entity <downsample7_entity_b85055cb62>.
Parsing architecture <structural> of entity <downsample7_entity_b85055cb62>.
Parsing entity <fifo_monit_q_entity_87341c6215>.
Parsing architecture <structural> of entity <fifo_monit_q_entity_87341c6215>.
Parsing entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing architecture <structural> of entity <delta_sigma_monit_entity_a8f8b81626>.
Parsing entity <pulse_stretcher_entity_5f310e30e0>.
Parsing architecture <structural> of entity <pulse_stretcher_entity_5f310e30e0>.
Parsing entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing architecture <structural> of entity <fifo_tbt_q_entity_b4861d81a3>.
Parsing entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing architecture <structural> of entity <fifo_tbt_sum_entity_707d0cbec6>.
Parsing entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing architecture <structural> of entity <delta_sigma_tbt_entity_bbfa8a8a69>.
Parsing entity <format1_entity_a98b06306e>.
Parsing architecture <structural> of entity <format1_entity_a98b06306e>.
Parsing entity <cast1_entity_3d447d0833>.
Parsing architecture <structural> of entity <cast1_entity_3d447d0833>.
Parsing entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_int_entity_3405798202>.
Parsing entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing architecture <structural> of entity <tddm_monit_pos_1_out_entity_1d58a51dbf>.
Parsing entity <monit_pos_1_entity_522c8cf08d>.
Parsing architecture <structural> of entity <monit_pos_1_entity_522c8cf08d>.
Parsing entity <ddc_bpm_476_066>.
Parsing architecture <structural> of entity <ddc_bpm_476_066>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/perl_results.vhd" into library work
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <xlclockenablegenerator>.
Parsing architecture <behavior> of entity <xlclockenablegenerator>.
Parsing entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing architecture <behavior> of entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <reinterpret_b62f4240f0>.
Parsing architecture <behavior> of entity <reinterpret_b62f4240f0>.
Parsing entity <xlceprobe>.
Parsing architecture <behavior> of entity <xlceprobe>.
Parsing entity <mux_a2121d82da>.
Parsing architecture <behavior> of entity <mux_a2121d82da>.
Parsing entity <counter_41314d726b>.
Parsing architecture <behavior> of entity <counter_41314d726b>.
Parsing entity <xlusamp>.
Parsing architecture <struct> of entity <xlusamp>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing architecture <behavior> of entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
Parsing entity <xldsamp>.
Parsing architecture <struct> of entity <xldsamp>.
Parsing entity <relational_a892e1bf40>.
Parsing architecture <behavior> of entity <relational_a892e1bf40>.
Parsing entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing architecture <behavior> of entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <reinterpret_31a4235b32>.
Parsing architecture <behavior> of entity <reinterpret_31a4235b32>.
Parsing entity <reinterpret_d00df1b782>.
Parsing architecture <behavior> of entity <reinterpret_d00df1b782>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <relational_d29d27b7b3>.
Parsing architecture <behavior> of entity <relational_d29d27b7b3>.
Parsing entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing architecture <behavior> of entity <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
Parsing entity <reinterpret_9934b94a22>.
Parsing architecture <behavior> of entity <reinterpret_9934b94a22>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <xlmult>.
Parsing architecture <behavior> of entity <xlmult>.
Parsing entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing architecture <behavior> of entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
Parsing entity <delay_961b43f67a>.
Parsing architecture <behavior> of entity <delay_961b43f67a>.
Parsing entity <constant_f394f3309c>.
Parsing architecture <behavior> of entity <constant_f394f3309c>.
Parsing entity <reinterpret_3cddc67241>.
Parsing architecture <behavior> of entity <reinterpret_3cddc67241>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <relational_367321bc0c>.
Parsing architecture <behavior> of entity <relational_367321bc0c>.
Parsing entity <relational_83ca2c6a3c>.
Parsing architecture <behavior> of entity <relational_83ca2c6a3c>.
Parsing entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing architecture <behavior> of entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
Parsing entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing architecture <behavior> of entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
Parsing entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing architecture <behavior> of entity <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
Parsing entity <reinterpret_4bf1ad328a>.
Parsing architecture <behavior> of entity <reinterpret_4bf1ad328a>.
Parsing entity <xlfir_compiler_050c369b674b0d165d95450c3101ab48>.
Parsing architecture <behavior> of entity <xlfir_compiler_050c369b674b0d165d95450c3101ab48>.
Parsing entity <mux_f062741975>.
Parsing architecture <behavior> of entity <mux_f062741975>.
Parsing entity <xlcounter_free>.
Parsing architecture <behavior> of entity <xlcounter_free>.
Parsing entity <mux_187c900130>.
Parsing architecture <behavior> of entity <mux_187c900130>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <expr_375d7bbece>.
Parsing architecture <behavior> of entity <expr_375d7bbece>.
Parsing entity <xldivider_generator_66a16853278bd0055273accc6a1f1f05>.
Parsing architecture <behavior> of entity <xldivider_generator_66a16853278bd0055273accc6a1f1f05>.
Parsing entity <relational_416cfcae1e>.
Parsing architecture <behavior> of entity <relational_416cfcae1e>.
Parsing entity <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249>.
Parsing architecture <behavior> of entity <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249>.
Parsing entity <xladdsub>.
Parsing architecture <behavior> of entity <xladdsub>.
Parsing entity <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993>.
Parsing architecture <behavior> of entity <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993>.
Parsing entity <xldivider_generator_f233dc286cb089d5deada4c083704bfa>.
Parsing architecture <behavior> of entity <xldivider_generator_f233dc286cb089d5deada4c083704bfa>.
Parsing entity <reinterpret_c3c0e847be>.
Parsing architecture <behavior> of entity <reinterpret_c3c0e847be>.
Parsing entity <concat_43e7f055fa>.
Parsing architecture <behavior> of entity <concat_43e7f055fa>.
Parsing entity <reinterpret_60ea556961>.
Parsing architecture <behavior> of entity <reinterpret_60ea556961>.
Parsing entity <bitbasher_a756ba0096>.
Parsing architecture <behavior> of entity <bitbasher_a756ba0096>.
Parsing entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing architecture <behavior> of entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/un_cross_top.vhd" into library work
Parsing entity <un_cross_top>.
Parsing architecture <rtl> of entity <un_cross_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/swap_cnt_top.vhd" into library work
Parsing entity <swap_cnt_top>.
Parsing architecture <rtl> of entity <swap_cnt_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/rf_ch_swap.vhd" into library work
Parsing entity <rf_ch_swap>.
WARNING:HDLCompiler:685 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/rf_ch_swap.vhd" Line 34: Overwriting existing primary unit rf_ch_swap
Parsing architecture <rtl> of entity <rf_ch_swap>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_ch.vhd" into library work
Parsing entity <inv_ch>.
Parsing architecture <rtl> of entity <inv_ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/delay_inv_ch.vhd" into library work
Parsing entity <delay_inv_ch>.
Parsing architecture <rtl> of entity <delay_inv_ch>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_chs_top.vhd" into library work
Parsing entity <inv_chs_top>.
Parsing architecture <rtl> of entity <inv_chs_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/dyn_mult_2chs.vhd" into library work
Parsing entity <dyn_mult_2chs>.
Parsing architecture <rtl> of entity <dyn_mult_2chs>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_v4_1_defaults>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_pkg>.
Parsing package body <blk_mem_gen_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_gen_getinit_pkg>.
Parsing package body <blk_mem_gen_getinit_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd" into library blk_mem_gen_v4_1
Parsing package <blk_mem_min_area_pkg>.
Parsing package body <blk_mem_min_area_pkg>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd" into library blk_mem_gen_v4_1
Parsing entity <bindec>.
Parsing architecture <xilinx> of entity <bindec>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_mux>.
Parsing architecture <xilinx> of entity <blk_mem_gen_mux>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s6_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3adsp_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3a_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v6_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v5_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_v4_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_wrapper_s3_init>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_prim_width>.
Parsing architecture <xilinx> of entity <blk_mem_gen_prim_width>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_generic_cstr>.
Parsing architecture <xilinx> of entity <blk_mem_gen_generic_cstr>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_encoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_encoder>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_ecc_decoder>.
Parsing architecture <xilinx> of entity <blk_mem_gen_ecc_decoder>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_input_block>.
Parsing architecture <xilinx> of entity <blk_mem_input_block>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_output_block>.
Parsing architecture <xilinx> of entity <blk_mem_output_block>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_top>.
Parsing architecture <xilinx> of entity <blk_mem_gen_top>.
Parsing VHDL file "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd" into library blk_mem_gen_v4_1
Parsing entity <blk_mem_gen_v4_1_xst>.
Parsing architecture <xilinx> of entity <blk_mem_gen_v4_1_xst>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <dbe_bpm_dsp> (architecture <rtl>) from library <work>.

Elaborating entity <clk_gen> (architecture <syn>) from library <work>.

Elaborating entity <sys_pll> (architecture <syn>) with generics from library <work>.

Elaborating entity <gc_reset> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_sync_ffs> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.
Warning: "Wishbone slave device #1 (WB4-BlockRAM) has an address range that is not a power of 2 minus one (0x15fff). This is not supported by the crossbar."
Warning: "Wishbone slave device #0 (WB4-BlockRAM) has an address range that is not a power of 2 minus one (0x15fff). This is not supported by the crossbar."

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0x3ffe0000]"
Note: "Mapping slave #1[0x10000000/0x3ffe0000]"
Note: "Mapping slave #2[0x20000000/0x3fffc000]"
Note: "Mapping slave #3[0x30004000/0x3fffffe0]"
Note: "Mapping slave #4[0x30005000/0x3ffffe00]"
Note: "Mapping slave #5[0x30006000/0x3fffff00]"
Note: "Mapping slave #6[0x30007000/0x3fffff00]"
Note: "Mapping slave #7[0x30008000/0x3fffff00]"
Note: "Mapping slave #8[0x30010000/0x3ffff000]"
Note: "Mapping slave #9[0x30020000/0x3ffff000]"
Note: "Mapping slave #10[0x30000000/0x3ffffc00]"
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 1054: Assignment to lm32_rstn ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 1077: Assignment to lm32_interrupt ignored, since the identifier is never used

Elaborating entity <xwb_rs232_syscon> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_rs232_syscon> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module rs232_syscon_top_1_0

Elaborating module <rs232_syscon_top_1_0>.

Elaborating module <rs232_syscon>.
WARNING:HDLCompiler:327 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 377: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <auto_baud(CLOCK_FACTOR_PP=8,LOG2_MAX_COUNT_PP=16)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 322: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 357: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v" Line 363: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <rs232tx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 656: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 668: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <rs232rx(START_BITS_PP=1,DATA_BITS_PP=8,STOP_BITS_PP=1,CLOCK_FACTOR_PP=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v" Line 539: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 472: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 524: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1066: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1067: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1096: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1168: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1176: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" Line 1186: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:552 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v" Line 30: Input port master_adr_i[31] is not connected on this instance
Back to vhdl to continue elaboration

Elaborating entity <xwb_dma> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_simple_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" Line 150: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 146: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 164: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" Line 123: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 71: Net <slave1_out_int> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" Line 73: Net <slave2_out_int> does not have a driver.

Elaborating entity <xwb_dpram> (architecture <struct>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_dpram> (architecture <syn>) with generics from library <work>.

Elaborating entity <generic_dpram_sameclock> (architecture <syn>) with generics from library <work>.

Elaborating entity <xwb_ethmac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_ethmac> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module ethmac

Elaborating module <ethmac>.

Elaborating module <eth_miim>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v" Line 409: Result of 8-bit expression is truncated to fit in 7-bit target.

Elaborating module <eth_clockgen>.

Elaborating module <eth_shiftreg>.
WARNING:HDLCompiler:1308 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v" Line 122: Found full_case directive in module eth_shiftreg. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <eth_outputcontrol>.

Elaborating module <eth_registers>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b10100000)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=1'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b0)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b010010)>.

Elaborating module <eth_register(WIDTH=7,RESET_VALUE=7'b01100)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b0110)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01000000)>.

Elaborating module <eth_register(WIDTH=6,RESET_VALUE=6'b111111)>.

Elaborating module <eth_register(WIDTH=4,RESET_VALUE=4'b1111)>.

Elaborating module <eth_register(WIDTH=3,RESET_VALUE=3'b0)>.

Elaborating module <eth_register(WIDTH=8,RESET_VALUE=8'b01100100)>.

Elaborating module <eth_register(WIDTH=1,RESET_VALUE=0)>.

Elaborating module <eth_register(WIDTH=5,RESET_VALUE=5'b0)>.

Elaborating module <eth_register(WIDTH=16,RESET_VALUE=16'b0)>.
WARNING:HDLCompiler:91 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" Line 883: Signal <dbg_dat> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v" Line 1000: Assignment to ResetTxCIrq_sync1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" Line 399: Assignment to r_NoPre ignored, since the identifier is never used

Elaborating module <eth_maccontrol>.

Elaborating module <eth_receivecontrol>.

Elaborating module <eth_transmitcontrol>.

Elaborating module <eth_txethmac>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" Line 344: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <eth_txcounters>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v" Line 172: Assignment to ExcessiveDeferCnt ignored, since the identifier is never used

Elaborating module <eth_txstatem>.

Elaborating module <eth_crc>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" Line 481: Assignment to CrcError ignored, since the identifier is never used

Elaborating module <eth_random>.

Elaborating module <eth_rxethmac>.

Elaborating module <eth_rxstatem>.

Elaborating module <eth_rxcounters>.

Elaborating module <eth_rxaddrcheck>.

Elaborating module <eth_wishbone>.

Elaborating module <eth_spram_256x32(we_width=1)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 821: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 964: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1001: Result of 31-bit expression is truncated to fit in 30-bit target.

Elaborating module <eth_fifo(DATA_WIDTH=32,DEPTH=256,CNT_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 81: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 83: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 114: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v" Line 122: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1395: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 1397: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2001: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2098: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2117: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2399: Assignment to RxBufferAlmostEmpty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2418: Assignment to enough_data_in_rxfifo_for_burst_plus1 ignored, since the identifier is never used
"/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" Line 2774. $display ( $time )(eth_wishbone) Ethernet MAC BUSY signal asserted

Elaborating module <eth_macstatus>.
Back to vhdl to continue elaboration

Elaborating entity <xwb_ethmac_adapter> (architecture <behavioral>) from library <work>.

Elaborating entity <WB_bus_adapter_streaming_sg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <sipo_flag> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" Line 104: Net <sipo_clr> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" Line 274: Assignment to rx_ram_dat_reg ignored, since the identifier is never used

Elaborating entity <WB_bus_adapter_streaming_sg> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <eb_slave_core> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <EB_TX_CTRL> (architecture <behavioral>) from library <work>.

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <EB_checksum> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" Line 109. Case statement is complete. others clause is never selected

Elaborating entity <piso_flag> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" Line 509. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" Line 357: Assignment to sh_hdr_en ignored, since the identifier is never used

Elaborating entity <EB_RX_CTRL> (architecture <behavioral>) from library <work>.

Elaborating entity <sipo_flag> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 473. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 560. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" Line 129: Net <snk_hdr_fsm_rty> does not have a driver.

Elaborating entity <eb_main_fsm> (architecture <behavioral>) from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <reset_blk_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" Line 248: Using initial value "00000000000000000000000000000000" for zero_din_width since it is never assigned

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
WARNING:UtilitiesC:159 - Message file "usenglish/ip.msg" wasn't found.
INFO:ip - 0: (0,0) 	: 36x1024 	u:32
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:32

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Assignment ignored
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 509: Net <douta_i[35]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 428: Net <dina_pad[35]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 432: Net <dinb_pad[35]> does not have a driver.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <compare> (architecture <Xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_pe_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <dc_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <updn_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" Line 168: Net <ram_afull_i> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd" Line 169: Net <ram_afull_fb> does not have a driver.

Elaborating entity <wr_pf_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_handshaking_flags> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" Line 689. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" Line 753: Assignment to s_eb_rx_stall ignored, since the identifier is never used

Elaborating entity <eb_config> (architecture <behavioral>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" Line 80: Net <WB_master_i_rty> does not have a driver.

Elaborating entity <xwb_fmc130m_4ch> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_fmc130m_4ch> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 290: Using initial value (('0','0',"00000000"),('0','0',"00000000"),('0','0',"00000000"),('0','0',"00000000")) for adc_in_dummy since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 315: Using initial value ("UUUU","UUUU","UUUU","UUUU") for adc_cs_dly_in since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 455: Using initial value '0' for dummy_bit_low since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 456: Using initial value "0000000000000000" for dummy_adc_vector_low since it is never assigned

Elaborating entity <reset_synch> (architecture <rtl>) from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0xf00]"
Note: "Mapping slave #1[0x100/0xf00]"
Note: "Mapping slave #2[0x200/0xf00]"
Note: "Mapping slave #3[0x300/0xf00]"
Note: "Mapping slave #4[0x400/0xf00]"
Note: "Mapping slave #5[0x800/0xe00]"

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_fmc_130m_4ch_csr> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 114: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 115: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 116: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 117: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd" Line 118: Assignment to allzeros ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 816: Assignment to adc_rst ignored, since the identifier is never used

Elaborating entity <fmc_adc_dly_iface> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_buf> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_iface> (architecture <rtl>) with generics from library <work>.
Note: "[ map vector(0) = -1 ]"
Note: "[ map vector(1) = -1 ]"
Note: "[ map vector(2) = -1 ]"
Note: "[ map vector(3) = -1 ]"
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_pkg.vhd" Line 615: Range is empty (null range)
Note: "[ intercon(0) = 0 ]"
Note: "[ intercon(1) = 1 ]"
Note: "[ intercon(2) = 2 ]"
Note: "[ intercon(3) = 3 ]"

Elaborating entity <fmc_adc_clk> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd" Line 164: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <fmc_adc_clk> (architecture <rtl>) with generics from library <work>.

Elaborating entity <fmc_adc_data> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" Line 207: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 18x1024 	u:16
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 18x1024 	u:16

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Assignment ignored

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <clk_x_pntrs> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <rd_status_flags_as> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_as> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd" Line 141: Net <ram_almost_full_i> does not have a driver.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fmc_adc_sync_chains> (architecture <rtl>) from library <work>.

Elaborating entity <generic_sync_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:28
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:28

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <rd_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_logic> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_bin_cntr> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <wr_status_flags_ss> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <xwb_i2c_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_i2c_master> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <i2c_master_top> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" Line 204. Case statement is complete. others clause is never selected

Elaborating entity <i2c_master_byte_ctrl> (architecture <structural>) from library <work>.

Elaborating entity <i2c_master_bit_ctrl> (architecture <structural>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" Line 561. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" Line 354. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" Line 90: Net <wb_out_err> does not have a driver.

Elaborating entity <xwb_spi_bidir> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_spi_bidir> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module spi_bidir_top

Elaborating module <spi_bidir_top(Tp=1)>.

Elaborating module <spi_bidir_clgen>.

Elaborating module <spi_bidir_shift>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" Line 65: Net <wb_out_rty> does not have a driver.

Elaborating entity <wb_stream_source_gen> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_shiftreg_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_ext_pulse_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gc_extend_pulse> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" Line 312: Net <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_inc> does not have a driver.
Going to verilog side to elaborate module dds_adc_input

Elaborating module <dds_adc_input>.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 1460: Assignment to dds_cosine ignored, since the identifier is never used

Elaborating entity <multiplier_16x10_DSP> (architecture <multiplier_16x10_DSP_a>) from library <work>.

Elaborating entity <un_cross_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <swap_cnt_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <rf_ch_swap> (architecture <rtl>) with generics from library <work>.

Elaborating entity <inv_chs_top> (architecture <rtl>) with generics from library <work>.

Elaborating entity <delay_inv_ch> (architecture <rtl>) with generics from library <work>.

Elaborating entity <inv_ch> (architecture <rtl>) from library <work>.

Elaborating entity <dyn_mult_2chs> (architecture <rtl>) from library <work>.

Elaborating entity <multiplier_u16x16_DSP> (architecture <multiplier_u16x16_DSP_a>) from library <work>.

Elaborating entity <xwb_position_calc_core> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_position_calc_core> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 292: Using initial value '1' for bpf_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 302: Using initial value '1' for mix_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 316: Using initial value '1' for tbt_decim_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 319: Using initial value '1' for tbt_amp_ch0_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 328: Using initial value '1' for tbt_pha_ch0_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 348: Using initial value '1' for fofb_decim_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 351: Using initial value '1' for fofb_amp_ch0_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 360: Using initial value '1' for fofb_pha_ch0_valid since it is never assigned
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" Line 373: Using initial value '1' for monit_amp_ch0_valid since it is never assigned

Elaborating entity <position_calc> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:244 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/dsp_cores_pkg.vhd" Line 868: Binding entity default_clock_driver does not have generic pipeline_regs
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" Line 396. default_clock_driver is declared here

Elaborating entity <default_clock_driver> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 299554: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 299565: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" Line 396. default_clock_driver is declared here
WARNING:HDLCompiler:244 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/dsp_cores_pkg.vhd" Line 184: Binding entity ddc_bpm_476_066_cw does not have generic pipeline_regs
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" Line 762. ddc_bpm_476_066_cw is declared here

Elaborating entity <ddc_bpm_476_066_cw> (architecture <structural>) from library <work>.

Elaborating entity <ddc_bpm_476_066> (architecture <structural>) from library <work>.

Elaborating entity <bpf_entity_d31c4af409> (architecture <structural>) from library <work>.

Elaborating entity <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <fr_cmplr_v6_3_ef8269b30b0e0deb> (architecture <fr_cmplr_v6_3_ef8269b30b0e0deb_a>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <reinterpret_b62f4240f0> (architecture <behavior>) from library <work>.

Elaborating entity <concat_43e7f055fa> (architecture <behavior>) from library <work>.

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <dds_sub_entity_a4b6b880f6> (architecture <structural>) from library <work>.

Elaborating entity <xldds_compiler_6ef2934d572b7cd1757292caa5710be5> (architecture <behavior>) from library <work>.

Elaborating entity <dds_cmplr_v5_0_757016b8a434f5d8> (architecture <dds_cmplr_v5_0_757016b8a434f5d8_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 300577: Net <s_axis_config_tdata_net[63]> does not have a driver.

Elaborating entity <tdm_dds_ch01_cosine_entity_4b8bfc9243> (architecture <structural>) from library <work>.

Elaborating entity <xlceprobe> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 300222: <buf> remains a black-box since it has no binding entity.

Elaborating entity <mux_a2121d82da> (architecture <behavior>) from library <work>.

Elaborating entity <counter_41314d726b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 300315: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlusamp> (architecture <struct>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 300426: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <delta_sigma_fofb_entity_ee61e649ea> (architecture <structural>) from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_26986301a9f671cd> (architecture <>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlceprobe> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <datareg_en_entity_79473f9ed1> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <datareg_en3_entity_6643090018> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 299317: <srl16e> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 299329: <fde> remains a black-box since it has no binding entity.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_8b0747970e52f130> (architecture <>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <expr_375d7bbece> (architecture <behavior>) from library <work>.

Elaborating entity <fifo_fofb_q_entity_6e49a095d8> (architecture <structural>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 302877: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 302883: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <logical_80f90b97d0> (architecture <behavior>) from library <work>.

Elaborating entity <pulse_stretcher_entity_6e743f7335> (architecture <structural>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <xldivider_generator_66a16853278bd0055273accc6a1f1f05> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303060: <dv_gn_v4_0_e1825854b6ed410d> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303078: Net <s_axis_dividend_tdata_net[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303079: Net <s_axis_divisor_tdata_net[31]> does not have a driver.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <reinterpret_31a4235b32> (architecture <behavior>) from library <work>.

Elaborating entity <relational_416cfcae1e> (architecture <behavior>) from library <work>.

Elaborating entity <xladdsub> (architecture <behavior>) with generics from library <work>.

Elaborating entity <addsb_11_0_239e4f614ba09ab1> (architecture <>) from library <work>.

Elaborating entity <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303172: <dv_gn_v4_0_6f80dffc6505f52d> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303190: Net <s_axis_dividend_tdata_net[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303191: Net <s_axis_divisor_tdata_net[31]> does not have a driver.

Elaborating entity <delta_sigma_monit_entity_a8f8b81626> (architecture <structural>) from library <work>.

Elaborating entity <downsample1_entity_4c88924603> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <downsample2_entity_891f07b1a7> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <downsample7_entity_b85055cb62> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <downsample_entity_482880cb12> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <fifo_monit_q_entity_87341c6215> (architecture <structural>) from library <work>.

Elaborating entity <delta_sigma_tbt_entity_bbfa8a8a69> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <fifo_tbt_q_entity_b4861d81a3> (architecture <structural>) from library <work>.

Elaborating entity <pulse_stretcher_entity_5f310e30e0> (architecture <structural>) from library <work>.

Elaborating entity <fifo_tbt_sum_entity_707d0cbec6> (architecture <structural>) from library <work>.

Elaborating entity <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303507: <dv_gn_v4_0_f359164f94f65852> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303525: Net <s_axis_dividend_tdata_net[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303526: Net <s_axis_divisor_tdata_net[31]> does not have a driver.

Elaborating entity <xldivider_generator_f233dc286cb089d5deada4c083704bfa> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:89 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303573: <dv_gn_v4_0_7ef58ec245a610b4> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303591: Net <s_axis_dividend_tdata_net[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303592: Net <s_axis_divisor_tdata_net[31]> does not have a driver.

Elaborating entity <bitbasher_a756ba0096> (architecture <behavior>) from library <work>.

Elaborating entity <fofb_amp_entity_8b25d4b0b6> (architecture <structural>) from library <work>.

Elaborating entity <fofb_amp0_entity_95b23bfc2c> (architecture <structural>) from library <work>.

Elaborating entity <fofb_amp_entity_078cdb1842> (architecture <structural>) from library <work>.

Elaborating entity <cic_fofb_entity_2ed6a6e00c> (architecture <structural>) from library <work>.

Elaborating entity <xlcic_compiler_77d618a024edb444ddb333b608c97150> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <cc_cmplr_v3_0_06e2cdeaeaa4a078> (architecture <cc_cmplr_v3_0_06e2cdeaeaa4a078_a>) from library <work>.

Elaborating entity <constant_cda50df78a> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reg1_entity_b079f30e3c> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_d00df1b782> (architecture <behavior>) from library <work>.

Elaborating entity <reg_entity_71dd029fba> (architecture <structural>) from library <work>.

Elaborating entity <relational_d29d27b7b3> (architecture <behavior>) from library <work>.

Elaborating entity <reg_entity_cf7aa296b2> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <tddm_fofb_cic0_entity_6b909292ff> (architecture <structural>) from library <work>.

Elaborating entity <tddm_fofb_amp0_entity_fd74c6ad6e> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_a892e1bf40> (architecture <behavior>) from library <work>.

Elaborating entity <fofb_cordic_entity_fad57e49ce> (architecture <structural>) from library <work>.

Elaborating entity <xlcordic_67422259e33cafe86cb2beaf1e4ed91a> (architecture <behavior>) from library <work>.

Elaborating entity <crdc_v5_0_19fb63dead3076ad> (architecture <crdc_v5_0_19fb63dead3076ad_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 300844: Net <s_axis_cartesian_tdata_net[63]> does not have a driver.

Elaborating entity <tddm_tbt_cordic0_entity_38de3613fe> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_cordic1_entity_b60a69fd9b> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <fofb_amp1_entity_a049562dde> (architecture <structural>) from library <work>.

Elaborating entity <fofb_amp_entity_f70fcc8ed9> (architecture <structural>) from library <work>.

Elaborating entity <cic_fofb_entity_579902476d> (architecture <structural>) from library <work>.

Elaborating entity <reg_entity_9227840bc1> (architecture <structural>) from library <work>.

Elaborating entity <fofb_cordic_entity_e4c0810ec7> (architecture <structural>) from library <work>.

Elaborating entity <tddm_fofb_amp_4ch_entity_2cc521a83f> (architecture <structural>) from library <work>.

Elaborating entity <k_fofb_mult3_entity_697accc8e2> (architecture <structural>) from library <work>.

Elaborating entity <cast_truncate1_entity_56731b7870> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_9934b94a22> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlmult> (architecture <behavior>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 301676: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 301678: Assignment to nd ignored, since the identifier is never used

Elaborating entity <mult_11_2_6d8e463c710483da> (architecture <>) from library <work>.

Elaborating entity <k_monit_1_mult_entity_016885a3ac> (architecture <structural>) from library <work>.

Elaborating entity <cast_truncate1_entity_fe5c8d5ea5> (architecture <structural>) from library <work>.

Elaborating entity <xlmult> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mult_11_2_6d8e463c710483da> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 297765: Replacing existing netlist mult_11_2_6d8e463c710483da()

Elaborating entity <k_monit_mult3_entity_8a778fb5f4> (architecture <structural>) from library <work>.

Elaborating entity <k_tbt_mult_entity_b8fafff255> (architecture <structural>) from library <work>.

Elaborating entity <ksum_fofb_mult4_entity_ac3ed97096> (architecture <structural>) from library <work>.

Elaborating entity <cast_truncate1_entity_18a9b21a64> (architecture <structural>) from library <work>.

Elaborating entity <xlmult> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mult_11_2_6d8e463c710483da> (architecture <>) from library <work>.

Elaborating entity <ksum_monit_1_mult1_entity_c66dc07078> (architecture <structural>) from library <work>.

Elaborating entity <ksum_monit_mult2_entity_31877b6d2b> (architecture <structural>) from library <work>.

Elaborating entity <ksum_tbt_mult3_entity_e0be30d675> (architecture <structural>) from library <work>.

Elaborating entity <mixer_entity_a1cd828545> (architecture <structural>) from library <work>.

Elaborating entity <cmixer_0_entity_f630e8d7ec> (architecture <structural>) from library <work>.

Elaborating entity <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1> (architecture <behavior>) from library <work>.

Elaborating entity <cmpy_v5_0_fc1d91881e8e8ae6> (architecture <cmpy_v5_0_fc1d91881e8e8ae6_a>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <datareg_en1_entity_8d533fde9e> (architecture <structural>) from library <work>.

Elaborating entity <datareg_en_entity_5c82ef2965> (architecture <structural>) from library <work>.

Elaborating entity <delay_961b43f67a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_f394f3309c> (architecture <behavior>) from library <work>.

Elaborating entity <tddm_mixer_entity_8537ade7b6> (architecture <structural>) from library <work>.

Elaborating entity <tddm_mixer0_i_entity_f95b8f24ad> (architecture <structural>) from library <work>.

Elaborating entity <monit_amp_entity_44da74e268> (architecture <structural>) from library <work>.

Elaborating entity <monit_amp_c_entity_c83793ea71> (architecture <structural>) from library <work>.

Elaborating entity <cast2_entity_4b7421c7c9> (architecture <structural>) from library <work>.

Elaborating entity <format1_entity_4e0a69646b> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cast4_entity_4ed908d7fc> (architecture <structural>) from library <work>.

Elaborating entity <format1_entity_3cf61b0d44> (architecture <structural>) from library <work>.

Elaborating entity <constant_e8ddc079e9> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <fr_cmplr_v6_3_0c61ac74cf3e5cc7> (architecture <fr_cmplr_v6_3_0c61ac74cf3e5cc7_a>) from library <work>.

Elaborating entity <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37> (architecture <behavior>) from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <cc_cmplr_v3_0_f380cf0963b63169> (architecture <cc_cmplr_v3_0_f380cf0963b63169_a>) from library <work>.

Elaborating entity <xlfir_compiler_0056cabdbc14829b23232c505569667a> (architecture <behavior>) from library <work>.

Elaborating entity <fr_cmplr_v6_3_95e3c24666ebc2c9> (architecture <fr_cmplr_v6_3_95e3c24666ebc2c9_a>) from library <work>.

Elaborating entity <reg1_entity_8661a44192> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <reinterpret_3cddc67241> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_83ca2c6a3c> (architecture <behavior>) from library <work>.

Elaborating entity <tddm_monit_amp_c_entity_5b2613eff7> (architecture <structural>) from library <work>.

Elaborating entity <tddm_monit_amp_c_int_entity_554a834349> (architecture <structural>) from library <work>.

Elaborating entity <constant_a7e2bb9e12> (architecture <behavior>) from library <work>.

Elaborating entity <constant_3a9a3daeb9> (architecture <behavior>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <relational_367321bc0c> (architecture <behavior>) from library <work>.

Elaborating entity <tddm_monit_amp_out_entity_521eb373cc> (architecture <structural>) from library <work>.

Elaborating entity <monit_pos_1_entity_522c8cf08d> (architecture <structural>) from library <work>.

Elaborating entity <cast1_entity_3d447d0833> (architecture <structural>) from library <work>.

Elaborating entity <format1_entity_a98b06306e> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_c3c0e847be> (architecture <behavior>) from library <work>.

Elaborating entity <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9> (architecture <behavior>) from library <work>.

Elaborating entity <fr_cmplr_v6_3_7533d5f0521a268c> (architecture <fr_cmplr_v6_3_7533d5f0521a268c_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" Line 303775: Net <s_axis_data_tdata_net[31]> does not have a driver.

Elaborating entity <reinterpret_60ea556961> (architecture <behavior>) from library <work>.

Elaborating entity <tddm_monit_pos_1_out_entity_1d58a51dbf> (architecture <structural>) from library <work>.

Elaborating entity <tddm_monit_pos_1_out_int_entity_3405798202> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <tbt_amp_entity_cbd277bb0c> (architecture <structural>) from library <work>.

Elaborating entity <tbt_amp0_entity_88b1c45f0e> (architecture <structural>) from library <work>.

Elaborating entity <tbt_cordic_entity_232cb2e43e> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_cordic_entity_18d3979a26> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_cordic1_entity_d3f44a687c> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_cordic_entity_5b94be40c5> (architecture <structural>) from library <work>.

Elaborating entity <tbt_poly_decim_entity_4477ec06c2> (architecture <structural>) from library <work>.

Elaborating entity <xlfir_compiler_050c369b674b0d165d95450c3101ab48> (architecture <behavior>) from library <work>.

Elaborating entity <fr_cmplr_v6_3_1463b5af78ac5ae9> (architecture <fr_cmplr_v6_3_1463b5af78ac5ae9_a>) from library <work>.

Elaborating entity <tddm_tbt_entity_9ac9f65b0b> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_poly_i_entity_469601736c> (architecture <structural>) from library <work>.

Elaborating entity <trunc_entity_e5eda8a5ac> (architecture <structural>) from library <work>.

Elaborating entity <reinterpret_4bf1ad328a> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <tbt_amp1_entity_6e98f85f9f> (architecture <structural>) from library <work>.

Elaborating entity <tbt_cordic_entity_9dc3371de2> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_cordic_entity_9e99bd206d> (architecture <structural>) from library <work>.

Elaborating entity <tbt_poly_decim_entity_bb6f6b5b6a> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_entity_1f4b61e651> (architecture <structural>) from library <work>.

Elaborating entity <tddm_tbt_amp_4ch_entity_9f3ac0073e> (architecture <structural>) from library <work>.

Elaborating entity <tdm_mix_entity_54ce67e6e8> (architecture <structural>) from library <work>.

Elaborating entity <tdm_mix_ch0_1_entity_b9bb73dd5f> (architecture <structural>) from library <work>.

Elaborating entity <tdm_monit_1_entity_746ecf54b0> (architecture <structural>) from library <work>.

Elaborating entity <xlceprobe> (architecture <behavior>) with generics from library <work>.

Elaborating entity <downsample1_entity_312d531c6b> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <downsample_entity_f33f90217c> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <mux_187c900130> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_3166d4cc5b09c744> (architecture <>) from library <work>.

Elaborating entity <xlusamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <tdm_monit_entity_6e38292ecb> (architecture <structural>) from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <xldsamp> (architecture <struct>) with generics from library <work>.

Elaborating entity <mux_f062741975> (architecture <behavior>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <xland2> (architecture <behavior>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.
WARNING:HDLCompiler:758 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fifo_generator_virtex6_8_4_784d0e5148f6dbe1.vhd" Line 43: Replacing existing netlist fifo_generator_virtex6_8_4_784d0e5148f6dbe1()

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.

Elaborating entity <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> (architecture <>) from library <work>.
INFO:HDLCompiler:1408 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" Line 762. ddc_bpm_476_066_cw is declared here

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <position_calc_cdc_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
WARNING:HDLCompiler:871 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" Line 248: Using initial value "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for zero_din_width since it is never assigned

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:36
INFO:ip - 2: (72,0) 	: 36x1024 	u:24
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:36
INFO:ip - 2: (72,0) 	: 36x1024 	u:24

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 3234: Assignment ignored
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 509: Net <douta_i[35]> does not have a driver.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 428: Net <dina_pad[35]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd" Line 432: Net <dinb_pad[35]> does not have a driver.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <position_calc_cdc_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 18x1024 	u:18
INFO:ip - 1: (18,0) 	: 36x1024 	u:36
INFO:ip - 2: (54,0) 	: 36x1024 	u:36
INFO:ip - 3: (90,0) 	: 36x1024 	u:36
INFO:ip - 4: (126,0) 	: 36x1024 	u:36
INFO:ip - 5: (162,0) 	: 36x1024 	u:30
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 18x1024 	u:18
INFO:ip - 1: (18,0) 	: 36x1024 	u:36
INFO:ip - 2: (54,0) 	: 36x1024 	u:36
INFO:ip - 3: (90,0) 	: 36x1024 	u:36
INFO:ip - 4: (126,0) 	: 36x1024 	u:36
INFO:ip - 5: (162,0) 	: 36x1024 	u:30

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
WARNING:HDLCompiler:746 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Range is empty (null range)
WARNING:HDLCompiler:220 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd" Line 2776: Assignment ignored

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <position_calc_cdc_fifo> (architecture <rtl>) with generics from library <work>.

Elaborating entity <generic_async_fifo> (architecture <syn>) with generics from library <work>.

Elaborating entity <fifo_generator_v6_1_xst> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <fifo_generator_ramfifo> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.
Warning: "WARNING : Virtex-6 has a potential collision issue. For more information, please refer xyz."

Elaborating entity <input_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <memory> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <blk_mem_gen_v4_1_xst> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_top> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo_num_prims
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:36
INFO:ip - 2: (72,0) 	: 36x1024 	u:32
library is /opt/Xilinx/13.4/ISE_DS/ISE/lib/lin64/libIp_Xst.so
Function name : Ip_Xst:Ip_blk_mem_gen_v4_1_placement_algo
INFO:ip - 0: (0,0) 	: 36x1024 	u:36
INFO:ip - 1: (36,0) 	: 36x1024 	u:36
INFO:ip - 2: (72,0) 	: 36x1024 	u:32

Elaborating entity <blk_mem_input_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_generic_cstr> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_width> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_gen_prim_wrapper_v6> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <blk_mem_output_block> (architecture <xilinx>) with generics from library <blk_mem_gen_v4_1>.

Elaborating entity <output_blk> (architecture <xilinx>) with generics from library <fifo_generator_v6_1>.

Elaborating entity <xwb_dbe_periph> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_dbe_periph> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_sdb_crossbar> (architecture <rtl>) with generics from library <work>.

Elaborating entity <sdb_rom> (architecture <rtl>) with generics from library <work>.

Elaborating entity <xwb_crossbar> (architecture <rtl>) with generics from library <work>.
Note: "Mapping slave #0[0x0/0x700]"
Note: "Mapping slave #1[0x100/0x700]"
Note: "Mapping slave #2[0x200/0x700]"
Note: "Mapping slave #3[0x300/0x7f0]"
Note: "Mapping slave #4[0x400/0x600]"

Elaborating entity <xwb_simple_uart> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_simple_uart> (architecture <syn>) with generics from library <work>.

Elaborating entity <simple_uart_wb> (architecture <syn>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 56: Assignment to bwsel_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 57: Assignment to rd_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 58: Assignment to wr_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 59: Assignment to allones ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" Line 60: Assignment to allzeros ignored, since the identifier is never used

Elaborating entity <uart_baud_gen> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <uart_async_tx> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" Line 139. Case statement is complete. others clause is never selected

Elaborating entity <uart_async_rx> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" Line 132: Net <wb_out_err> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" Line 134: Net <regs_in_host_tdr_rdy_i> does not have a driver.

Elaborating entity <xwb_gpio_port> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_gpio_port> (architecture <behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 146. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" Line 78: Net <gpio_in_synced[31]> does not have a driver.

Elaborating entity <xwb_tics> (architecture <rtl>) with generics from library <work>.

Elaborating entity <wb_tics> (architecture <behaviour>) with generics from library <work>.

Elaborating entity <wb_slave_adapter> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" Line 65: Net <wb_out_err> does not have a driver.

Elaborating entity <chipscope_icon_13_port> (architecture <chipscope_icon_13_port_a>) from library <work>.

Elaborating entity <chipscope_ila> (architecture <chipscope_ila_a>) from library <work>.

Elaborating entity <chipscope_ila_1024> (architecture <chipscope_ila_1024_a>) from library <work>.

Elaborating entity <chipscope_vio_256> (architecture <chipscope_vio_256_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 658: Net <TRIG_ILA1_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 659: Net <TRIG_ILA1_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 660: Net <TRIG_ILA1_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 661: Net <TRIG_ILA1_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 662: Net <TRIG_ILA1_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 671: Net <TRIG_ILA2_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 672: Net <TRIG_ILA2_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 673: Net <TRIG_ILA2_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 674: Net <TRIG_ILA2_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 675: Net <TRIG_ILA2_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 684: Net <TRIG_ILA3_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 685: Net <TRIG_ILA3_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 686: Net <TRIG_ILA3_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 687: Net <TRIG_ILA3_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 688: Net <TRIG_ILA3_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 697: Net <TRIG_ILA4_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 698: Net <TRIG_ILA4_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 699: Net <TRIG_ILA4_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 700: Net <TRIG_ILA4_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 701: Net <TRIG_ILA4_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 710: Net <TRIG_ILA5_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 711: Net <TRIG_ILA5_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 712: Net <TRIG_ILA5_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 713: Net <TRIG_ILA5_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 714: Net <TRIG_ILA5_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 723: Net <TRIG_ILA6_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 724: Net <TRIG_ILA6_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 725: Net <TRIG_ILA6_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 726: Net <TRIG_ILA6_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 727: Net <TRIG_ILA6_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 736: Net <TRIG_ILA7_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 737: Net <TRIG_ILA7_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 738: Net <TRIG_ILA7_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 739: Net <TRIG_ILA7_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 740: Net <TRIG_ILA7_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 749: Net <TRIG_ILA8_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 750: Net <TRIG_ILA8_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 751: Net <TRIG_ILA8_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 752: Net <TRIG_ILA8_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 753: Net <TRIG_ILA8_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 762: Net <TRIG_ILA9_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 763: Net <TRIG_ILA9_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 764: Net <TRIG_ILA9_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 765: Net <TRIG_ILA9_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 766: Net <TRIG_ILA9_4[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 775: Net <TRIG_ILA10_0[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 776: Net <TRIG_ILA10_1[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 777: Net <TRIG_ILA10_2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 778: Net <TRIG_ILA10_3[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" Line 779: Net <TRIG_ILA10_4[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dbe_bpm_dsp>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1009: Output port <synced_o> of the instance <cmp_button_sys_ffs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1009: Output port <npulse_o> of the instance <cmp_button_sys_ffs> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1103: Output port <interrupt_o> of the instance <cmp_dma> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_dat> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_ack> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_err> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_rty> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_stall> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1141: Output port <slave2_o_int> of the instance <cmp_ethmac_buf_ram> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1163: Output port <int_o> of the instance <cmp_xwb_ethmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1225: Output port <irq_tx_done_o> of the instance <cmp_xwb_ethmac_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1225: Output port <irq_rx_done_o> of the instance <cmp_xwb_ethmac_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_data_valid_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_adr> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_sel> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_adr> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_sel> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_adr> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_sel> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_adr> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_dat> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_sel> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_clk_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_data_chain_idelay_val> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_data_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <fifo_debug_valid_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <fifo_debug_full_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <fifo_debug_empty_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <trig_hw_o> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_cyc> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_stb> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[3]_we> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_cyc> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_stb> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[2]_we> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_cyc> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_stb> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[1]_we> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_cyc> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_stb> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <wbs_source_o[0]_we> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[3]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[2]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[1]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_clk_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_clk_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_clk_chain_sel_which> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_data_chain_idelay_pulse> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1280: Output port <adc_dly_debug_o[0]_data_chain_idelay_incdec> of the instance <cmp_xwb_fmc130m_4ch> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1452: Output port <m_axis_data_tvalid> of the instance <cmp_dds_adc_input> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1510: Output port <ctrl1_o> of the instance <cmp_un_cross_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1510: Output port <ctrl2_o> of the instance <cmp_un_cross_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1510: Output port <flag1_o> of the instance <cmp_un_cross_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1510: Output port <flag2_o> of the instance <cmp_un_cross_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1510: Output port <clk_swap_o> of the instance <cmp_un_cross_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <bpf_ch1_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <bpf_ch3_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch0_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch1_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch1_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch2_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch3_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_ch3_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch0_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch0_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch1_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch1_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch2_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch2_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch3_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_ch3_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch0_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch0_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch1_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch1_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch2_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch2_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch3_i_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_ch3_q_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <ctrl1_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <ctrl2_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <mix_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_q_ch01_incorrect_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_decim_q_ch23_incorrect_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_amp_ch1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_amp_ch2_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_amp_ch3_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_pha_ch1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_pha_ch2_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <tbt_pha_ch3_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_q_01_missing_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_decim_q_23_missing_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_amp_ch1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_amp_ch2_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_amp_ch3_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_pha_ch1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_pha_ch2_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <fofb_pha_ch3_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_amp_ch1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_amp_ch2_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_amp_ch3_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_cic_unexpected_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_cfir_incorrect_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_pfir_incorrect_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <y_tbt_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <q_tbt_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <sum_tbt_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <y_fofb_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <q_fofb_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <sum_fofb_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <y_monit_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <q_monit_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <sum_monit_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <y_monit_1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <q_monit_1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <sum_monit_1_valid_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <monit_pos_1_incorrect_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_swap_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_1_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_1112_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_11120000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_111200000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_1390000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_2_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_2224_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_22240000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_222400000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_2780000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_5000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_556_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1567: Output port <clk_ce_5560000_o> of the instance <cmp_xwb_position_calc_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1858: Output port <led_oen_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1858: Output port <button_out_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1858: Output port <button_oen_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.vhd" line 1858: Output port <uart_txd_o> of the instance <cmp_xwb_dbe_periph> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TRIG_ILA1_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA1_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA1_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA1_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA1_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA2_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA2_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA2_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA2_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA2_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA3_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA3_1<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA3_2<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA3_3<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA3_4<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA4_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA4_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA4_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA4_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA4_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA5_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA5_1<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA5_2<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA5_3<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA5_4<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA6_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA6_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA6_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA6_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA6_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA7_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA7_1<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA7_2<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA7_3<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA7_4<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA8_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA8_1<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA8_2<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA8_3<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA8_4<31:26>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA9_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA9_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA9_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA9_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA9_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA10_0<7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA10_1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA10_2<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA10_3<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TRIG_ILA10_4<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 25-bit register for signal <dsp_kx>.
    Found 25-bit register for signal <dsp_ky>.
    Found 25-bit register for signal <dsp_ksum>.
    Found 26-bit register for signal <dsp_del_sig_div_thres>.
    Found 4x26-bit Read Only RAM for signal <dsp_del_sig_div_thres_in>
    Found 4x25-bit Read Only RAM for signal <dsp_kx_in>
    Found 4x25-bit Read Only RAM for signal <dsp_ky_in>
    Found 4x25-bit Read Only RAM for signal <dsp_ksum_in>
    Found 1-bit tristate buffer for signal <md_pad_b> created at line 1216
    Summary:
	inferred   4 RAM(s).
	inferred 101 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <dbe_bpm_dsp> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <sys_pll>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/sys_pll.vhd".
        g_clkin_period = 5.0
        g_clkbout_mult_f = 5.0
        g_clk0_divide_f = 10.0
        g_clk1_divide = 5
    Summary:
	no macro.
Unit <sys_pll> synthesized.

Synthesizing Unit <gc_reset>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_reset.vhd".
        g_clocks = 1
        g_logdelay = 10
        g_syncdepth = 3
    Found 1-bit register for signal <master_rstn>.
    Found 10-bit register for signal <locked_count>.
    Found 3-bit register for signal <shifters<0>>.
    Found 10-bit adder for signal <locked_count[9]_GND_52_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <gc_reset> synthesized.

Synthesizing Unit <gc_sync_ffs>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd".
        g_sync_edge = "positive"
    Register <synced_o> equivalent to <sync2> has been removed
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <sync0>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <gc_sync_ffs> synthesized.

Synthesizing Unit <gc_extend_pulse_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 255
    Found 32-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 32-bit subtractor for signal <GND_54_o_GND_54_o_sub_2_OUT<31:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_1> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 7
        g_num_slaves = 10
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000000000000001100000000001000000100000000000000000000000000000000000000000000110000000000100000000000000000000000000000000000000000000000000011000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000000000000000000000011000000000001000010000000000000000000000000000000000000000000001100000000000100000000000000000000000000000000000000000000000000110000000000010000111111111111000000000000000000000000000000000000000000000000000001100101000111101110111100001011000110011000000000000000000000000000000000010010000000010010000001010001000101010111010000100011010000101101010000100111001001101001011001000110011101100101001011010100011101010011010010010010000000100000001000000010000000100000000
00010","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000110000000000001000000000000000000000000000000000000000000000000011000000000000100000001111111100010000000000000000000000000000000000000000000000010010000101010001101110101111101111110001111000000000000000000000000000000001001000000001001100000111000000110100110001001110010011000101001101011111010100000100111101010011010010010101010001001001010011110100111001011111010000110100000101001100010000110010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000001100000000000001110000000000000000000000000000000000000000000000110000000000000111000011111111000000000000000000000000000000000000000000000000000001100101000101101000001000000010101100100010000000000000000000000000000000010010000000010010000010010001001001000111010100110100100101011111010001010101010001001000010001010101001001000010010011110100111001000101010111110100001101000110010001110010000000100
00000000001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000110000000000000110000000000000000000000000000000000000000000000011000000000000011000001111111100010000000000000000000000000000000000000000000000010010000101010010111111111001101000101000111000000000000000000000000000000001001000000001001100000111000000010100010101010100010010000100110101000001010000110101111101000001010001000100000101010000010101000100010101010010001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000001100000000000001010000000000000000000000000000000000000000000000110000000000000101000111111111000100000000000000000000000000000100111000101100000001011110010111111000110011111110101100010110000000000000000000000000000000010010000000010010000100100001001001001111010000110100111101010010010001010101001101011111010001010101010001001000010011010100000101000011001000000010000000100000001000000010000
00010000000000001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000110000000000000100000000000000000000000000000000000000000000000011000000000000010000000001111100000000000000000000000000000000000000000000000000000110010100011100101010111010101110100101011000000000000000000000000000000001001000000001001000000101000110000101011101000010001101000010110101010011011101000111001001100101011000010110110101101001011011100110011100101101010001000100110101000001010111110011000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000011111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000
01000000010000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000001010111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001
00000001000000010000000000001")
        g_sdb_addr = "00110000000000000000000000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_1> synthesized.

Synthesizing Unit <sdb_rom_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000000000000001100000000001000000100000000000000000000000000000000000000000000110000000000100000000000000000000000000000000000000000000000000011000000000010000011111111111100000000000000000000000000000000000000000000000000000110010100011110111011110000101100011001100000000000000000000000000000000001001000000001001000000101000100010101011101000010001101000010110101000010011100100110100101100100011001110110010100101101010001110101001101001001001000000010000000100000001000000010000000000010","000000000000000000000000000000000011000000000001000010000000000000000000000000000000000000000000001100000000000100000000000000000000000000000000000000000000000000110000000000010000111111111111000000000000000000000000000000000000000000000000000001100101000111101110111100001011000110011000000000000000000000000000000000010010000000010010000001010001000101010111010000100011010000101101010000100111001001101001011001000110011101100101001011010100011101010011010010010010000000100000001000000010000000100000000
00010","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000110000000000001000000000000000000000000000000000000000000000000011000000000000100000001111111100010000000000000000000000000000000000000000000000010010000101010001101110101111101111110001111000000000000000000000000000000001001000000001001100000111000000110100110001001110010011000101001101011111010100000100111101010011010010010101010001001001010011110100111001011111010000110100000101001100010000110010000000000001","000000000000000000000001000000010000000000000000000000000000010000000000000000000000000000000000001100000000000001110000000000000000000000000000000000000000000000110000000000000111000011111111000000000000000000000000000000000000000000000000000001100101000101101000001000000010101100100010000000000000000000000000000000010010000000010010000010010001001001000111010100110100100101011111010001010101010001001000010001010101001001000010010011110100111001000101010111110100001101000110010001110010000000100
00000000001","00000000000000000000000100000001000000000000000000000000000001000000000000000000000000000000000000110000000000000110000000000000000000000000000000000000000000000011000000000000011000001111111100010000000000000000000000000000000000000000000000010010000101010010111111111001101000101000111000000000000000000000000000000001001000000001001100000111000000010100010101010100010010000100110101000001010000110101111101000001010001000100000101010000010101000100010101010010001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000001100000000000001010000000000000000000000000000000000000000000000110000000000000101000111111111000100000000000000000000000000000100111000101100000001011110010111111000110011111110101100010110000000000000000000000000000000010010000000010010000100100001001001001111010000110100111101010010010001010101001101011111010001010101010001001000010011010100000101000011001000000010000000100000001000000010000
00010000000000001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000110000000000000100000000000000000000000000000000000000000000000011000000000000010000000001111100000000000000000000000000000000000000000000000000000110010100011100101010111010101110100101011000000000000000000000000000000001001000000001001000000101000110000101011101000010001101000010110101010011011101000111001001100101011000010110110101101001011011100110011100101101010001000100110101000001010111110011000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100000000000000011111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001000000
01000000010000000000001","00000000000000010000000100000000000000000000000000000000000001110000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000001010111111111111100000000000000000000000000000000000000000000000011001110010000100110011011001111111010110101001000000000000000000000000000000001001000000001001000000011000001010101011101000010001101000010110101000010011011000110111101100011011010110101001001000001010011010010000000100000001000000010000000100000001000000010000000000001","000000000000000100000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101111111111111000000000000000000000000000000000000000000000000110011100100001001100110110011111110101101010010000000000000000000000000000000010010000000010010000000110000010101010111010000100011010000101101010000100110110001101111011000110110101101010010010000010100110100100000001000000010000000100000001
00000001000000010000000000001")
        g_bus_end = "0000000000000000000000000000000000111111111111111111111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_1', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 8-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <sdb_rom_1> synthesized.

Synthesizing Unit <xwb_crossbar_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 7
        g_num_slaves = 11
        g_registered = true
        g_address = ("00110000000000000000000000000000","00110000000000100000000000000000","00110000000000010000000000000000","00110000000000001000000000000000","00110000000000000111000000000000","00110000000000000110000000000000","00110000000000000101000000000000","00110000000000000100000000000000","00100000000000000000000000000000","00010000000000000000000000000000","00000000000000000000000000000000")
        g_mask = ("00111111111111111111110000000000","00111111111111111111000000000000","00111111111111111111000000000000","00111111111111111111111100000000","00111111111111111111111100000000","00111111111111111111111100000000","00111111111111111111111000000000","00111111111111111111111111100000","00111111111111111100000000000000","00111111111111100000000000000000","00111111111111100000000000000000")
WARNING:Xst:647 - Input <master_i[10]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[9]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[8]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[7]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[6]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[5]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <matrix_old<6>>.
    Found 12-bit register for signal <matrix_old<5>>.
    Found 12-bit register for signal <matrix_old<4>>.
    Found 12-bit register for signal <matrix_old<3>>.
    Found 12-bit register for signal <matrix_old<2>>.
    Found 12-bit register for signal <matrix_old<1>>.
    Found 12-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred  85 D-type flip-flop(s).
	inferred  84 Multiplexer(s).
Unit <xwb_crossbar_1> synthesized.

Synthesizing Unit <xwb_rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/xwb_rs232_syscon.vhd".
        g_ma_interface_mode = pipelined
        g_ma_address_granularity = byte
WARNING:Xst:647 - Input <wb_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xwb_rs232_syscon> synthesized.

Synthesizing Unit <wb_rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd".
        g_ma_interface_mode = pipelined
        g_ma_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_dat> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_adr> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_sel> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_dat> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_rty_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_stall_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <sl_int_o> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_ack> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_err> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_rty> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_stall> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <slave_o_int> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_cyc> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_stb> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/wb_rs232_syscon.vhd" line 98: Output port <master_o_we> of the instance <cmp_ma_iface_slave_adapter> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_rs232_syscon> synthesized.

Synthesizing Unit <wb_slave_adapter_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = false
        g_master_mode = pipelined
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = classic
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fsm_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wb_slave_adapter_1> synthesized.

Synthesizing Unit <rs232_syscon_top_1_0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon_top.v".
WARNING:Xst:2898 - Port 'master_adr_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_stb_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
WARNING:Xst:2898 - Port 'master_we_i', unconnected in block instance 'i_rs232_syscon', is tied to GND.
    Summary:
	no macro.
Unit <rs232_syscon_top_1_0> synthesized.

Synthesizing Unit <rs232_syscon>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v".
        ADR_DIGITS_PP = 8
        DAT_DIGITS_PP = 8
        QTY_DIGITS_PP = 2
        CMD_BUFFER_SIZE_PP = 64
        CMD_PTR_BITS_PP = 5
        WATCHDOG_TIMER_VALUE_PP = 65000
        WATCHDOG_TIMER_BITS_PP = 16
        RD_FIELDS_PP = 8
        RD_FIELD_COUNT_BITS_PP = 4
        RD_DIGIT_COUNT_BITS_PP = 4
        m1_initial_state = 5'b00000
        m1_send_ok = 5'b00001
        m1_send_prompt = 5'b00010
        m1_check_received_char = 5'b00011
        m1_send_crlf = 5'b00100
        m1_parse_error_indicator_crlf = 5'b00101
        m1_parse_error_indicator = 5'b00110
        m1_ack_error_indicator = 5'b00111
        m1_bg_error_indicator = 5'b01000
        m1_cmd_error_indicator = 5'b01001
        m1_adr_error_indicator = 5'b01010
        m1_dat_error_indicator = 5'b01011
        m1_qty_error_indicator = 5'b01100
        m1_scan_command = 5'b10000
        m1_scan_adr_whitespace = 5'b10001
        m1_get_adr_field = 5'b10010
        m1_scan_dat_whitespace = 5'b10011
        m1_get_dat_field = 5'b10100
        m1_scan_qty_whitespace = 5'b10101
        m1_get_qty_field = 5'b10110
        m1_start_execution = 5'b10111
        m1_request_bus = 5'b11000
        m1_bus_granted = 5'b11001
        m1_execute = 5'b11010
        m1_rd_send_adr_sr = 5'b11011
        m1_rd_send_separator = 5'b11100
        m1_rd_send_dat_sr = 5'b11101
        m1_rd_send_space = 5'b11110
        m1_rd_send_crlf = 5'b11111
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/rs232_syscon.v" line 371: Output port <auto_baud_locked_o> of the instance <clock_unit_2> is unconnected or connected to loadless signal.
WARNING:Xst:3015 - Contents of array <cmd_buffer> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 32x8-bit single-port RAM <Mram_cmd_buffer> for signal <cmd_buffer>.
    Found 5-bit register for signal <msg_offset>.
    Found 5-bit register for signal <m1_state>.
    Found 5-bit register for signal <cmd_ptr>.
    Found 2-bit register for signal <command>.
    Found 32-bit register for signal <rd_adr_sr>.
    Found 32-bit register for signal <adr_sr>.
    Found 32-bit register for signal <dat_sr>.
    Found 8-bit register for signal <qty_sr>.
    Found 4-bit register for signal <rd_digit_count>.
    Found 4-bit register for signal <rd_field_count>.
    Found 16-bit register for signal <watchdog_timer_count>.
    Found 8-bit register for signal <adr_offset>.
INFO:Xst:1799 - State 00101 is never reached in FSM <m1_state>.
    Found finite state machine <FSM_0> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 29                                             |
    | Transitions        | 90                                             |
    | Inputs             | 24                                             |
    | Outputs            | 21                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <adr_offset[7]_GND_65_o_add_4_OUT> created at line 472.
    Found 32-bit adder for signal <adr_ptr> created at line 475.
    Found 5-bit adder for signal <msg_offset[4]_GND_65_o_add_11_OUT> created at line 524.
    Found 5-bit adder for signal <msg_pointer> created at line 526.
    Found 5-bit adder for signal <cmd_ptr[4]_GND_65_o_add_129_OUT> created at line 1067.
    Found 5-bit adder for signal <n0413[4:0]> created at line 1096.
    Found 4-bit adder for signal <rd_digit_count[3]_GND_65_o_add_177_OUT> created at line 1168.
    Found 4-bit adder for signal <rd_field_count[3]_GND_65_o_add_182_OUT> created at line 1176.
    Found 16-bit adder for signal <watchdog_timer_count[15]_GND_65_o_add_187_OUT> created at line 1186.
    Found 5-bit subtractor for signal <GND_65_o_GND_65_o_sub_129_OUT<4:0>> created at line 1066.
    Found 32x8-bit Read Only RAM for signal <msg_char>
    Found 4x2-bit Read Only RAM for signal <_n0697>
    Found 1-bit tristate buffer for signal <data_out<31>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<30>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<29>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<28>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<27>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<26>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<25>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<24>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<23>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<22>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<21>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<20>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<19>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<18>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<17>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<16>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<15>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<14>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<13>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<12>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<11>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<10>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<9>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<8>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 458
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 458
    Found 8-bit comparator equal for signal <n0119> created at line 939
    Found 8-bit comparator lessequal for signal <n0209> created at line 1089
    Found 8-bit comparator lessequal for signal <n0211> created at line 1089
    Found 8-bit comparator lessequal for signal <n0214> created at line 1090
    Found 8-bit comparator lessequal for signal <n0216> created at line 1090
    Summary:
	inferred   3 RAM(s).
	inferred   9 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  93 Multiplexer(s).
	inferred  32 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <rs232_syscon> synthesized.

Synthesizing Unit <auto_baud>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/auto_baud.v".
        CLOCK_FACTOR_PP = 8
        LOG2_MAX_COUNT_PP = 16
        m1_idle = 4'b0000
        m1_measure_0 = 4'b0001
        m1_measure_1 = 4'b0010
        m1_measure_2 = 4'b0011
        m1_measure_3 = 4'b0100
        m1_measure_4 = 4'b0101
        m1_verify_0 = 4'b1000
        m1_verify_1 = 4'b1001
        m1_run = 4'b0110
        m1_verify_failed = 4'b0111
    Found 16-bit register for signal <main_count>.
    Found 4-bit register for signal <m1_state>.
    Found 4-bit register for signal <clock_count>.
    Found 9-bit register for signal <target_bits>.
    Found 1-bit register for signal <character_miscompare>.
    Found 16-bit register for signal <measurement>.
    Found finite state machine <FSM_1> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 24                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | reset_i (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clock_count[3]_GND_66_o_add_0_OUT> created at line 322.
    Found 16-bit adder for signal <main_count[15]_GND_66_o_add_8_OUT> created at line 363.
    Found 16-bit comparator equal for signal <main_count_rollover> created at line 423
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <auto_baud> synthesized.

Synthesizing Unit <rs232tx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        TX_BIT_COUNT_BITS_PP = 4
        m1_idle = 0
        m1_waiting = 1
        m1_sending = 3
        m1_sending_last_bit = 2
    Found 4-bit register for signal <tx_bit_count_l>.
    Found 2-bit register for signal <m1_state>.
    Found 10-bit register for signal <q>.
    Found 4-bit register for signal <prescaler_count_l>.
    Found finite state machine <FSM_2> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <prescaler_count_l[3]_GND_68_o_add_3_OUT> created at line 656.
    Found 4-bit adder for signal <tx_bit_count_l[3]_GND_68_o_add_11_OUT> created at line 668.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232tx> synthesized.

Synthesizing Unit <rs232rx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_rs232_syscon/serial.v".
        START_BITS_PP = 1
        DATA_BITS_PP = 8
        STOP_BITS_PP = 1
        CLOCK_FACTOR_PP = 8
        m1_idle = 0
        m1_start = 1
        m1_shift = 3
        m1_over_run = 2
        m1_under_run = 4
        m1_all_low = 5
        m1_extra_1 = 6
        m1_extra_2 = 7
        m2_data_ready_flag = 1
        m2_data_ready_ack = 0
    Found 1-bit register for signal <m2_state>.
    Found 4-bit register for signal <intrabit_count_l>.
    Found 10-bit register for signal <q>.
    Found 8-bit register for signal <data>.
    Found 3-bit register for signal <m1_state>.
    Found finite state machine <FSM_3> for signal <m1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <intrabit_count_l[3]_GND_69_o_add_21_OUT> created at line 539.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rs232rx> synthesized.

Synthesizing Unit <xwb_dma>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd".
        logRingLen = 4
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_master_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <r_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <read_result_offset>.
    Found 5-bit register for signal <write_issue_offset>.
    Found 5-bit register for signal <write_result_offset>.
    Found 32-bit register for signal <read_issue_address>.
    Found 32-bit register for signal <write_issue_address>.
    Found 32-bit register for signal <read_stride>.
    Found 32-bit register for signal <write_stride>.
    Found 32-bit register for signal <transfer_count>.
    Found 1-bit register for signal <r_master_o_CYC>.
    Found 1-bit register for signal <w_master_o_CYC>.
    Found 1-bit register for signal <r_master_o_STB>.
    Found 1-bit register for signal <w_master_o_STB>.
    Found 1-bit register for signal <slave_o_ACK>.
    Found 32-bit register for signal <slave_o_DAT>.
    Found 1-bit register for signal <interrupt_o>.
    Found 5-bit register for signal <read_issue_offset>.
    Found 5-bit adder for signal <read_issue_offset[4]_GND_102_o_add_6_OUT> created at line 1241.
    Found 5-bit adder for signal <read_result_offset[4]_GND_102_o_add_8_OUT> created at line 1241.
    Found 5-bit adder for signal <write_issue_offset[4]_GND_102_o_add_10_OUT> created at line 1241.
    Found 5-bit adder for signal <write_result_offset[4]_GND_102_o_add_12_OUT> created at line 1241.
    Found 32-bit adder for signal <read_issue_address[31]_read_stride[31]_add_19_OUT> created at line 224.
    Found 32-bit adder for signal <write_issue_address[31]_write_stride[31]_add_21_OUT> created at line 228.
    Found 32-bit subtractor for signal <GND_102_o_GND_102_o_sub_15_OUT<31:0>> created at line 1308.
    Found 32-bit 7-to-1 multiplexer for signal <slave_i_adr[4]_GND_102_o_wide_mux_18_OUT> created at line 214.
    Found 4-bit comparator equal for signal <ring_boundary> created at line 165
    Found 5-bit comparator not equal for signal <n0050> created at line 233
    Found 5-bit comparator not equal for signal <n0053> created at line 234
    Found 5-bit comparator not equal for signal <n0055> created at line 235
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 218 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 174 Multiplexer(s).
Unit <xwb_dma> synthesized.

Synthesizing Unit <generic_simple_dpram>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" line 76: Output port <qa_o> of the instance <true_dp> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_simple_dpram> synthesized.

Synthesizing Unit <generic_dpram_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_1> synthesized.

Synthesizing Unit <generic_dpram_sameclock_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 16
        g_with_byte_enable = false
        g_addr_conflict_resolution = "dont_care"
        g_init_file = "none"
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <bwea_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bweb_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <generic_dpram_sameclock_1> synthesized.

Synthesizing Unit <xwb_dpram_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 22528
        g_init_file = ""
        g_must_have_init_file = false
        g_slave1_interface_mode = pipelined
        g_slave2_interface_mode = pipelined
        g_slave1_granularity = byte
        g_slave2_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <slave1_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave2_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <xwb_dpram_1> synthesized.

Synthesizing Unit <wb_slave_adapter_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_2> synthesized.

Synthesizing Unit <generic_dpram_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 22528
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_2> synthesized.

Synthesizing Unit <generic_dpram_sameclock_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 22528
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 22528x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <generic_dpram_sameclock_2> synthesized.

Synthesizing Unit <xwb_dpram_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd".
        g_size = 4096
        g_init_file = ""
        g_must_have_init_file = false
        g_slave1_interface_mode = classic
        g_slave2_interface_mode = classic
        g_slave1_granularity = byte
        g_slave2_granularity = word
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_adr_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_dat_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_sel_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_err_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_rty_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_ack_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_stall_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <sl_int_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_cyc_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_stb_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 79: Output port <ma_we_o> of the instance <U_Adapter1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_adr_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_dat_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_sel_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_err_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_rty_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_ack_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_stall_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <sl_int_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_cyc_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_stb_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" line 95: Output port <ma_we_o> of the instance <U_Adapter2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <slave1_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave2_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <slave2_out_ack>.
    Found 1-bit register for signal <slave1_out_ack>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <xwb_dpram_2> synthesized.

Synthesizing Unit <wb_slave_adapter_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = classic
        g_slave_granularity = byte
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_3> synthesized.

Synthesizing Unit <wb_slave_adapter_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = true
        g_slave_mode = classic
        g_slave_granularity = word
WARNING:Xst:647 - Input <sl_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sl_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_4> synthesized.

Synthesizing Unit <generic_dpram_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd".
        g_data_width = 32
        g_size = 4096
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_dual_clock = false
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <clkb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <generic_dpram_3> synthesized.

Synthesizing Unit <generic_dpram_sameclock_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd".
        g_data_width = 32
        g_size = 4096
        g_with_byte_enable = true
        g_addr_conflict_resolution = "dont_care"
        g_init_file = ""
        g_fail_if_file_not_found = true
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4096x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <qb_o>.
    Found 32-bit register for signal <qa_o>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <generic_dpram_sameclock_3> synthesized.

Synthesizing Unit <xwb_ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/xwb_ethmac.vhd".
        g_ma_interface_mode = classic
        g_ma_address_granularity = byte
        g_sl_interface_mode = pipelined
        g_sl_address_granularity = byte
WARNING:Xst:647 - Input <wb_slave_in_adr<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_master_in_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <wb_slave_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_ethmac> synthesized.

Synthesizing Unit <wb_ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd".
        g_ma_interface_mode = classic
        g_ma_address_granularity = byte
        g_sl_interface_mode = pipelined
        g_sl_address_granularity = byte
WARNING:Xst:647 - Input <m_wb_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_wb_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_dat> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_adr_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_dat_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_sel_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <sl_int_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_ack> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_err> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_rty> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_stall> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <slave_o_int> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_cyc_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_stb_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 167: Output port <ma_we_o> of the instance <cmp_sl_iface_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 239: Output port <m_wb_cti_o> of the instance <cmp_wrapper_ethmac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/wb_ethmac.vhd" line 239: Output port <m_wb_bte_o> of the instance <cmp_wrapper_ethmac> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_ethmac> synthesized.

Synthesizing Unit <wb_slave_adapter_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = byte
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_5> synthesized.

Synthesizing Unit <ethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v".
WARNING:Xst:647 - Input <wb_adr_i<2:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" line 370: Output port <r_Iam> of the instance <ethreg1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/ethmac.v" line 370: Output port <r_NoPre> of the instance <ethreg1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <temp_wb_dat_o_reg>.
    Found 1-bit register for signal <temp_wb_err_o_reg>.
    Found 1-bit register for signal <CarrierSense_Tx1>.
    Found 1-bit register for signal <CarrierSense_Tx2>.
    Found 1-bit register for signal <Collision_Tx1>.
    Found 1-bit register for signal <Collision_Tx2>.
    Found 1-bit register for signal <RxEnSync>.
    Found 1-bit register for signal <WillSendControlFrame_sync1>.
    Found 1-bit register for signal <WillSendControlFrame_sync2>.
    Found 1-bit register for signal <WillSendControlFrame_sync3>.
    Found 1-bit register for signal <RstTxPauseRq>.
    Found 1-bit register for signal <TxPauseRq_sync1>.
    Found 1-bit register for signal <TxPauseRq_sync2>.
    Found 1-bit register for signal <TxPauseRq_sync3>.
    Found 1-bit register for signal <TPauseRq>.
    Found 1-bit register for signal <RxAbort_latch>.
    Found 1-bit register for signal <RxAbort_sync1>.
    Found 1-bit register for signal <RxAbort_wb>.
    Found 1-bit register for signal <RxAbortRst_sync1>.
    Found 1-bit register for signal <RxAbortRst>.
    Found 1-bit register for signal <temp_wb_ack_o_reg>.
    Found 1-bit register for signal <WillTransmit_q>.
    Found 1-bit register for signal <WillTransmit_q2>.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <ethmac> synthesized.

Synthesizing Unit <eth_miim>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_miim.v".
        Tp = 1
    Found 1-bit register for signal <EndBusy>.
    Found 1-bit register for signal <UpdateMIIRX_DATAReg>.
    Found 1-bit register for signal <WCtrlData_q1>.
    Found 1-bit register for signal <WCtrlData_q2>.
    Found 1-bit register for signal <WCtrlData_q3>.
    Found 1-bit register for signal <RStat_q1>.
    Found 1-bit register for signal <RStat_q2>.
    Found 1-bit register for signal <RStat_q3>.
    Found 1-bit register for signal <ScanStat_q1>.
    Found 1-bit register for signal <ScanStat_q2>.
    Found 1-bit register for signal <SyncStatMdcEn>.
    Found 1-bit register for signal <WCtrlDataStart>.
    Found 1-bit register for signal <WCtrlDataStart_q>.
    Found 1-bit register for signal <RStatStart>.
    Found 1-bit register for signal <Nvalid>.
    Found 1-bit register for signal <WCtrlDataStart_q1>.
    Found 1-bit register for signal <WCtrlDataStart_q2>.
    Found 1-bit register for signal <RStatStart_q1>.
    Found 1-bit register for signal <RStatStart_q2>.
    Found 1-bit register for signal <InProgress_q1>.
    Found 1-bit register for signal <InProgress_q2>.
    Found 1-bit register for signal <InProgress_q3>.
    Found 1-bit register for signal <LatchByte0_d>.
    Found 1-bit register for signal <LatchByte1_d>.
    Found 1-bit register for signal <InProgress>.
    Found 1-bit register for signal <WriteOp>.
    Found 1-bit register for signal <EndBusy_d>.
    Found 2-bit register for signal <LatchByte>.
    Found 7-bit register for signal <BitCounter>.
    Found 7-bit adder for signal <BitCounter[6]_GND_197_o_add_3_OUT> created at line 409.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_miim> synthesized.

Synthesizing Unit <eth_clockgen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_clockgen.v".
        Tp = 1
    Found 1-bit register for signal <Mdc>.
    Found 8-bit register for signal <Counter>.
    Found 8-bit subtractor for signal <CounterPreset> created at line 92.
    Found 8-bit subtractor for signal <Counter[7]_GND_198_o_sub_4_OUT> created at line 107.
    Found 8-bit comparator greater for signal <Divider[7]_GND_198_o_LessThan_1_o> created at line 91
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_clockgen> synthesized.

Synthesizing Unit <eth_shiftreg>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_shiftreg.v".
        Tp = 1
    Found 1-bit register for signal <LinkFail>.
    Found 16-bit register for signal <Prsd>.
    Found 8-bit register for signal <ShiftReg>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <eth_shiftreg> synthesized.

Synthesizing Unit <eth_outputcontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_outputcontrol.v".
        Tp = 1
    Found 1-bit register for signal <MdoEn_d>.
    Found 1-bit register for signal <MdoEn>.
    Found 1-bit register for signal <Mdo_2d>.
    Found 1-bit register for signal <Mdo_d>.
    Found 1-bit register for signal <Mdo>.
    Found 1-bit register for signal <MdoEn_2d>.
    Found 7-bit comparator greater for signal <GND_201_o_BitCounter[6]_LessThan_1_o> created at line 100
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_201_o_LessThan_4_o> created at line 101
    Found 7-bit comparator greater for signal <BitCounter[6]_GND_201_o_LessThan_7_o> created at line 138
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <eth_outputcontrol> synthesized.

Synthesizing Unit <eth_registers>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_registers.v".
        Tp = 1
    Found 1-bit register for signal <SetTxCIrq_sync1>.
    Found 1-bit register for signal <SetTxCIrq_sync2>.
    Found 1-bit register for signal <SetTxCIrq_sync3>.
    Found 1-bit register for signal <SetTxCIrq>.
    Found 1-bit register for signal <ResetTxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_rxclk>.
    Found 1-bit register for signal <SetRxCIrq_sync1>.
    Found 1-bit register for signal <SetRxCIrq_sync2>.
    Found 1-bit register for signal <SetRxCIrq_sync3>.
    Found 1-bit register for signal <SetRxCIrq>.
    Found 1-bit register for signal <ResetRxCIrq_sync1>.
    Found 1-bit register for signal <ResetRxCIrq_sync2>.
    Found 1-bit register for signal <ResetRxCIrq_sync3>.
    Found 1-bit register for signal <irq_txb>.
    Found 1-bit register for signal <irq_txe>.
    Found 1-bit register for signal <irq_rxb>.
    Found 1-bit register for signal <irq_rxe>.
    Found 1-bit register for signal <irq_busy>.
    Found 1-bit register for signal <irq_txc>.
    Found 1-bit register for signal <irq_rxc>.
    Found 1-bit register for signal <SetTxCIrq_txclk>.
    Found 32-bit 25-to-1 multiplexer for signal <_n0358> created at line 861.
    Found 32-bit comparator lessequal for signal <n0045> created at line 388
    Found 32-bit comparator greater for signal <GND_202_o_TX_BD_NUMOut[31]_LessThan_67_o> created at line 907
    Found 32-bit comparator greater for signal <TX_BD_NUMOut[31]_GND_202_o_LessThan_68_o> created at line 908
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_registers> synthesized.

Synthesizing Unit <eth_register_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_1> synthesized.

Synthesizing Unit <eth_register_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b10100000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_2> synthesized.

Synthesizing Unit <eth_register_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 1'b0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_3> synthesized.

Synthesizing Unit <eth_register_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0000000
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_4> synthesized.

Synthesizing Unit <eth_register_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0010010
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_5> synthesized.

Synthesizing Unit <eth_register_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 7
        RESET_VALUE = 7'b0001100
    Found 7-bit register for signal <DataOut>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <eth_register_6> synthesized.

Synthesizing Unit <eth_register_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b00000110
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_7> synthesized.

Synthesizing Unit <eth_register_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01000000
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_8> synthesized.

Synthesizing Unit <eth_register_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 6
        RESET_VALUE = 6'b111111
    Found 6-bit register for signal <DataOut>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_register_9> synthesized.

Synthesizing Unit <eth_register_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 4
        RESET_VALUE = 4'b1111
    Found 4-bit register for signal <DataOut>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <eth_register_10> synthesized.

Synthesizing Unit <eth_register_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 3
        RESET_VALUE = 3'b000
    Found 3-bit register for signal <DataOut>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <eth_register_11> synthesized.

Synthesizing Unit <eth_register_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 8
        RESET_VALUE = 8'b01100100
    Found 8-bit register for signal <DataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <eth_register_12> synthesized.

Synthesizing Unit <eth_register_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 1
        RESET_VALUE = 0
    Found 1-bit register for signal <DataOut>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_13> synthesized.

Synthesizing Unit <eth_register_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 5
        RESET_VALUE = 5'b00000
    Found 5-bit register for signal <DataOut>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_register_14> synthesized.

Synthesizing Unit <eth_register_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_register.v".
        WIDTH = 16
        RESET_VALUE = 16'b0000000000000000
    Found 16-bit register for signal <DataOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <eth_register_15> synthesized.

Synthesizing Unit <eth_maccontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_maccontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxAbortInLatched>.
    Found 1-bit register for signal <TxDoneInLatched>.
    Found 1-bit register for signal <MuxedAbort>.
    Found 1-bit register for signal <MuxedDone>.
    Found 1-bit register for signal <TxUsedDataOutDetected>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <eth_maccontrol> synthesized.

Synthesizing Unit <eth_receivecontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_receivecontrol.v".
        Tp = 1
    Found 1-bit register for signal <DetectionWindow>.
    Found 1-bit register for signal <PauseTimerEq0_sync1>.
    Found 1-bit register for signal <PauseTimerEq0_sync2>.
    Found 1-bit register for signal <TypeLengthOK>.
    Found 1-bit register for signal <OpCodeOK>.
    Found 1-bit register for signal <ReceivedPauseFrmWAddr>.
    Found 1-bit register for signal <AssembledTimerValue<15>>.
    Found 1-bit register for signal <AssembledTimerValue<14>>.
    Found 1-bit register for signal <AssembledTimerValue<13>>.
    Found 1-bit register for signal <AssembledTimerValue<12>>.
    Found 1-bit register for signal <AssembledTimerValue<11>>.
    Found 1-bit register for signal <AssembledTimerValue<10>>.
    Found 1-bit register for signal <AssembledTimerValue<9>>.
    Found 1-bit register for signal <AssembledTimerValue<8>>.
    Found 1-bit register for signal <AssembledTimerValue<7>>.
    Found 1-bit register for signal <AssembledTimerValue<6>>.
    Found 1-bit register for signal <AssembledTimerValue<5>>.
    Found 1-bit register for signal <AssembledTimerValue<4>>.
    Found 1-bit register for signal <AssembledTimerValue<3>>.
    Found 1-bit register for signal <AssembledTimerValue<2>>.
    Found 1-bit register for signal <AssembledTimerValue<1>>.
    Found 1-bit register for signal <AssembledTimerValue<0>>.
    Found 1-bit register for signal <Divider2>.
    Found 1-bit register for signal <ReceivedPauseFrm>.
    Found 1-bit register for signal <AddressOK>.
    Found 1-bit register for signal <Pause>.
    Found 16-bit register for signal <LatchedTimerValue>.
    Found 16-bit register for signal <PauseTimer>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 5-bit register for signal <ByteCnt>.
    Found 6-bit register for signal <SlotTimer>.
    Found 16-bit subtractor for signal <PauseTimer[15]_GND_227_o_sub_45_OUT> created at line 356.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_227_o_add_22_OUT> created at line 304.
    Found 5-bit adder for signal <ByteCnt[4]_GND_227_o_add_26_OUT> created at line 323.
    Found 6-bit adder for signal <SlotTimer[5]_GND_227_o_add_50_OUT> created at line 417.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_4_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_6_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_8_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_10_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_12_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_14_o> created at line 186
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <eth_receivecontrol> synthesized.

Synthesizing Unit <eth_transmitcontrol>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_transmitcontrol.v".
        Tp = 1
    Found 1-bit register for signal <TxCtrlStartFrm>.
    Found 1-bit register for signal <TxCtrlEndFrm>.
    Found 1-bit register for signal <CtrlMux>.
    Found 1-bit register for signal <SendingCtrlFrm>.
    Found 1-bit register for signal <TxUsedDataIn_q>.
    Found 1-bit register for signal <BlockTxDone>.
    Found 1-bit register for signal <WillSendControlFrame>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 6-bit register for signal <ByteCnt>.
    Found 8-bit register for signal <ControlData>.
    Found 1-bit register for signal <ControlEnd_q>.
    Found 1-bit register for signal <TxCtrlStartFrm_q>.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_229_o_add_1_OUT> created at line 255.
    Found 6-bit adder for signal <ByteCnt[5]_GND_229_o_add_6_OUT> created at line 274.
    Found 6-bit adder for signal <ByteCnt[5]_GND_229_o_add_7_OUT> created at line 277.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <eth_transmitcontrol> synthesized.

Synthesizing Unit <eth_txethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v".
        Tp = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txethmac.v" line 480: Output port <CrcError> of the instance <txcrc> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ColWindow>.
    Found 1-bit register for signal <StatusLatch>.
    Found 1-bit register for signal <TxUsedData>.
    Found 1-bit register for signal <TxDone>.
    Found 1-bit register for signal <TxRetry>.
    Found 1-bit register for signal <TxAbort>.
    Found 1-bit register for signal <MTxEn>.
    Found 1-bit register for signal <MTxErr>.
    Found 1-bit register for signal <WillTransmit>.
    Found 1-bit register for signal <PacketFinished>.
    Found 1-bit register for signal <PacketFinished_q>.
    Found 1-bit register for signal <StopExcessiveDeferOccured>.
    Found 4-bit register for signal <RetryCnt>.
    Found 4-bit register for signal <MTxD>.
    Found 4-bit adder for signal <RetryCnt[3]_GND_230_o_add_3_OUT> created at line 344.
    Found 6-bit comparator equal for signal <ByteCnt[5]_CollValid[5]_equal_2_o> created at line 249
    Found 4-bit comparator equal for signal <RetryMax> created at line 349
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <eth_txethmac> synthesized.

Synthesizing Unit <eth_txcounters>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txcounters.v".
        Tp = 1
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit register for signal <NibCnt>.
    Found 3-bit register for signal <DlyCrcCnt>.
    Found 17-bit subtractor for signal <GND_231_o_GND_231_o_sub_8_OUT> created at line 170.
    Found 32-bit subtractor for signal <GND_231_o_GND_231_o_sub_9_OUT> created at line 170.
    Found 16-bit adder for signal <NibCnt[15]_GND_231_o_add_1_OUT> created at line 162.
    Found 16-bit adder for signal <ByteCnt[15]_GND_231_o_add_13_OUT> created at line 194.
    Found 3-bit adder for signal <DlyCrcCnt[2]_GND_231_o_add_21_OUT> created at line 215.
    Found 32-bit comparator lessequal for signal <n0031> created at line 170
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_18_o> created at line 199
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_txcounters> synthesized.

Synthesizing Unit <eth_txstatem>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_txstatem.v".
        Tp = 1
    Found 1-bit register for signal <StateDefer>.
    Found 1-bit register for signal <StateIdle>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StatePAD>.
    Found 1-bit register for signal <StateFCS>.
    Found 1-bit register for signal <StateJam>.
    Found 1-bit register for signal <StateJam_q>.
    Found 1-bit register for signal <StateBackOff>.
    Found 1-bit register for signal <Rule1>.
    Found 1-bit register for signal <StateIPG>.
    Found 2-bit register for signal <StateData>.
    Found 7-bit comparator lessequal for signal <n0003> created at line 170
    Found 7-bit comparator lessequal for signal <n0007> created at line 170
    Found 7-bit comparator lessequal for signal <n0056> created at line 187
    Found 7-bit comparator not equal for signal <n0059> created at line 187
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <eth_txstatem> synthesized.

Synthesizing Unit <eth_crc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_crc> synthesized.

Synthesizing Unit <eth_random>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_random.v".
        Tp = 1
WARNING:Xst:647 - Input <NibCnt<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <RandomLatched>.
    Found 10-bit register for signal <x>.
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_2_o> created at line 114
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_3_o> created at line 115
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_4_o> created at line 116
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_5_o> created at line 117
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_6_o> created at line 118
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_7_o> created at line 119
    Found 4-bit comparator greater for signal <GND_236_o_RetryCnt[3]_LessThan_8_o> created at line 120
    Found 4-bit comparator greater for signal <PWR_95_o_RetryCnt[3]_LessThan_9_o> created at line 121
    Found 4-bit comparator greater for signal <PWR_95_o_RetryCnt[3]_LessThan_10_o> created at line 122
    Found 10-bit comparator equal for signal <ByteCnt[9]_RandomLatched[9]_equal_14_o> created at line 139
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <eth_random> synthesized.

Synthesizing Unit <eth_rxethmac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxethmac.v".
    Found 1-bit register for signal <DelayData>.
    Found 1-bit register for signal <Broadcast>.
    Found 1-bit register for signal <Multicast>.
    Found 1-bit register for signal <RxValid_d>.
    Found 1-bit register for signal <RxValid>.
    Found 1-bit register for signal <RxStartFrm_d>.
    Found 1-bit register for signal <RxStartFrm>.
    Found 1-bit register for signal <RxEndFrm_d>.
    Found 1-bit register for signal <RxEndFrm>.
    Found 8-bit register for signal <RxData_d>.
    Found 8-bit register for signal <LatchedByte>.
    Found 8-bit register for signal <RxData>.
    Found 6-bit register for signal <CrcHash>.
    Found 1-bit register for signal <CrcHashGood>.
    Found 4-bit comparator greater for signal <DlyCrcCnt[3]_PWR_96_o_LessThan_5_o> created at line 213
    Found 4-bit comparator lessequal for signal <n0046> created at line 314
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <eth_rxethmac> synthesized.

Synthesizing Unit <eth_rxstatem>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxstatem.v".
        Tp = 1
WARNING:Xst:647 - Input <ByteCntEq0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <StateDrop>.
    Found 1-bit register for signal <StatePreamble>.
    Found 1-bit register for signal <StateSFD>.
    Found 1-bit register for signal <StateData0>.
    Found 1-bit register for signal <StateData1>.
    Found 1-bit register for signal <StateIdle>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <eth_rxstatem> synthesized.

Synthesizing Unit <eth_rxcounters>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxcounters.v".
    Found 5-bit register for signal <IFGCounter>.
    Found 4-bit register for signal <DlyCrcCnt>.
    Found 16-bit register for signal <ByteCnt>.
    Found 16-bit adder for signal <ByteCnt[15]_GND_241_o_add_1_OUT> created at line 116.
    Found 16-bit adder for signal <ByteCntDelayed> created at line 120.
    Found 5-bit adder for signal <IFGCounter[4]_GND_241_o_add_19_OUT> created at line 151.
    Found 4-bit adder for signal <DlyCrcCnt[3]_GND_241_o_add_26_OUT> created at line 173.
    Found 16-bit comparator greater for signal <ByteCntGreat2> created at line 131
    Found 16-bit comparator greater for signal <ByteCntSmall7> created at line 132
    Found 16-bit comparator equal for signal <ByteCnt[15]_MaxFL[15]_equal_19_o> created at line 134
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <eth_rxcounters> synthesized.

Synthesizing Unit <eth_rxaddrcheck>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_rxaddrcheck.v".
        Tp = 1
    Found 1-bit register for signal <AddressMiss>.
    Found 1-bit register for signal <MulticastOK>.
    Found 1-bit register for signal <UnicastOK>.
    Found 1-bit register for signal <RxAbort>.
    Found 1-bit 8-to-1 multiplexer for signal <HashBit> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<7>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<6>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<5>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<4>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<3>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<2>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<1>> created at line 204.
    Found 1-bit 4-to-1 multiplexer for signal <ByteHash<0>> created at line 204.
    Found 8-bit comparator equal for signal <RxData[7]_MAC[47]_equal_2_o> created at line 171
    Found 8-bit comparator equal for signal <RxData[7]_MAC[39]_equal_3_o> created at line 174
    Found 8-bit comparator equal for signal <RxData[7]_MAC[31]_equal_4_o> created at line 177
    Found 8-bit comparator equal for signal <RxData[7]_MAC[23]_equal_5_o> created at line 180
    Found 8-bit comparator equal for signal <RxData[7]_MAC[15]_equal_6_o> created at line 183
    Found 8-bit comparator equal for signal <RxData[7]_MAC[7]_equal_7_o> created at line 186
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <eth_rxaddrcheck> synthesized.

Synthesizing Unit <eth_wishbone>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v".
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:3149 - Value "0" of property "syn_allow_retiming" is not applicable.
WARNING:Xst:647 - Input <r_TxBDNum<7:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2355: Output port <almost_full> of the instance <rx_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2355: Output port <almost_empty> of the instance <rx_fifo0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2377: Output port <almost_full> of the instance <rx_fifo1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_wishbone.v" line 2377: Output port <almost_empty> of the instance <rx_fifo1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <TxBDRead>.
    Found 1-bit register for signal <tx_burst_en>.
    Found 1-bit register for signal <WbEn>.
    Found 1-bit register for signal <TxEn_needed>.
    Found 1-bit register for signal <RxEn>.
    Found 1-bit register for signal <TxEn>.
    Found 1-bit register for signal <BDRead>.
    Found 1-bit register for signal <WbEn_q>.
    Found 1-bit register for signal <RxEn_q>.
    Found 1-bit register for signal <TxEn_q>.
    Found 1-bit register for signal <r_TxEn_q>.
    Found 1-bit register for signal <r_RxEn_q>.
    Found 1-bit register for signal <Flop>.
    Found 1-bit register for signal <TxBDReady>.
    Found 1-bit register for signal <TxPointerRead>.
    Found 1-bit register for signal <BlockingTxStatusWrite>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync1>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync2>.
    Found 1-bit register for signal <BlockingTxStatusWrite_sync3>.
    Found 1-bit register for signal <BlockingTxBDRead>.
    Found 1-bit register for signal <WriteRxDataToMemory_r>.
    Found 1-bit register for signal <BlockingIncrementTxPointer>.
    Found 1-bit register for signal <ReadTxDataFromMemory>.
    Found 1-bit register for signal <BlockReadTxDataFromMemory>.
    Found 1-bit register for signal <MasterWbTX>.
    Found 1-bit register for signal <MasterWbRX>.
    Found 1-bit register for signal <m_wb_cyc_o>.
    Found 1-bit register for signal <m_wb_we_o>.
    Found 1-bit register for signal <cyc_cleared>.
    Found 1-bit register for signal <IncrTxPointer>.
    Found 1-bit register for signal <rx_burst_en>.
    Found 1-bit register for signal <TxStartFrm_wb>.
    Found 1-bit register for signal <StartOccured>.
    Found 1-bit register for signal <TxStartFrm_sync1>.
    Found 1-bit register for signal <TxStartFrm_sync2>.
    Found 1-bit register for signal <TxStartFrm_syncb1>.
    Found 1-bit register for signal <TxStartFrm_syncb2>.
    Found 1-bit register for signal <TxStartFrm>.
    Found 1-bit register for signal <TxEndFrm_wb>.
    Found 1-bit register for signal <LatchValidBytes>.
    Found 1-bit register for signal <LatchValidBytes_q>.
    Found 1-bit register for signal <TxAbort_q>.
    Found 1-bit register for signal <TxRetry_q>.
    Found 1-bit register for signal <TxUsedData_q>.
    Found 1-bit register for signal <TxDone_wb_q>.
    Found 1-bit register for signal <TxAbort_wb_q>.
    Found 1-bit register for signal <TxRetry_wb_q>.
    Found 1-bit register for signal <TxAbortPacket>.
    Found 1-bit register for signal <TxAbortPacket_NotCleared>.
    Found 1-bit register for signal <TxAbortPacketBlocked>.
    Found 1-bit register for signal <TxRetryPacket>.
    Found 1-bit register for signal <TxRetryPacket_NotCleared>.
    Found 1-bit register for signal <TxRetryPacketBlocked>.
    Found 1-bit register for signal <TxDonePacket>.
    Found 1-bit register for signal <TxDonePacket_NotCleared>.
    Found 1-bit register for signal <TxDonePacketBlocked>.
    Found 1-bit register for signal <LastWord>.
    Found 1-bit register for signal <TxEndFrm>.
    Found 1-bit register for signal <TxUnderRun_wb>.
    Found 1-bit register for signal <TxUnderRun_sync1>.
    Found 1-bit register for signal <TxUnderRun>.
    Found 1-bit register for signal <ReadTxDataFromFifo_tck>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb1>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb2>.
    Found 1-bit register for signal <ReadTxDataFromFifo_syncb3>.
    Found 1-bit register for signal <ReadTxDataFromFifo_sync3>.
    Found 1-bit register for signal <TxRetrySync1>.
    Found 1-bit register for signal <TxRetry_wb>.
    Found 1-bit register for signal <TxDoneSync1>.
    Found 1-bit register for signal <TxDone_wb>.
    Found 1-bit register for signal <TxAbortSync1>.
    Found 1-bit register for signal <TxAbort_wb>.
    Found 1-bit register for signal <RxBDRead>.
    Found 1-bit register for signal <RxBDReady>.
    Found 1-bit register for signal <rx_just_read_bd>.
    Found 1-bit register for signal <rx_waiting_for_bd_to_become_free>.
    Found 1-bit register for signal <RxBDOK>.
    Found 1-bit register for signal <RxPointerRead>.
    Found 1-bit register for signal <RxEn_needed>.
    Found 1-bit register for signal <LastByteIn>.
    Found 1-bit register for signal <ShiftWillEnd>.
    Found 1-bit register for signal <WriteRxDataToFifo>.
    Found 1-bit register for signal <WriteRxDataToFifoSync1>.
    Found 1-bit register for signal <WriteRxDataToFifoSync2>.
    Found 1-bit register for signal <WriteRxDataToFifoSync3>.
    Found 1-bit register for signal <rx_ethside_fifo_sel>.
    Found 1-bit register for signal <rx_wbside_fifo_sel>.
    Found 1-bit register for signal <LatchedRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm>.
    Found 1-bit register for signal <SyncRxStartFrm_q>.
    Found 1-bit register for signal <SyncRxStartFrm_q2>.
    Found 1-bit register for signal <ShiftEnded_rck>.
    Found 1-bit register for signal <ShiftEndedSync1>.
    Found 1-bit register for signal <ShiftEndedSync2>.
    Found 1-bit register for signal <rx_wb_last_writes>.
    Found 1-bit register for signal <rx_wb_writeback_finished>.
    Found 1-bit register for signal <ShiftEndedSync_c1>.
    Found 1-bit register for signal <ShiftEndedSync_c2>.
    Found 1-bit register for signal <RxEnableWindow>.
    Found 1-bit register for signal <RxAbortSync1>.
    Found 1-bit register for signal <RxAbortSync2>.
    Found 1-bit register for signal <RxAbortSync3>.
    Found 1-bit register for signal <RxAbortSync4>.
    Found 1-bit register for signal <RxAbortSyncb1>.
    Found 1-bit register for signal <RxAbortSyncb2>.
    Found 1-bit register for signal <RxAbortLatched>.
    Found 1-bit register for signal <RxOverrun>.
    Found 1-bit register for signal <RxStatusWriteLatched>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync1>.
    Found 1-bit register for signal <RxStatusWriteLatched_sync2>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb1>.
    Found 1-bit register for signal <RxStatusWriteLatched_syncb2>.
    Found 1-bit register for signal <TxB_IRQ>.
    Found 1-bit register for signal <TxE_IRQ>.
    Found 1-bit register for signal <RxB_IRQ>.
    Found 1-bit register for signal <RxE_IRQ>.
    Found 1-bit register for signal <busy_wb>.
    Found 8-bit register for signal <ram_addr>.
    Found 8-bit register for signal <TxData>.
    Found 32-bit register for signal <ram_di>.
    Found 32-bit register for signal <TxDataLatched>.
    Found 32-bit register for signal <RxDataLatched2>.
    Found 4-bit register for signal <BDWrite>.
    Found 4-bit register for signal <TxStatus>.
    Found 4-bit register for signal <m_wb_sel_o>.
    Found 16-bit register for signal <TxLength>.
    Found 16-bit register for signal <LatchedTxLength>.
    Found 16-bit register for signal <LatchedRxLength>.
    Found 30-bit register for signal <TxPointerMSB>.
    Found 30-bit register for signal <m_wb_adr_o>.
    Found 30-bit register for signal <RxPointerMSB>.
    Found 2-bit register for signal <TxPointerLSB>.
    Found 2-bit register for signal <TxPointerLSB_rst>.
    Found 2-bit register for signal <m_wb_bte_o>.
    Found 2-bit register for signal <TxValidBytesLatched>.
    Found 2-bit register for signal <TxByteCnt>.
    Found 2-bit register for signal <RxStatus>.
    Found 2-bit register for signal <RxPointerLSB_rst>.
    Found 2-bit register for signal <RxByteCnt>.
    Found 3-bit register for signal <tx_burst_cnt>.
    Found 3-bit register for signal <rx_burst_cnt>.
    Found 3-bit register for signal <m_wb_cti_o>.
    Found 7-bit register for signal <TxBDAddress>.
    Found 7-bit register for signal <RxBDAddress>.
    Found 2-bit register for signal <RxValidBytes>.
    Found 24-bit register for signal <RxDataLatched1>.
    Found 9-bit register for signal <RxStatusInLatched>.
    Found 4-bit register for signal <rx_shift_ended_wb_shr>.
    Found 1-bit register for signal <rxstartfrm_occurred>.
    Found 1-bit register for signal <WB_ACK_O>.
    Found 16-bit subtractor for signal <TxLength[15]_GND_243_o_sub_47_OUT> created at line 773.
    Found 16-bit subtractor for signal <TxLength[15]_GND_243_o_sub_49_OUT> created at line 777.
    Found 16-bit subtractor for signal <TxLength[15]_GND_243_o_sub_51_OUT> created at line 781.
    Found 16-bit subtractor for signal <TxLength[15]_GND_243_o_sub_53_OUT> created at line 785.
    Found 30-bit adder for signal <TxPointerMSB[31]_GND_243_o_add_65_OUT> created at line 821.
    Found 3-bit adder for signal <tx_burst_cnt[2]_GND_243_o_add_76_OUT> created at line 960.
    Found 30-bit adder for signal <m_wb_adr_o[29]_GND_243_o_add_78_OUT> created at line 964.
    Found 3-bit adder for signal <rx_burst_cnt[2]_GND_243_o_add_83_OUT> created at line 996.
    Found 8-bit adder for signal <n1113[7:0]> created at line 1395.
    Found 8-bit adder for signal <n1115[7:0]> created at line 1398.
    Found 2-bit adder for signal <TxByteCnt[1]_GND_243_o_add_214_OUT> created at line 1745.
    Found 30-bit adder for signal <RxPointerMSB[31]_GND_243_o_add_223_OUT> created at line 2001.
    Found 2-bit adder for signal <RxByteCnt[1]_GND_243_o_add_235_OUT> created at line 2098.
    Found 2-bit adder for signal <RxValidBytes[1]_GND_243_o_add_241_OUT> created at line 2117.
    Found 4x2-bit Read Only RAM for signal <TxPointerLSB[1]_GND_243_o_wide_mux_213_OUT>
    Found 4x6-bit Read Only RAM for signal <_n1586>
    Found 1-bit 4-to-1 multiplexer for signal <TxValidBytesLatched[1]_TxByteCnt[1]_Mux_201_o> created at line 1630.
    Found 8-bit 4-to-1 multiplexer for signal <TxPointerLSB[1]_TxData_wb[7]_wide_mux_202_OUT> created at line 1648.
    Found 8-bit 4-to-1 multiplexer for signal <TxByteCnt[1]_TxDataLatched[7]_wide_mux_204_OUT> created at line 1660.
    Found 16-bit 4-to-1 multiplexer for signal <TxLength[15]_TxLength[15]_mux_56_OUT> created at line 776.
    Found 16-bit comparator greater for signal <GND_243_o_ram_do[31]_LessThan_43_o> created at line 627
    Found 16-bit comparator greater for signal <TxLengthLt4> created at line 803
    Found 16-bit comparator lessequal for signal <n0175> created at line 898
    Found 8-bit comparator greater for signal <txfifo_cnt[7]_PWR_100_o_LessThan_96_o> created at line 1062
    Found 16-bit comparator greater for signal <GND_243_o_TxLength[15]_LessThan_97_o> created at line 1062
    Found 8-bit comparator lessequal for signal <n0705> created at line 2417
    Found 1-bit comparator equal for signal <rx_wbside_fifo_sel_rx_ethside_fifo_sel_equal_288_o> created at line 2422
    Found 8-bit comparator greater for signal <GND_243_o_rxfifo_cnt[7]_LessThan_289_o> created at line 2423
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 461 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred 104 Multiplexer(s).
Unit <eth_wishbone> synthesized.

Synthesizing Unit <eth_spram_256x32>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_spram_256x32.v".
        we_width = 1
    Found 256x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <raddr>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eth_spram_256x32> synthesized.

Synthesizing Unit <eth_fifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_fifo.v".
        DATA_WIDTH = 32
        DEPTH = 256
        CNT_WIDTH = 8
    Set property "syn_ramstyle = no_rw_check" for signal <fifo>.
    Found 256x32-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <fallthrough_read>.
    Found 8-bit register for signal <fallthrough_read_addr>.
    Found 8-bit register for signal <waddr>.
    Found 8-bit register for signal <raddr>.
    Found 1-bit register for signal <clear_reg>.
    Found 8-bit register for signal <raddr_reg>.
    Found 8-bit adder for signal <cnt[7]_GND_245_o_add_1_OUT> created at line 83.
    Found 8-bit adder for signal <waddr[7]_GND_245_o_add_11_OUT> created at line 114.
    Found 8-bit adder for signal <raddr[7]_GND_245_o_add_16_OUT> created at line 122.
    Found 8-bit subtractor for signal <GND_245_o_GND_245_o_sub_1_OUT<7:0>> created at line 81.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_fifo> synthesized.

Synthesizing Unit <eth_macstatus>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac/eth_macstatus.v".
        Tp = 1
WARNING:Xst:647 - Input <RxByteCntGreat2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxUsedData> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RxColWindow>.
    Found 1-bit register for signal <LatchedMRxErr>.
    Found 1-bit register for signal <LoadRxStatus>.
    Found 1-bit register for signal <ReceiveEnd>.
    Found 1-bit register for signal <InvalidSymbol>.
    Found 1-bit register for signal <RxLateCollision>.
    Found 1-bit register for signal <ShortFrame>.
    Found 1-bit register for signal <DribbleNibble>.
    Found 1-bit register for signal <ReceivedPacketTooBig>.
    Found 1-bit register for signal <RetryLimit>.
    Found 1-bit register for signal <LateCollLatched>.
    Found 1-bit register for signal <DeferLatched>.
    Found 1-bit register for signal <CarrierSenseLost>.
    Found 1-bit register for signal <LatchedCrcError>.
    Found 4-bit register for signal <RetryCntLatched>.
    Found 16-bit comparator greater for signal <n0013> created at line 236
    Found 16-bit comparator greater for signal <n0015> created at line 236
    Found 6-bit comparator equal for signal <RxByteCnt[5]_CollValid[5]_equal_6_o> created at line 310
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <eth_macstatus> synthesized.

Synthesizing Unit <xwb_ethmac_adapter>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd".
WARNING:Xst:647 - Input <wb_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_ram_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rx_ram_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <A_DAT_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_ADR_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_SEL_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 237: Output port <B_WE_o> of the instance <cmp_tx_adapter_16_to_32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_DAT_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_ACK_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_ERR_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_ethmac_adapter/xwb_ethmac_adapter.vhd" line 335: Output port <A_RTY_o> of the instance <cmp_rx_adapter_32_to_16> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <base_adr_tx>.
    Found 32-bit register for signal <base_adr_rx>.
    Found 32-bit register for signal <length_rx>.
    Found 1-bit register for signal <wb_slave_o_ack>.
    Found 1-bit register for signal <wb_slave_o_err>.
    Found 1-bit register for signal <wb_slave_o_rty>.
    Found 1-bit register for signal <wb_slave_o_stall>.
    Found 1-bit register for signal <wb_slave_o_int>.
    Found 32-bit register for signal <wb_slave_o_dat>.
    Found 1-bit register for signal <tx_eb32_o_err>.
    Found 1-bit register for signal <tx_eb32_o_rty>.
    Found 1-bit register for signal <irq_tx_done>.
    Found 32-bit register for signal <tx_counter>.
    Found 3-bit register for signal <state_tx>.
    Found 3-bit register for signal <state_rx>.
    Found 1-bit register for signal <irq_rx_done>.
    Found 16-bit register for signal <rx_counter>.
    Found 1-bit register for signal <rx_ram_o_cyc>.
    Found 1-bit register for signal <rx_ram_o_we>.
    Found 32-bit register for signal <rx_ram_o_dat>.
    Found 1-bit register for signal <rx_eb32_o_cyc>.
    Found 32-bit register for signal <rx_eb32_o_adr>.
    Found 1-bit register for signal <eb_stall>.
    Found 1-bit register for signal <ctrl<0>>.
INFO:Xst:1799 - State waiting is never reached in FSM <state_tx>.
    Found finite state machine <FSM_4> for signal <state_tx>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rstn_i_INV_799_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State waiting is never reached in FSM <state_rx>.
    Found finite state machine <FSM_5> for signal <state_rx>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rstn_i_INV_799_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <length_rx[31]_base_adr_tx[31]_add_38_OUT> created at line 299.
    Found 32-bit adder for signal <tx_counter[31]_GND_250_o_add_40_OUT> created at line 1241.
    Found 16-bit adder for signal <length_rx[15]_base_adr_rx[15]_add_53_OUT> created at line 320.
    Found 16-bit adder for signal <rx_counter[15]_GND_250_o_add_59_OUT> created at line 1241.
    Found 32-bit 7-to-1 multiplexer for signal <_n0442> created at line 206.
    Found 32-bit comparator greater for signal <tx_counter[31]_length_rx[31]_LessThan_40_o> created at line 299
    Found 16-bit comparator greater for signal <rx_counter[15]_length_rx[15]_LessThan_55_o> created at line 320
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <xwb_ethmac_adapter> synthesized.

Synthesizing Unit <WB_bus_adapter_streaming_sg_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd".
        g_adr_width_A = 2
        g_adr_width_B = 32
        g_dat_width_A = 16
        g_dat_width_B = 32
        g_pipeline = 3
WARNING:Xst:647 - Input <A_ADR_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A_SEL_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_DAT_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_ACK_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" line 163: Output port <empty_o> of the instance <PIPELINED.A_LESSER_B.gather> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <B_ADR_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <B_SEL_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sipo_clr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <ALLRDY_STROBED>.
    Found 1-bit register for signal <A_ACK_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <WB_bus_adapter_streaming_sg_1> synthesized.

Synthesizing Unit <sipo_flag_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd".
        g_width_IN = 16
        g_width_OUT = 32
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 2-bit register for signal <cnt>.
    Found 32-bit register for signal <sh_reg>.
    Found 2-bit adder for signal <cnt[1]_GND_253_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sipo_flag_1> synthesized.

Synthesizing Unit <WB_bus_adapter_streaming_sg_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd".
        g_adr_width_A = 32
        g_adr_width_B = 2
        g_dat_width_A = 32
        g_dat_width_B = 16
        g_pipeline = 3
WARNING:Xst:647 - Input <A_ADR_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <A_SEL_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_DAT_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B_ACK_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/WB_bus_adapter_streaming_sg.vhd" line 239: Output port <full_o> of the instance <PIPELINED.A_GREATER_B.scatter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <B_ADR_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <B_SEL_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <A_ACK_o>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <WB_bus_adapter_streaming_sg_2> synthesized.

Synthesizing Unit <piso_flag_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 32
        g_width_OUT = 16
        g_protected = 1
    Found 9-bit register for signal <sh_cnt>.
    Found 32-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_287_o_GND_287_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <piso_flag_1> synthesized.

Synthesizing Unit <eb_slave_core>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd".
        g_sdb_address = "0000000000000000000000000000000000110000000000000000000000000000"
WARNING:Xst:647 - Input <master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" line 372: Output port <local_slave_o_rty> of the instance <cfg_space> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" line 372: Output port <local_slave_o_int> of the instance <cfg_space> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cfg_slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WB_master_i_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <WB_master_i_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <eb_slave_core> synthesized.

Synthesizing Unit <EB_TX_CTRL>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd".
WARNING:Xst:647 - Input <my_vlan_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 267: Output port <full_o> of the instance <shift_hdr_chk_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 267: Output port <almost_empty_o> of the instance <shift_hdr_chk_sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <full_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <almost_empty_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 292: Output port <empty_o> of the instance <Shift_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <A_DAT_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_ADR_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_SEL_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <A_RTY_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_ctrl.vhd" line 309: Output port <B_WE_o> of the instance <uut> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 48-bit register for signal <ETH_TX_DST>.
    Found 48-bit register for signal <ETH_TX_SRC>.
    Found 16-bit register for signal <ETH_TX_TYP>.
    Found 4-bit register for signal <IPV4_TX_VER>.
    Found 4-bit register for signal <IPV4_TX_IHL>.
    Found 8-bit register for signal <IPV4_TX_TOS>.
    Found 16-bit register for signal <IPV4_TX_TOL>.
    Found 16-bit register for signal <IPV4_TX_ID>.
    Found 3-bit register for signal <IPV4_TX_FLG>.
    Found 13-bit register for signal <IPV4_TX_FRO>.
    Found 8-bit register for signal <IPV4_TX_TTL>.
    Found 8-bit register for signal <IPV4_TX_PRO>.
    Found 16-bit register for signal <IPV4_TX_SUM>.
    Found 32-bit register for signal <IPV4_TX_SRC>.
    Found 32-bit register for signal <IPV4_TX_DST>.
    Found 16-bit register for signal <UDP_TX_SRC_PORT>.
    Found 16-bit register for signal <UDP_TX_DST_PORT>.
    Found 16-bit register for signal <UDP_TX_MLEN>.
    Found 16-bit register for signal <UDP_TX_SUM>.
    Found 2-bit register for signal <state_mux>.
    Found 1-bit register for signal <ld_hdr>.
    Found 1-bit register for signal <ld_p_chk_vals>.
    Found 1-bit register for signal <sh_chk_en>.
    Found 1-bit register for signal <calc_chk_en>.
    Found 16-bit register for signal <s_src_padding_o_dat>.
    Found 1-bit register for signal <s_src_padding_o_stb>.
    Found 1-bit register for signal <s_src_hdr_o_stb>.
    Found 160-bit register for signal <TX_HDR_slv>.
    Found 5-bit register for signal <s_ETH_end>.
    Found 1-bit register for signal <conv_reset>.
    Found 4-bit register for signal <state>.
    Found 11-bit register for signal <byte_count>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 41                                             |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | _n0497 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <byte_count[10]_GND_306_o_add_1_OUT> created at line 222.
    Found 6-bit adder for signal <n0466[5:0]> created at line 464.
    Found 7-bit adder for signal <n0468[6:0]> created at line 472.
    Found 16-bit adder for signal <IPV4_TX_TOL[15]_GND_306_o_add_66_OUT> created at line 1241.
    Found 15-bit subtractor for signal <GND_306_o_GND_306_o_sub_21_OUT<14:0>> created at line 1308.
    Found 16-bit 3-to-1 multiplexer for signal <s_src_o_dat> created at line 242.
    Found 1-bit 3-to-1 multiplexer for signal <s_src_o_stb> created at line 242.
    Found 11-bit comparator equal for signal <GND_306_o_byte_count[10]_equal_56_o> created at line 456
    Found 11-bit comparator equal for signal <GND_306_o_byte_count[10]_equal_60_o> created at line 464
    Found 11-bit comparator equal for signal <GND_306_o_byte_count[10]_equal_64_o> created at line 472
    Found 11-bit comparator greater for signal <byte_count[10]_GND_306_o_LessThan_66_o> created at line 482
    Found 16-bit comparator equal for signal <n0149> created at line 485
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 499 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  86 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EB_TX_CTRL> synthesized.

Synthesizing Unit <piso_flag_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 96
        g_width_OUT = 16
        g_protected = 1
    Found 9-bit register for signal <sh_cnt>.
    Found 96-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_307_o_GND_307_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <piso_flag_2> synthesized.

Synthesizing Unit <EB_checksum>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd".
    Found 28-bit register for signal <sum>.
    Found 3-bit register for signal <state>.
    Found 16-bit register for signal <data>.
    Found 16-bit register for signal <sum_o>.
    Found 1-bit register for signal <done_o>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_815_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <sum[27]_GND_308_o_add_2_OUT> created at line 91.
    Found 28-bit adder for signal <GND_308_o_GND_308_o_add_5_OUT> created at line 102.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  61 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EB_checksum> synthesized.

Synthesizing Unit <piso_flag_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/piso_flag.vhd".
        g_width_IN = 160
        g_width_OUT = 16
        g_protected = 0
    Found 9-bit register for signal <sh_cnt>.
    Found 160-bit register for signal <sh_reg>.
    Found 1-bit register for signal <full>.
    Found 9-bit subtractor for signal <GND_309_o_GND_309_o_sub_3_OUT<8:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <piso_flag_3> synthesized.

Synthesizing Unit <EB_RX_CTRL>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd".
WARNING:Xst:647 - Input <my_mac_i<47:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <my_vlan_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <my_ip_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 193: Output port <A_DAT_o> of the instance <uut> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 258: Output port <full_o> of the instance <Shift_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_rx_ctrl.vhd" line 258: Output port <empty_o> of the instance <Shift_in> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <snk_hdr_fsm_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <sipo_clr>.
    Found 11-bit register for signal <byte_count>.
    Found 1-bit register for signal <snk_hdr_fsm_ACK>.
    Found 16-bit register for signal <snk_buffer>.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 1-bit register for signal <parser_wait>.
    Found 1-bit register for signal <get_last_element>.
    Found 4-bit register for signal <parse>.
    Found 1-bit register for signal <valid_o>.
    Found 11-bit register for signal <counter_comp>.
    Found 48-bit register for signal <ETH_RX_SRC>.
    Found 16-bit register for signal <ETH_RX_TYP>.
    Found 4-bit register for signal <IPV4_RX_IHL>.
    Found 16-bit register for signal <IPV4_RX_TOL>.
    Found 8-bit register for signal <IPV4_RX_PRO>.
    Found 32-bit register for signal <IPV4_RX_SRC>.
    Found 16-bit register for signal <UDP_RX_SRC_PORT>.
    Found 16-bit register for signal <UDP_RX_DST_PORT>.
    Found 16-bit register for signal <UDP_RX_MLEN>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <snk_hdr_fsm_stall_0001>.
    Found 1-bit register for signal <parser_reset>.
    Found 11-bit register for signal <eop>.
    Found 1-bit register for signal <snk_buffer_empty>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 29                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_875_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State ipv4_chksum is never reached in FSM <parse>.
    Found finite state machine <FSM_8> for signal <parse>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 34                                             |
    | Inputs             | 13                                             |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_parser_reset_OR_11528_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | eth                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit subtractor for signal <GND_342_o_GND_342_o_sub_65_OUT> created at line 426.
    Found 11-bit adder for signal <byte_count[10]_GND_342_o_add_13_OUT> created at line 291.
    Found 12-bit adder for signal <n0296> created at line 405.
    Found 12-bit adder for signal <n0298> created at line 426.
    Found 13-bit adder for signal <n0314[12:0]> created at line 426.
    Found 17-bit adder for signal <n0317> created at line 504.
    Found 15-bit subtractor for signal <GND_342_o_GND_342_o_sub_24_OUT<14:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_342_o_GND_342_o_sub_154_OUT<10:0>> created at line 504.
    Found 11-bit comparator equal for signal <counter_comp[10]_byte_count[10]_equal_29_o> created at line 347
    Found 12-bit comparator equal for signal <BUS_0003_GND_342_o_equal_45_o> created at line 405
    Found 12-bit comparator greater for signal <n0074> created at line 420
    Found 14-bit comparator equal for signal <GND_342_o_GND_342_o_equal_66_o> created at line 426
    Found 16-bit comparator equal for signal <my_port_i[15]_UDP_RX_DST_PORT[15]_equal_69_o> created at line 447
    Found 11-bit comparator greater for signal <byte_count[10]_GND_342_o_LessThan_162_o> created at line 520
    Found 11-bit comparator equal for signal <eop[10]_byte_count[10]_equal_166_o> created at line 529
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 244 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <EB_RX_CTRL> synthesized.

Synthesizing Unit <sipo_flag_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/sipo_flag.vhd".
        g_width_IN = 16
        g_width_OUT = 160
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <cnt>.
    Found 160-bit register for signal <sh_reg>.
    Found 4-bit adder for signal <cnt[3]_GND_343_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 166 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sipo_flag_2> synthesized.

Synthesizing Unit <eb_main_fsm>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd".
WARNING:Xst:647 - Input <EB_RX_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_RX_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_RX_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_err> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EB_TX_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <config_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_master_i_rty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_master_i_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 265: Output port <count_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 265: Output port <almost_empty_o> of the instance <TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 315: Output port <full_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_main_fsm.vhd" line 315: Output port <almost_empty_o> of the instance <RX_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <EB_RX_o_dat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EB_RX_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <EB_RX_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 9-bit register for signal <s_WB_wr_ack_cnt>.
    Found 9-bit register for signal <s_WB_rd_ack_cnt>.
    Found 15-bit register for signal <s_timeout_cnt>.
    Found 4-bit register for signal <s_EB_probe_wait_cnt>.
    Found 1-bit register for signal <s_EB_RX_byte_cnt_idle_rst>.
    Found 4-bit register for signal <s_state_TX>.
    Found 5-bit register for signal <s_state_RX>.
    Found 1-bit register for signal <rx_stall>.
    Found 16-bit register for signal <s_EB_TX_HDR_EB_MAGIC>.
    Found 4-bit register for signal <s_EB_TX_HDR_VER>.
    Found 1-bit register for signal <s_EB_TX_HDR_RESERVED1>.
    Found 1-bit register for signal <s_EB_TX_HDR_PROBE_RES>.
    Found 1-bit register for signal <s_EB_TX_HDR_PROBE>.
    Found 4-bit register for signal <s_EB_TX_HDR_ADDR_SIZE>.
    Found 4-bit register for signal <s_EB_TX_HDR_PORT_SIZE>.
    Found 32-bit register for signal <PROBE_ID>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_BCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RD_FIFO>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RESERVED1>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_WCA_CFG>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_WR_FIFO>.
    Found 1-bit register for signal <s_EB_TX_CUR_CYCLE_RESERVED2>.
    Found 4-bit register for signal <s_EB_TX_CUR_CYCLE_UNUSED>.
    Found 4-bit register for signal <s_EB_TX_CUR_CYCLE_SEL>.
    Found 8-bit register for signal <s_EB_TX_CUR_CYCLE_WR_CNT>.
    Found 8-bit register for signal <s_EB_TX_CUR_CYCLE_RD_CNT>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_BCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_RCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_RD_FIFO>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_DROP_CYC>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_WCA_CFG>.
    Found 1-bit register for signal <s_EB_RX_CUR_CYCLE_WR_FIFO>.
    Found 4-bit register for signal <s_EB_RX_CUR_CYCLE_SEL>.
    Found 8-bit register for signal <s_EB_RX_CUR_CYCLE_WR_CNT>.
    Found 8-bit register for signal <s_EB_RX_CUR_CYCLE_RD_CNT>.
    Found 32-bit register for signal <s_EB_TX_base_wr_adr>.
    Found 1-bit register for signal <s_WB_CYC>.
    Found 1-bit register for signal <s_EB_RX_ACK>.
    Found 1-bit register for signal <EB_TX_o_cyc>.
    Found 32-bit register for signal <EB_TX_o_adr>.
    Found 1-bit register for signal <TX_silent_o>.
    Found 16-bit register for signal <s_EB_packet_length>.
    Found 1-bit register for signal <s_ADR_CONFIG>.
    Found 1-bit register for signal <s_WB_STB>.
    Found 1-bit register for signal <s_WB_WE>.
    Found 4-bit register for signal <s_WB_SEL>.
    Found 32-bit register for signal <s_WB_ADR>.
    Found 8-bit register for signal <s_EB_TX_zeropad_cnt>.
    Found 1-bit register for signal <s_fifo_rx_pop>.
    Found 1-bit register for signal <s_EB_TX_STB>.
    Found 16-bit register for signal <s_EB_RX_HDR_EB_MAGIC>.
    Found 4-bit register for signal <s_EB_RX_HDR_VER>.
    Found 1-bit register for signal <s_EB_RX_HDR_NO_RESPONSE>.
    Found 1-bit register for signal <s_EB_RX_HDR_PROBE>.
    Found 4-bit register for signal <s_EB_RX_HDR_ADDR_SIZE>.
    Found 4-bit register for signal <s_EB_RX_HDR_PORT_SIZE>.
    Found 32-bit register for signal <s_fifo_tx_data>.
    Found 16-bit register for signal <s_EB_RX_byte_cnt>.
INFO:Xst:1799 - State zero_pad_wait is never reached in FSM <s_state_TX>.
INFO:Xst:1799 - State error is never reached in FSM <s_state_TX>.
    Found finite state machine <FSM_10> for signal <s_state_TX>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 716                                            |
    | Inputs             | 23                                             |
    | Outputs            | 9                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_966_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <s_state_RX>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 145                                            |
    | Inputs             | 19                                             |
    | Outputs            | 16                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | nRst_i_INV_966_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <s_EB_RX_byte_cnt[15]_GND_360_o_add_17_OUT> created at line 1241.
    Found 4-bit adder for signal <s_EB_probe_wait_cnt[3]_GND_360_o_add_43_OUT> created at line 1241.
    Found 8-bit adder for signal <s_EB_RX_CUR_CYCLE_WR_CNT[7]_GND_360_o_add_158_OUT> created at line 1241.
    Found 8-bit adder for signal <s_EB_RX_CUR_CYCLE_WR_CNT[7]_GND_360_o_add_159_OUT> created at line 1241.
    Found 32-bit adder for signal <s_WB_ADR[31]_GND_360_o_add_166_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_360_o_GND_360_o_sub_30_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_360_o_GND_360_o_sub_34_OUT<8:0>> created at line 1308.
    Found 15-bit subtractor for signal <GND_360_o_GND_360_o_sub_48_OUT<14:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_360_o_GND_360_o_sub_155_OUT<15:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_360_o_GND_360_o_sub_172_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_360_o_GND_360_o_sub_185_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_360_o_GND_360_o_sub_225_OUT<7:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_360_o_GND_360_o_sub_228_OUT<7:0>> created at line 1308.
    Found 4-bit comparator greater for signal <s_fifo_rx_am_empty_INV_971_o> created at line 363
    Found 16-bit comparator greater for signal <s_EB_RX_byte_cnt[15]_s_EB_packet_length[15]_LessThan_65_o> created at line 504
    Found 8-bit comparator greater for signal <GND_360_o_s_EB_RX_CUR_CYCLE_WR_CNT[7]_LessThan_94_o> created at line 584
    Found 8-bit comparator greater for signal <GND_360_o_s_EB_RX_CUR_CYCLE_RD_CNT[7]_LessThan_106_o> created at line 619
    Found 16-bit comparator equal for signal <s_EB_RX_byte_cnt[15]_s_EB_packet_length[15]_equal_123_o> created at line 659
    Found 4-bit comparator greater for signal <GND_360_o_s_EB_probe_wait_cnt[3]_LessThan_138_o> created at line 716
    Found 8-bit comparator greater for signal <GND_360_o_s_EB_TX_zeropad_cnt[7]_LessThan_227_o> created at line 986
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 359 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <eb_main_fsm> synthesized.

Synthesizing Unit <generic_sync_fifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd".
        g_data_width = 32
        g_size = 16
        g_show_ahead = true
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = true
        g_with_almost_full = true
        g_with_count = true
        g_almost_empty_threshold = 1
        g_almost_full_threshold = 11
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <generic_sync_fifo_1> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 1
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 32
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 32
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 0
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_PROG_FULL_TYPE = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_1> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 1
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_1> synthesized.

Synthesizing Unit <reset_blk_ramfifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd".
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_WR_RST_MAXFAN = 2
        C_RD_RST_MAXFAN = 3
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ngwrdrst.grst.wr_rst_reg>.
    Set property "equivalent_register_removal = no" for signal <ngwrdrst.grst.rd_rst_reg>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg_d1>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg_d1>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg_d1>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg_d1>.
    Set property "ASYNC_REG = TRUE" for signal <wr_rst_asreg_d2>.
    Set property "MSGON = TRUE" for signal <wr_rst_asreg_d2>.
    Set property "ASYNC_REG = TRUE" for signal <rd_rst_asreg_d2>.
    Set property "MSGON = TRUE" for signal <rd_rst_asreg_d2>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d1>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d1>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d2>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d2>.
    Set property "ASYNC_REG = TRUE" for signal <grstd1.grst_full.rst_d3>.
    Set property "MSGON = TRUE" for signal <grstd1.grst_full.rst_d3>.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RST_FULL_GEN>.
    Found 1-bit register for signal <rd_rst_asreg>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d1>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d2>.
    Found 1-bit register for signal <grstd1.grst_full.rst_d3>.
    Found 1-bit register for signal <wr_rst_asreg>.
    Found 1-bit register for signal <wr_rst_asreg_d1>.
    Found 1-bit register for signal <wr_rst_asreg_d2>.
    Found 2-bit register for signal <ngwrdrst.grst.wr_rst_reg>.
    Found 1-bit register for signal <rd_rst_asreg_d1>.
    Found 1-bit register for signal <rd_rst_asreg_d2>.
    Found 3-bit register for signal <ngwrdrst.grst.rd_rst_reg>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <reset_blk_ramfifo> synthesized.

Synthesizing Unit <input_blk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 1
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_1> synthesized.

Synthesizing Unit <memory_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 32
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_1> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 32
        C_READ_WIDTH_B = 32
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_1> synthesized.

Synthesizing Unit <blk_mem_gen_top_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 32
        C_READ_WIDTH_B = 32
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_1> synthesized.

Synthesizing Unit <blk_mem_input_block_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 4
        C_WRITE_WIDTH_A = 32
        C_WRITE_WIDTH_A_CORE = 32
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 4
        C_WRITE_WIDTH_B = 32
        C_WRITE_WIDTH_B_CORE = 32
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_1> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 1
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 4
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 32
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 32
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 4
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 32
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 32
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<3:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<26>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<35>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<26>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_1> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 32
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_1', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_1> synthesized.

Synthesizing Unit <blk_mem_output_block_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 32
        C_READ_WIDTH_A = 32
        C_READ_WIDTH_B = 32
        C_READ_WIDTH_A_CORE = 32
        C_READ_WIDTH_B_CORE = 32
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_1> synthesized.

Synthesizing Unit <rd_logic_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_USE_EMBEDDED_REG = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY> of the instance <grss.rsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY_FB> of the instance <grss.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'RD_DATA_COUNT', unconnected in block 'rd_logic_1', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_1', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_1> synthesized.

Synthesizing Unit <rd_bin_cntr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd".
        C_HAS_ALMOST_EMPTY = 0
        C_PNTR_WIDTH = 4
    Found 4-bit register for signal <gc0.count_d1>.
    Found 4-bit register for signal <gc0.count>.
    Found 4-bit adder for signal <gc0.count[3]_GND_472_o_add_0_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <rd_bin_cntr> synthesized.

Synthesizing Unit <rd_status_flags_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_ALMOST_EMPTY = 0
    Set property "equivalent_register_removal = no" for signal <ram_empty_i>.
    Set property "equivalent_register_removal = no" for signal <ram_empty_fb_i>.
WARNING:Xst:647 - Input <RD_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'RAM_ALMOST_EMPTY_FB', unconnected in block 'rd_status_flags_ss', is tied to its initial value (0).
    Found 1-bit register for signal <ram_empty_fb_i>.
    Found 1-bit register for signal <ram_empty_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <rd_status_flags_ss> synthesized.

Synthesizing Unit <compare>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd".
        C_WIDTH = 4
    Summary:
Unit <compare> synthesized.

Synthesizing Unit <rd_pe_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd".
        C_PROG_EMPTY_TYPE = 1
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 1
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 2
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prog_empty_i>.
    Found 1-bit register for signal <ram_rd_en_i>.
    Found 1-bit register for signal <ram_wr_en_i>.
    Found 4-bit register for signal <diff_pntr_pad<4:1>>.
    Found 5-bit adder for signal <wr_pntr_rd_pad[4]_rd_pntr_inv_pad[4]_add_2_OUT> created at line 210.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <rd_pe_ss> synthesized.

Synthesizing Unit <dc_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd".
        C_RD_PNTR_WIDTH = 4
    Summary:
Unit <dc_ss> synthesized.

Synthesizing Unit <updn_cntr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd".
        C_COUNTER_RESET_VAL = 0
        C_PNTR_WIDTH = 4
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_one[3]_add_1_OUT> created at line 126.
    Found 4-bit subtractor for signal <GND_480_o_GND_480_o_sub_3_OUT<3:0>> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <updn_cntr> synthesized.

Synthesizing Unit <wr_logic_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_FULL_FLAGS_RST_VAL = 1
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 214: Output port <PNTR_PLUS3> of the instance <wpntr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 381: Output port <RAM_ALMOST_FULL> of the instance <gwss.wsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 476: Output port <WR_ACK> of the instance <gwhf.whf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_1> synthesized.

Synthesizing Unit <wr_bin_cntr_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 1
    Found 4-bit register for signal <gcc0.gc0.count_d1>.
    Found 4-bit register for signal <gcc0.gc0.count>.
    Found 4-bit adder for signal <gcc0.gc0.count[3]_GND_482_o_add_0_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_bin_cntr_1> synthesized.

Synthesizing Unit <wr_status_flags_ss_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 1
        C_PROG_EMPTY_TYPE = 1
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_fb>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_afull_i', unconnected in block 'wr_status_flags_ss_1', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'ram_afull_fb', unconnected in block 'wr_status_flags_ss_1', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_ss_1> synthesized.

Synthesizing Unit <wr_pf_ss>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd".
        C_HAS_RST = 1
        C_PROG_FULL_TYPE = 1
        C_PROG_FULL_THRESH_ASSERT_VAL = 11
        C_PROG_FULL_THRESH_NEGATE_VAL = 10
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_FULL_FLAGS_RST_VAL = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_ALMOST_FULL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <prog_full_i>.
    Found 1-bit register for signal <ram_wr_en_i>.
    Found 1-bit register for signal <ram_rd_en_i>.
    Found 4-bit register for signal <diff_pntr_pad<4:1>>.
    Found 5-bit adder for signal <wr_pntr_plus1_pad[4]_rd_pntr_wr_inv_pad[4]_add_2_OUT> created at line 243.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <wr_pf_ss> synthesized.

Synthesizing Unit <wr_handshaking_flags>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd".
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <WR_ACK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <OVERFLOW>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <wr_handshaking_flags> synthesized.

Synthesizing Unit <output_blk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 1
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 32
        C_DOUT_WIDTH = 32
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 1
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 1
        C_PROG_FULL_TYPE = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_1> synthesized.

Synthesizing Unit <eb_config>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/etherbone-core/hdl/eb_slave_core/eb_config.vhd".
        g_sdb_address = "0000000000000000000000000000000000110000000000000000000000000000"
WARNING:Xst:647 - Input <local_slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <local_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eb_slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <local_slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <eb_slave_o_err>.
    Found 1-bit register for signal <eb_slave_o_rty>.
    Found 1-bit register for signal <eb_slave_o_stall>.
    Found 1-bit register for signal <eb_slave_o_int>.
    Found 32-bit register for signal <eb_slave_o_dat>.
    Found 1-bit register for signal <local_slave_o_ack>.
    Found 1-bit register for signal <local_slave_o_err>.
    Found 1-bit register for signal <local_slave_o_rty>.
    Found 32-bit register for signal <local_slave_o_dat>.
    Found 32-bit register for signal <my_ip>.
    Found 48-bit register for signal <my_mac>.
    Found 16-bit register for signal <my_port>.
    Found 64-bit register for signal <p_auto_cfg>.
    Found 32-bit register for signal <local_write_reg>.
    Found 64-bit register for signal <status_reg>.
    Found 1-bit register for signal <eb_slave_o_ack>.
    Found 32-bit 8-to-1 multiplexer for signal <_n0259> created at line 168.
    Found 32-bit 8-to-1 multiplexer for signal <_n0277> created at line 137.
    Summary:
	inferred 328 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <eb_config> synthesized.

Synthesizing Unit <xwb_fmc130m_4ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/xwb_fmc130m_4ch.vhd".
        g_fpga_device = "VIRTEX6"
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_ref_clk = 1
        g_packet_size = 32
        g_sim = 0
WARNING:Xst:653 - Signal <wb_slv_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_fmc130m_4ch> synthesized.

Synthesizing Unit <wb_fmc130m_4ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd".
        g_fpga_device = "VIRTEX6"
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_ref_clk = 1
        g_packet_size = 32
        g_sim = 0
WARNING:Xst:647 - Input <wbs_err_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc0_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc1_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc2_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_adc3_of_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_fpga_clk_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fmc_fpga_clk_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 537: Output port <slave_o[0]_int> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_dat> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_adr_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_dat_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_sel_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_ack> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_err> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_rty> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_stall> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <slave_o_int> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_cyc_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_stb_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 574: Output port <ma_we_o> of the instance <cmp_slave_adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_fpga_ctrl_fmc_idelay_rst_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_fpga_ctrl_fmc_fifo_rst_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_en_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_phase_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 616: Output port <regs_o_dcm_adc_reset_o> of the instance <cmp_wb_fmc_130m_4ch_csr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_val> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[3]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[2]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[1]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_clk_chain_sel_which> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_idelay_pulse> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 928: Output port <adc_fn_dly_o[0]_data_chain_idelay_incdec> of the instance <cmp_fmc_adc_iface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1012: Output port <desc_o> of the instance <cmp_vcxo_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1049: Output port <desc_o> of the instance <cmp_ad9510_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1049: Output port <pad_mosi_en_o> of the instance <cmp_ad9510_spi> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1084: Output port <desc_o> of the instance <cmp_eeprom_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1120: Output port <desc_o> of the instance <cmp_lm75_i2c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel32_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel64_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_adr128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_dat128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <src_sel128_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wb_fmc130m_4ch.vhd" line 1158: Output port <dreq_o> of the instance <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[3]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[2]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[1]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_clk_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_clk_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_data_chain_var_inc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_wb_ctl_out[0]_data_chain_var_dec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <wbs_test_data<1>>.
    Found 16-bit register for signal <wbs_test_data<2>>.
    Found 16-bit register for signal <wbs_test_data<3>>.
    Found 16-bit register for signal <wbs_test_data<0>>.
    Found 16-bit adder for signal <wbs_test_data[0][15]_GND_549_o_add_66_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[1][15]_GND_549_o_add_70_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[2][15]_GND_549_o_add_74_OUT> created at line 1241.
    Found 16-bit adder for signal <wbs_test_data[3][15]_GND_549_o_add_78_OUT> created at line 1241.
    Found 1-bit tristate buffer for signal <si571_scl_pad_b> created at line 1033
    Found 1-bit tristate buffer for signal <si571_sda_pad_b> created at line 1036
    Found 1-bit tristate buffer for signal <eeprom_scl_pad_b> created at line 1105
    Found 1-bit tristate buffer for signal <eeprom_sda_pad_b> created at line 1108
    Found 1-bit tristate buffer for signal <lm75_scl_pad_b> created at line 1141
    Found 1-bit tristate buffer for signal <lm75_sda_pad_b> created at line 1144
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <wb_fmc130m_4ch> synthesized.

Synthesizing Unit <reset_synch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_common/reset_synch/reset_synch.vhd".
    Found 1-bit register for signal <rst_n_o>.
    Found 1-bit register for signal <s_ff>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_synch> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 5
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100010000000000000000000000000000010011100010110000000101111001011001011110110110001100100011110100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101001001001100100100001101011111010011010100000101010011010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100010000000000000000000000000000010011100010110000000101111001010100000000101000011001000001011100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101010011010100000100100100100000001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100010000000000000000000000000000000000000000000000010010000101010111000010000101111011110001010100000000000000000000000000000001001000000001001100100000000010000100110001001110010011000101001101011111010001100100110101000011001100010011001100110000010011010101111101010010010001010100011101010011001000000010000000000001")
        g_sdb_addr = "00000000000000000000100000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_2> synthesized.

Synthesizing Unit <sdb_rom_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001001111111100010000000000000000000000000000010011100010110000000101111001011001011110110110001100100011110100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101001001001100100100001101011111010011010100000101010011010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111100010000000000000000000000000000010011100010110000000101111001010100000000101000011001000001011100000000000000000000000000000001001000000001001000010001001001000100111101000011010011110101001001000101010100110101111101010011010100000100100100100000001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111000100000000000000000000000000000100111000101100000001011110010110010111101101100011001000111101000000000000000000000000000000010010000000010010000100010010010001001111010000110100111101010010010001010101001101011111010010010011001001000011010111110100110101000001010100110101010001000101010100100010000000100
00000000001","00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100010000000000000000000000000000000000000000000000010010000101010111000010000101111011110001010100000000000000000000000000000001001000000001001100100000000010000100110001001110010011000101001101011111010001100100110101000011001100010011001100110000010011010101111101010010010001010100011101010011001000000010000000000001")
        g_bus_end = "0000000000000000000000000000000000000000000000000000111111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_2', is tied to its initial value.
    Found 128x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 7-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdb_rom_2> synthesized.

Synthesizing Unit <xwb_crossbar_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 6
        g_registered = true
        g_address = ("00000000000000000000100000000000","00000000000000000000010000000000","00000000000000000000001100000000","00000000000000000000001000000000","00000000000000000000000100000000","00000000000000000000000000000000")
        g_mask = ("00000000000000000000111000000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000","00000000000000000000111100000000")
WARNING:Xst:647 - Input <master_i[5]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <xwb_crossbar_2> synthesized.

Synthesizing Unit <wb_slave_adapter_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = pipelined
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_6> synthesized.

Synthesizing Unit <wb_fmc_130m_4ch_csr>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_fmc130m_4ch/wbgen/fmc_130m_4ch_regs.vhd".
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_int>.
    Found 32-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_line_int>.
    Found 17-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_line_int>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_dir_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_term_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_trigger_trig_val_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_rand_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_dith_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_shdn_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_adc_pga_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_si571_oe_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_pll_function_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_clk_distrib_clk_sel_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led1_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led2_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_monitor_led3_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_fmc_idelay_rst_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_fmc_fifo_rst_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_fpga_ctrl_test_data_en_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_update_int>.
    Found 1-bit register for signal <regs_o_idelay0_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay1_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay2_cal_val_load_o>.
    Found 1-bit register for signal <regs_o_idelay3_cal_val_load_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_update_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_delay>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_in_progress>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_en_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_phase_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_dcm_adc_reset_int>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay0_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay0_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay1_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay1_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay2_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay2_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_idelay3_cal_update_dly0>.
    Found 1-bit register for signal <regs_o_idelay3_cal_update_o>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data0_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data1_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data2_val_lwb_s2>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s0>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s1>.
    Found 1-bit register for signal <wb_fmc_130m_4ch_csr_data3_val_lwb_s2>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <wb_fmc_130m_4ch_csr>.
    Summary:
	inferred 297 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <wb_fmc_130m_4ch_csr> synthesized.

Synthesizing Unit <fmc_adc_dly_iface>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_dly_iface.vhd".
        g_with_var_loadable = true
        g_with_variable = false
        g_with_fn_dly_select = true
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_clk_chain_var_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_clk_chain_var_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_data_chain_var_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_fn_dly_wb_ctl_i_data_chain_var_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_fn_dly_o_clk_chain_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_fn_dly_o_data_chain_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 5-bit register for signal <adc_fn_dly_o_data_chain_idelay_val>.
    Found 1-bit register for signal <adc_fn_dly_o_clk_chain_idelay_pulse>.
    Found 1-bit register for signal <adc_fn_dly_o_data_chain_idelay_pulse>.
    Found 5-bit register for signal <adc_fn_dly_o_clk_chain_idelay_val>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <fmc_adc_dly_iface> synthesized.

Synthesizing Unit <fmc_adc_buf>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_buf.vhd".
        g_with_clk_single_ended = true
        g_with_data_single_ended = true
        g_with_data_sdr = true
WARNING:Xst:647 - Input <adc_data_ch0_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch0_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch1_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch1_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch2_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch2_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch3_p_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_ch3_n_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk0_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk0_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk1_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk1_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk2_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk2_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk3_p_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk3_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fmc_adc_buf> synthesized.

Synthesizing Unit <fmc_adc_iface>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clk_period_values = (8.88,8.88,8.88,8.88)
        g_use_clk_chains = "1111"
        g_clk_default_dly = (5,5,5,5)
        g_use_data_chains = "1111"
        g_map_clk_data_chains = (-1,-1,-1,-1)
        g_data_default_dly = (9,9,9,9)
        g_ref_clk = 1
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_bufio_clk_chains = "0000"
        g_with_bufr_clk_chains = "1111"
        g_with_data_sdr = true
        g_with_fn_dly_select = true
        g_sim = 0
WARNING:Xst:647 - Input <adc_in_i[3]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_data<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[3]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[3]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[2]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[1]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_in_i[0]_adc_rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk_bufg> of the instance <gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_iface.vhd" line 195: Output port <adc_clk_chain_glob_o_adc_clk2x_bufg> of the instance <gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fmc_adc_iface> synthesized.

Synthesizing Unit <fmc_adc_clk_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clock_period = 8.88
        g_default_adc_clk_delay = 5
        g_with_ref_clk = false
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_fn_dly_select = true
        g_with_bufio = false
        g_with_bufr = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_chain_glob_o_adc_clk_bufg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_chain_glob_o_adc_clk2x_bufg> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fmc_adc_clk_1> synthesized.

Synthesizing Unit <fmc_adc_clk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_clk.vhd".
        g_fpga_device = "VIRTEX6"
        g_delay_type = "VAR_LOADABLE"
        g_adc_clock_period = 8.88
        g_default_adc_clk_delay = 5
        g_with_ref_clk = true
        g_mmcm_param = (1,8.0,8.88,8.0,4)
        g_with_fn_dly_select = true
        g_with_bufio = false
        g_with_bufr = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_clk_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fmc_adc_clk_2> synthesized.

Synthesizing Unit <fmc_adc_data>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd".
        g_delay_type = "VAR_LOADABLE"
        g_default_adc_data_delay = 9
        g_with_data_sdr = true
        g_with_fn_dly_select = true
        g_sim = 0
WARNING:Xst:647 - Input <sys_clk_200Mhz_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sys_rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_chain_priv_i_adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_clk_chain_glob_i_mmcm_adc_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_data_fn_dly_i_idelay_incdec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_cs_dly_i_adc_data_fe_d1_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_cs_dly_i_adc_data_fe_d2_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_count_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_count_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_almost_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <wr_almost_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_almost_empty_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_data.vhd" line 336: Output port <rd_almost_full_o> of the instance <cmp_adc_data_async_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_sel_which> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_idelay_pulse> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <adc_data_fn_dly_o_idelay_incdec> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <adc_data_rg_d2>.
    Found 16-bit register for signal <adc_data_ff>.
    Found 16-bit register for signal <adc_data_ff_d1>.
    Found 16-bit register for signal <adc_data_ff_d2>.
    Found 1-bit register for signal <adc_data_valid_out>.
    Found 16-bit register for signal <adc_data_rg_d1>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <fmc_adc_data> synthesized.

Synthesizing Unit <generic_async_fifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd".
        g_data_width = 16
        g_size = 16
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = false
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_async_fifo_1> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 0
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 16
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 16
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 2
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_2> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_2> synthesized.

Synthesizing Unit <input_blk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_2> synthesized.

Synthesizing Unit <memory_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_HAS_SRST = 0
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_2> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 16
        C_READ_WIDTH_B = 16
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_2> synthesized.

Synthesizing Unit <blk_mem_gen_top_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 16
        C_READ_WIDTH_B = 16
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_2> synthesized.

Synthesizing Unit <blk_mem_input_block_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 2
        C_WRITE_WIDTH_A = 16
        C_WRITE_WIDTH_A_CORE = 16
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 2
        C_WRITE_WIDTH_B = 16
        C_WRITE_WIDTH_B_CORE = 16
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_2> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 1
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(16,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 2
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 16
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 16
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 2
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 16
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 16
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 16
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_2> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 16
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 16
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 18
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 18
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_2', is tied to its initial value (000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_2> synthesized.

Synthesizing Unit <blk_mem_output_block_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 16
        C_READ_WIDTH_A = 16
        C_READ_WIDTH_B = 16
        C_READ_WIDTH_A_CORE = 16
        C_READ_WIDTH_B_CORE = 16
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_2> synthesized.

Synthesizing Unit <clk_x_pntrs>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_MSGON_VAL = 1
    Set property "ASYNC_REG = TRUE" for signal <wr_pntr_gc_asreg>.
    Set property "MSGON = TRUE" for signal <wr_pntr_gc_asreg>.
    Set property "ASYNC_REG = TRUE" for signal <rd_pntr_gc_asreg>.
    Set property "MSGON = TRUE" for signal <rd_pntr_gc_asreg>.
    Found 4-bit register for signal <wr_pntr_gc_asreg>.
    Found 4-bit register for signal <wr_pntr_gc_asreg_d1>.
    Found 4-bit register for signal <wr_pntr_bin>.
    Found 4-bit register for signal <rd_pntr_gc>.
    Found 4-bit register for signal <rd_pntr_gc_asreg>.
    Found 4-bit register for signal <rd_pntr_gc_asreg_d1>.
    Found 4-bit register for signal <rd_pntr_bin>.
    Found 4-bit register for signal <wr_pntr_gc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <clk_x_pntrs> synthesized.

Synthesizing Unit <rd_logic_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 0
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_USE_EMBEDDED_REG = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_WR_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 241: Output port <RAM_ALMOST_EMPTY> of the instance <gras.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'DATA_COUNT', unconnected in block 'rd_logic_2', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_2', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_2> synthesized.

Synthesizing Unit <rd_status_flags_as>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_ALMOST_EMPTY = 0
    Set property "equivalent_register_removal = no" for signal <ram_empty_i>.
    Set property "equivalent_register_removal = no" for signal <ram_empty_fb_i>.
WARNING:Xst:647 - Input <RD_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'RAM_ALMOST_EMPTY', unconnected in block 'rd_status_flags_as', is tied to its initial value (0).
    Found 1-bit register for signal <ram_empty_fb_i>.
    Found 1-bit register for signal <ram_empty_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rd_status_flags_as> synthesized.

Synthesizing Unit <wr_logic_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_FULL_FLAGS_RST_VAL = 1
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST_FULL_FF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RAM_RD_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 243: Output port <RAM_ALMOST_FULL> of the instance <gwas.wsts> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_2> synthesized.

Synthesizing Unit <wr_bin_cntr_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 0
    Found 4-bit register for signal <gic0.gc0.count_d2>.
    Found 4-bit register for signal <gic0.gc0.count_d1>.
    Found 4-bit register for signal <gic0.gc0.count>.
    Found 4-bit adder for signal <gic0.gc0.count[3]_GND_909_o_add_0_OUT> created at line 270.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <wr_bin_cntr_2> synthesized.

Synthesizing Unit <wr_status_flags_as>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS3<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_almost_full_i', unconnected in block 'wr_status_flags_as', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_as> synthesized.

Synthesizing Unit <output_blk_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 0
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 16
        C_DOUT_WIDTH = 16
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OVERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_2> synthesized.

Synthesizing Unit <fmc_adc_sync_chains>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd".
WARNING:Xst:647 - Input <sys_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[3]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[2]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[1]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_clk2x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_out_i[0]_adc_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adc_refclk_i_mmcm_adc_locked> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <count_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <full_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <almost_empty_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/fmc_adc_common/fmc_adc_sync_chains.vhd" line 88: Output port <almost_full_o> of the instance <cmp_adc_data_sync_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <adc_data_valid_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fmc_adc_sync_chains> synthesized.

Synthesizing Unit <generic_sync_fifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd".
        g_data_width = 64
        g_size = 16
        g_show_ahead = false
        g_with_empty = true
        g_with_full = true
        g_with_almost_empty = false
        g_with_almost_full = false
        g_with_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd" line 213: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_sync_fifo_2> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 1
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 64
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 64
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 0
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_3> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_3> synthesized.

Synthesizing Unit <input_blk_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 1
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_3> synthesized.

Synthesizing Unit <memory_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 64
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_3> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 64
        C_READ_WIDTH_B = 64
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_3> synthesized.

Synthesizing Unit <blk_mem_gen_top_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 64
        C_READ_WIDTH_B = 64
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_3> synthesized.

Synthesizing Unit <blk_mem_input_block_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 8
        C_WRITE_WIDTH_A = 64
        C_WRITE_WIDTH_A_CORE = 64
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 8
        C_WRITE_WIDTH_B = 64
        C_WRITE_WIDTH_B_CORE = 64
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_3> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 2
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(36,28,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 8
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 64
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 64
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 8
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 64
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 64
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_3', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_3> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 28
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "0000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<26:25>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<8:7>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<26:25>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<8:7>', unconnected in block 'blk_mem_gen_prim_width_4', is tied to its initial value (00).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_4> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 64
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 28
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_4', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_4> synthesized.

Synthesizing Unit <blk_mem_output_block_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 64
        C_READ_WIDTH_A = 64
        C_READ_WIDTH_B = 64
        C_READ_WIDTH_A_CORE = 64
        C_READ_WIDTH_B_CORE = 64
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_3> synthesized.

Synthesizing Unit <rd_logic_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_RD_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_USE_EMBEDDED_REG = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_FB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY> of the instance <grss.rsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd" line 362: Output port <RAM_ALMOST_EMPTY_FB> of the instance <grss.rsts> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'RD_DATA_COUNT', unconnected in block 'rd_logic_3', is tied to its initial value (00000).
WARNING:Xst:2935 - Signal 'RAM_REGOUT_EN', unconnected in block 'rd_logic_3', is tied to its initial value (0).
    Summary:
	no macro.
Unit <rd_logic_3> synthesized.

Synthesizing Unit <wr_logic_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd".
        C_COMMON_CLOCK = 1
        C_HAS_ALMOST_FULL = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_RST = 1
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 1
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_FULL_FLAGS_RST_VAL = 1
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 214: Output port <PNTR_PLUS3> of the instance <wpntr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 381: Output port <RAM_ALMOST_FULL> of the instance <gwss.wsts> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd" line 476: Output port <WR_ACK> of the instance <gwhf.whf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wr_logic_3> synthesized.

Synthesizing Unit <wr_bin_cntr_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd".
        C_HAS_ALMOST_FULL = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_PNTR_WIDTH = 4
        C_COMMON_CLOCK = 1
    Found 4-bit register for signal <gcc0.gc0.count_d1>.
    Found 4-bit register for signal <gcc0.gc0.count>.
    Found 4-bit adder for signal <gcc0.gc0.count[3]_GND_1107_o_add_0_OUT> created at line 151.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wr_bin_cntr_3> synthesized.

Synthesizing Unit <wr_status_flags_ss_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd".
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_HAS_RST = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_EMPTY_TYPE = 0
        C_FULL_FLAGS_RST_VAL = 1
    Set property "equivalent_register_removal = no" for signal <ram_full_i>.
    Set property "equivalent_register_removal = no" for signal <ram_full_fb_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_i>.
    Set property "equivalent_register_removal = no" for signal <ram_afull_fb>.
WARNING:Xst:647 - Input <WR_PNTR_PLUS2<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ram_afull_i', unconnected in block 'wr_status_flags_ss_2', is tied to its initial value (1).
WARNING:Xst:2935 - Signal 'ram_afull_fb', unconnected in block 'wr_status_flags_ss_2', is tied to its initial value (1).
    Found 1-bit register for signal <ram_full_fb_i>.
    Found 1-bit register for signal <ram_full_i>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <wr_status_flags_ss_2> synthesized.

Synthesizing Unit <output_blk_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 1
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 64
        C_DOUT_WIDTH = 64
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 1
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_3> synthesized.

Synthesizing Unit <xwb_i2c_master>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_i2c_master> synthesized.

Synthesizing Unit <wb_i2c_master>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <master_o_sel> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" line 98: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_i2c_master> synthesized.

Synthesizing Unit <wb_slave_adapter_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_7> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd".
        ARST_LVL = '0'
WARNING:Xst:647 - Input <arst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <prer>.
    Found 8-bit register for signal <ctr>.
    Found 8-bit register for signal <txr>.
    Found 8-bit register for signal <cr>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <irq_flag>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <iack_o>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_adr_i[2]_GND_1171_o_wide_mux_0_OUT> created at line 191.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd".
    Found 3-bit register for signal <dcnt>.
    Found 3-bit register for signal <c_state>.
    Found 4-bit register for signal <core_cmd>.
    Found 8-bit register for signal <sr>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <host_ack>.
    Found 1-bit register for signal <ack_out>.
    Found finite state machine <FSM_12> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <GND_1172_o_GND_1172_o_sub_6_OUT<2:0>> created at line 1308.
    Found 4-bit 6-to-1 multiplexer for signal <c_state[2]_X_242_o_wide_mux_38_OUT> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[1]_GND_1172_o_Mux_40_o> created at line 264.
    Found 1-bit 3-to-1 multiplexer for signal <c_state[2]_core_ack_Mux_42_o> created at line 264.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd".
    Found 3-bit register for signal <bus_status_ctrl.fSCL>.
    Found 3-bit register for signal <bus_status_ctrl.fSDA>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <bus_status_ctrl.cSCL>.
    Found 2-bit register for signal <bus_status_ctrl.cSDA>.
    Found 14-bit register for signal <bus_status_ctrl.filter_cnt>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <bus_status_ctrl.sta_condition>.
    Found 1-bit register for signal <bus_status_ctrl.sto_condition>.
    Found 1-bit register for signal <bus_status_ctrl.ibusy>.
    Found 1-bit register for signal <bus_status_ctrl.cmd_stop>.
    Found 1-bit register for signal <ial>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <iscl_oen>.
    Found 1-bit register for signal <isda_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_13> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 64                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | nReset (negative)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <GND_1173_o_GND_1173_o_sub_2_OUT<15:0>> created at line 1308.
    Found 14-bit subtractor for signal <GND_1173_o_GND_1173_o_sub_11_OUT<13:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <xwb_spi_bidir>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/xwb_spi_bidir.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <slave_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_spi_bidir> synthesized.

Synthesizing Unit <wb_spi_bidir>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/wb_spi_bidir.vhd" line 74: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <wb_spi_bidir> synthesized.

Synthesizing Unit <spi_bidir_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_top.v".
        Tp = 1
WARNING:Xst:647 - Input <wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<2:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <divider>.
    Found 8-bit register for signal <bidir_config>.
    Found 8-bit register for signal <ss>.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 1-bit register for signal <wb_int_o>.
    Found 1-bit register for signal <ctrl<13>>.
    Found 1-bit register for signal <ctrl<12>>.
    Found 1-bit register for signal <ctrl<11>>.
    Found 1-bit register for signal <ctrl<10>>.
    Found 1-bit register for signal <ctrl<9>>.
    Found 1-bit register for signal <ctrl<8>>.
    Found 1-bit register for signal <ctrl<7>>.
    Found 1-bit register for signal <ctrl<6>>.
    Found 1-bit register for signal <ctrl<5>>.
    Found 1-bit register for signal <ctrl<4>>.
    Found 1-bit register for signal <ctrl<3>>.
    Found 1-bit register for signal <ctrl<2>>.
    Found 1-bit register for signal <ctrl<1>>.
    Found 1-bit register for signal <ctrl<0>>.
    Found 32-bit 12-to-1 multiplexer for signal <wb_dat> created at line 126.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <spi_bidir_top> synthesized.

Synthesizing Unit <spi_bidir_clgen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_clgen.v".
        Tp = 1
    Found 16-bit register for signal <cnt>.
    Found 1-bit register for signal <clk_out>.
    Found 1-bit register for signal <pos_edge>.
    Found 1-bit register for signal <neg_edge>.
    Found 16-bit subtractor for signal <cnt[15]_GND_1187_o_sub_3_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spi_bidir_clgen> synthesized.

Synthesizing Unit <spi_bidir_shift>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_spi_bidir/spi_bidir_shift.v".
        Tp = 1
    Found 12-bit register for signal <send_bit_cnt>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <mosi_out_en>.
    Found 1-bit register for signal <tip>.
    Found 1-bit register for signal <s_out>.
    Found 1-bit register for signal <data<127>>.
    Found 1-bit register for signal <data<126>>.
    Found 1-bit register for signal <data<125>>.
    Found 1-bit register for signal <data<124>>.
    Found 1-bit register for signal <data<123>>.
    Found 1-bit register for signal <data<122>>.
    Found 1-bit register for signal <data<121>>.
    Found 1-bit register for signal <data<120>>.
    Found 1-bit register for signal <data<119>>.
    Found 1-bit register for signal <data<118>>.
    Found 1-bit register for signal <data<117>>.
    Found 1-bit register for signal <data<116>>.
    Found 1-bit register for signal <data<115>>.
    Found 1-bit register for signal <data<114>>.
    Found 1-bit register for signal <data<113>>.
    Found 1-bit register for signal <data<112>>.
    Found 1-bit register for signal <data<111>>.
    Found 1-bit register for signal <data<110>>.
    Found 1-bit register for signal <data<109>>.
    Found 1-bit register for signal <data<108>>.
    Found 1-bit register for signal <data<107>>.
    Found 1-bit register for signal <data<106>>.
    Found 1-bit register for signal <data<105>>.
    Found 1-bit register for signal <data<104>>.
    Found 1-bit register for signal <data<103>>.
    Found 1-bit register for signal <data<102>>.
    Found 1-bit register for signal <data<101>>.
    Found 1-bit register for signal <data<100>>.
    Found 1-bit register for signal <data<99>>.
    Found 1-bit register for signal <data<98>>.
    Found 1-bit register for signal <data<97>>.
    Found 1-bit register for signal <data<96>>.
    Found 1-bit register for signal <data<95>>.
    Found 1-bit register for signal <data<94>>.
    Found 1-bit register for signal <data<93>>.
    Found 1-bit register for signal <data<92>>.
    Found 1-bit register for signal <data<91>>.
    Found 1-bit register for signal <data<90>>.
    Found 1-bit register for signal <data<89>>.
    Found 1-bit register for signal <data<88>>.
    Found 1-bit register for signal <data<87>>.
    Found 1-bit register for signal <data<86>>.
    Found 1-bit register for signal <data<85>>.
    Found 1-bit register for signal <data<84>>.
    Found 1-bit register for signal <data<83>>.
    Found 1-bit register for signal <data<82>>.
    Found 1-bit register for signal <data<81>>.
    Found 1-bit register for signal <data<80>>.
    Found 1-bit register for signal <data<79>>.
    Found 1-bit register for signal <data<78>>.
    Found 1-bit register for signal <data<77>>.
    Found 1-bit register for signal <data<76>>.
    Found 1-bit register for signal <data<75>>.
    Found 1-bit register for signal <data<74>>.
    Found 1-bit register for signal <data<73>>.
    Found 1-bit register for signal <data<72>>.
    Found 1-bit register for signal <data<71>>.
    Found 1-bit register for signal <data<70>>.
    Found 1-bit register for signal <data<69>>.
    Found 1-bit register for signal <data<68>>.
    Found 1-bit register for signal <data<67>>.
    Found 1-bit register for signal <data<66>>.
    Found 1-bit register for signal <data<65>>.
    Found 1-bit register for signal <data<64>>.
    Found 1-bit register for signal <data<63>>.
    Found 1-bit register for signal <data<62>>.
    Found 1-bit register for signal <data<61>>.
    Found 1-bit register for signal <data<60>>.
    Found 1-bit register for signal <data<59>>.
    Found 1-bit register for signal <data<58>>.
    Found 1-bit register for signal <data<57>>.
    Found 1-bit register for signal <data<56>>.
    Found 1-bit register for signal <data<55>>.
    Found 1-bit register for signal <data<54>>.
    Found 1-bit register for signal <data<53>>.
    Found 1-bit register for signal <data<52>>.
    Found 1-bit register for signal <data<51>>.
    Found 1-bit register for signal <data<50>>.
    Found 1-bit register for signal <data<49>>.
    Found 1-bit register for signal <data<48>>.
    Found 1-bit register for signal <data<47>>.
    Found 1-bit register for signal <data<46>>.
    Found 1-bit register for signal <data<45>>.
    Found 1-bit register for signal <data<44>>.
    Found 1-bit register for signal <data<43>>.
    Found 1-bit register for signal <data<42>>.
    Found 1-bit register for signal <data<41>>.
    Found 1-bit register for signal <data<40>>.
    Found 1-bit register for signal <data<39>>.
    Found 1-bit register for signal <data<38>>.
    Found 1-bit register for signal <data<37>>.
    Found 1-bit register for signal <data<36>>.
    Found 1-bit register for signal <data<35>>.
    Found 1-bit register for signal <data<34>>.
    Found 1-bit register for signal <data<33>>.
    Found 1-bit register for signal <data<32>>.
    Found 1-bit register for signal <data<31>>.
    Found 1-bit register for signal <data<30>>.
    Found 1-bit register for signal <data<29>>.
    Found 1-bit register for signal <data<28>>.
    Found 1-bit register for signal <data<27>>.
    Found 1-bit register for signal <data<26>>.
    Found 1-bit register for signal <data<25>>.
    Found 1-bit register for signal <data<24>>.
    Found 1-bit register for signal <data<23>>.
    Found 1-bit register for signal <data<22>>.
    Found 1-bit register for signal <data<21>>.
    Found 1-bit register for signal <data<20>>.
    Found 1-bit register for signal <data<19>>.
    Found 1-bit register for signal <data<18>>.
    Found 1-bit register for signal <data<17>>.
    Found 1-bit register for signal <data<16>>.
    Found 1-bit register for signal <data<15>>.
    Found 1-bit register for signal <data<14>>.
    Found 1-bit register for signal <data<13>>.
    Found 1-bit register for signal <data<12>>.
    Found 1-bit register for signal <data<11>>.
    Found 1-bit register for signal <data<10>>.
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 1-bit register for signal <data_miso<127>>.
    Found 1-bit register for signal <data_miso<126>>.
    Found 1-bit register for signal <data_miso<125>>.
    Found 1-bit register for signal <data_miso<124>>.
    Found 1-bit register for signal <data_miso<123>>.
    Found 1-bit register for signal <data_miso<122>>.
    Found 1-bit register for signal <data_miso<121>>.
    Found 1-bit register for signal <data_miso<120>>.
    Found 1-bit register for signal <data_miso<119>>.
    Found 1-bit register for signal <data_miso<118>>.
    Found 1-bit register for signal <data_miso<117>>.
    Found 1-bit register for signal <data_miso<116>>.
    Found 1-bit register for signal <data_miso<115>>.
    Found 1-bit register for signal <data_miso<114>>.
    Found 1-bit register for signal <data_miso<113>>.
    Found 1-bit register for signal <data_miso<112>>.
    Found 1-bit register for signal <data_miso<111>>.
    Found 1-bit register for signal <data_miso<110>>.
    Found 1-bit register for signal <data_miso<109>>.
    Found 1-bit register for signal <data_miso<108>>.
    Found 1-bit register for signal <data_miso<107>>.
    Found 1-bit register for signal <data_miso<106>>.
    Found 1-bit register for signal <data_miso<105>>.
    Found 1-bit register for signal <data_miso<104>>.
    Found 1-bit register for signal <data_miso<103>>.
    Found 1-bit register for signal <data_miso<102>>.
    Found 1-bit register for signal <data_miso<101>>.
    Found 1-bit register for signal <data_miso<100>>.
    Found 1-bit register for signal <data_miso<99>>.
    Found 1-bit register for signal <data_miso<98>>.
    Found 1-bit register for signal <data_miso<97>>.
    Found 1-bit register for signal <data_miso<96>>.
    Found 1-bit register for signal <data_miso<95>>.
    Found 1-bit register for signal <data_miso<94>>.
    Found 1-bit register for signal <data_miso<93>>.
    Found 1-bit register for signal <data_miso<92>>.
    Found 1-bit register for signal <data_miso<91>>.
    Found 1-bit register for signal <data_miso<90>>.
    Found 1-bit register for signal <data_miso<89>>.
    Found 1-bit register for signal <data_miso<88>>.
    Found 1-bit register for signal <data_miso<87>>.
    Found 1-bit register for signal <data_miso<86>>.
    Found 1-bit register for signal <data_miso<85>>.
    Found 1-bit register for signal <data_miso<84>>.
    Found 1-bit register for signal <data_miso<83>>.
    Found 1-bit register for signal <data_miso<82>>.
    Found 1-bit register for signal <data_miso<81>>.
    Found 1-bit register for signal <data_miso<80>>.
    Found 1-bit register for signal <data_miso<79>>.
    Found 1-bit register for signal <data_miso<78>>.
    Found 1-bit register for signal <data_miso<77>>.
    Found 1-bit register for signal <data_miso<76>>.
    Found 1-bit register for signal <data_miso<75>>.
    Found 1-bit register for signal <data_miso<74>>.
    Found 1-bit register for signal <data_miso<73>>.
    Found 1-bit register for signal <data_miso<72>>.
    Found 1-bit register for signal <data_miso<71>>.
    Found 1-bit register for signal <data_miso<70>>.
    Found 1-bit register for signal <data_miso<69>>.
    Found 1-bit register for signal <data_miso<68>>.
    Found 1-bit register for signal <data_miso<67>>.
    Found 1-bit register for signal <data_miso<66>>.
    Found 1-bit register for signal <data_miso<65>>.
    Found 1-bit register for signal <data_miso<64>>.
    Found 1-bit register for signal <data_miso<63>>.
    Found 1-bit register for signal <data_miso<62>>.
    Found 1-bit register for signal <data_miso<61>>.
    Found 1-bit register for signal <data_miso<60>>.
    Found 1-bit register for signal <data_miso<59>>.
    Found 1-bit register for signal <data_miso<58>>.
    Found 1-bit register for signal <data_miso<57>>.
    Found 1-bit register for signal <data_miso<56>>.
    Found 1-bit register for signal <data_miso<55>>.
    Found 1-bit register for signal <data_miso<54>>.
    Found 1-bit register for signal <data_miso<53>>.
    Found 1-bit register for signal <data_miso<52>>.
    Found 1-bit register for signal <data_miso<51>>.
    Found 1-bit register for signal <data_miso<50>>.
    Found 1-bit register for signal <data_miso<49>>.
    Found 1-bit register for signal <data_miso<48>>.
    Found 1-bit register for signal <data_miso<47>>.
    Found 1-bit register for signal <data_miso<46>>.
    Found 1-bit register for signal <data_miso<45>>.
    Found 1-bit register for signal <data_miso<44>>.
    Found 1-bit register for signal <data_miso<43>>.
    Found 1-bit register for signal <data_miso<42>>.
    Found 1-bit register for signal <data_miso<41>>.
    Found 1-bit register for signal <data_miso<40>>.
    Found 1-bit register for signal <data_miso<39>>.
    Found 1-bit register for signal <data_miso<38>>.
    Found 1-bit register for signal <data_miso<37>>.
    Found 1-bit register for signal <data_miso<36>>.
    Found 1-bit register for signal <data_miso<35>>.
    Found 1-bit register for signal <data_miso<34>>.
    Found 1-bit register for signal <data_miso<33>>.
    Found 1-bit register for signal <data_miso<32>>.
    Found 1-bit register for signal <data_miso<31>>.
    Found 1-bit register for signal <data_miso<30>>.
    Found 1-bit register for signal <data_miso<29>>.
    Found 1-bit register for signal <data_miso<28>>.
    Found 1-bit register for signal <data_miso<27>>.
    Found 1-bit register for signal <data_miso<26>>.
    Found 1-bit register for signal <data_miso<25>>.
    Found 1-bit register for signal <data_miso<24>>.
    Found 1-bit register for signal <data_miso<23>>.
    Found 1-bit register for signal <data_miso<22>>.
    Found 1-bit register for signal <data_miso<21>>.
    Found 1-bit register for signal <data_miso<20>>.
    Found 1-bit register for signal <data_miso<19>>.
    Found 1-bit register for signal <data_miso<18>>.
    Found 1-bit register for signal <data_miso<17>>.
    Found 1-bit register for signal <data_miso<16>>.
    Found 1-bit register for signal <data_miso<15>>.
    Found 1-bit register for signal <data_miso<14>>.
    Found 1-bit register for signal <data_miso<13>>.
    Found 1-bit register for signal <data_miso<12>>.
    Found 1-bit register for signal <data_miso<11>>.
    Found 1-bit register for signal <data_miso<10>>.
    Found 1-bit register for signal <data_miso<9>>.
    Found 1-bit register for signal <data_miso<8>>.
    Found 1-bit register for signal <data_miso<7>>.
    Found 1-bit register for signal <data_miso<6>>.
    Found 1-bit register for signal <data_miso<5>>.
    Found 1-bit register for signal <data_miso<4>>.
    Found 1-bit register for signal <data_miso<3>>.
    Found 1-bit register for signal <data_miso<2>>.
    Found 1-bit register for signal <data_miso<1>>.
    Found 1-bit register for signal <data_miso<0>>.
    Found 1-bit register for signal <data_mosi<127>>.
    Found 1-bit register for signal <data_mosi<126>>.
    Found 1-bit register for signal <data_mosi<125>>.
    Found 1-bit register for signal <data_mosi<124>>.
    Found 1-bit register for signal <data_mosi<123>>.
    Found 1-bit register for signal <data_mosi<122>>.
    Found 1-bit register for signal <data_mosi<121>>.
    Found 1-bit register for signal <data_mosi<120>>.
    Found 1-bit register for signal <data_mosi<119>>.
    Found 1-bit register for signal <data_mosi<118>>.
    Found 1-bit register for signal <data_mosi<117>>.
    Found 1-bit register for signal <data_mosi<116>>.
    Found 1-bit register for signal <data_mosi<115>>.
    Found 1-bit register for signal <data_mosi<114>>.
    Found 1-bit register for signal <data_mosi<113>>.
    Found 1-bit register for signal <data_mosi<112>>.
    Found 1-bit register for signal <data_mosi<111>>.
    Found 1-bit register for signal <data_mosi<110>>.
    Found 1-bit register for signal <data_mosi<109>>.
    Found 1-bit register for signal <data_mosi<108>>.
    Found 1-bit register for signal <data_mosi<107>>.
    Found 1-bit register for signal <data_mosi<106>>.
    Found 1-bit register for signal <data_mosi<105>>.
    Found 1-bit register for signal <data_mosi<104>>.
    Found 1-bit register for signal <data_mosi<103>>.
    Found 1-bit register for signal <data_mosi<102>>.
    Found 1-bit register for signal <data_mosi<101>>.
    Found 1-bit register for signal <data_mosi<100>>.
    Found 1-bit register for signal <data_mosi<99>>.
    Found 1-bit register for signal <data_mosi<98>>.
    Found 1-bit register for signal <data_mosi<97>>.
    Found 1-bit register for signal <data_mosi<96>>.
    Found 1-bit register for signal <data_mosi<95>>.
    Found 1-bit register for signal <data_mosi<94>>.
    Found 1-bit register for signal <data_mosi<93>>.
    Found 1-bit register for signal <data_mosi<92>>.
    Found 1-bit register for signal <data_mosi<91>>.
    Found 1-bit register for signal <data_mosi<90>>.
    Found 1-bit register for signal <data_mosi<89>>.
    Found 1-bit register for signal <data_mosi<88>>.
    Found 1-bit register for signal <data_mosi<87>>.
    Found 1-bit register for signal <data_mosi<86>>.
    Found 1-bit register for signal <data_mosi<85>>.
    Found 1-bit register for signal <data_mosi<84>>.
    Found 1-bit register for signal <data_mosi<83>>.
    Found 1-bit register for signal <data_mosi<82>>.
    Found 1-bit register for signal <data_mosi<81>>.
    Found 1-bit register for signal <data_mosi<80>>.
    Found 1-bit register for signal <data_mosi<79>>.
    Found 1-bit register for signal <data_mosi<78>>.
    Found 1-bit register for signal <data_mosi<77>>.
    Found 1-bit register for signal <data_mosi<76>>.
    Found 1-bit register for signal <data_mosi<75>>.
    Found 1-bit register for signal <data_mosi<74>>.
    Found 1-bit register for signal <data_mosi<73>>.
    Found 1-bit register for signal <data_mosi<72>>.
    Found 1-bit register for signal <data_mosi<71>>.
    Found 1-bit register for signal <data_mosi<70>>.
    Found 1-bit register for signal <data_mosi<69>>.
    Found 1-bit register for signal <data_mosi<68>>.
    Found 1-bit register for signal <data_mosi<67>>.
    Found 1-bit register for signal <data_mosi<66>>.
    Found 1-bit register for signal <data_mosi<65>>.
    Found 1-bit register for signal <data_mosi<64>>.
    Found 1-bit register for signal <data_mosi<63>>.
    Found 1-bit register for signal <data_mosi<62>>.
    Found 1-bit register for signal <data_mosi<61>>.
    Found 1-bit register for signal <data_mosi<60>>.
    Found 1-bit register for signal <data_mosi<59>>.
    Found 1-bit register for signal <data_mosi<58>>.
    Found 1-bit register for signal <data_mosi<57>>.
    Found 1-bit register for signal <data_mosi<56>>.
    Found 1-bit register for signal <data_mosi<55>>.
    Found 1-bit register for signal <data_mosi<54>>.
    Found 1-bit register for signal <data_mosi<53>>.
    Found 1-bit register for signal <data_mosi<52>>.
    Found 1-bit register for signal <data_mosi<51>>.
    Found 1-bit register for signal <data_mosi<50>>.
    Found 1-bit register for signal <data_mosi<49>>.
    Found 1-bit register for signal <data_mosi<48>>.
    Found 1-bit register for signal <data_mosi<47>>.
    Found 1-bit register for signal <data_mosi<46>>.
    Found 1-bit register for signal <data_mosi<45>>.
    Found 1-bit register for signal <data_mosi<44>>.
    Found 1-bit register for signal <data_mosi<43>>.
    Found 1-bit register for signal <data_mosi<42>>.
    Found 1-bit register for signal <data_mosi<41>>.
    Found 1-bit register for signal <data_mosi<40>>.
    Found 1-bit register for signal <data_mosi<39>>.
    Found 1-bit register for signal <data_mosi<38>>.
    Found 1-bit register for signal <data_mosi<37>>.
    Found 1-bit register for signal <data_mosi<36>>.
    Found 1-bit register for signal <data_mosi<35>>.
    Found 1-bit register for signal <data_mosi<34>>.
    Found 1-bit register for signal <data_mosi<33>>.
    Found 1-bit register for signal <data_mosi<32>>.
    Found 1-bit register for signal <data_mosi<31>>.
    Found 1-bit register for signal <data_mosi<30>>.
    Found 1-bit register for signal <data_mosi<29>>.
    Found 1-bit register for signal <data_mosi<28>>.
    Found 1-bit register for signal <data_mosi<27>>.
    Found 1-bit register for signal <data_mosi<26>>.
    Found 1-bit register for signal <data_mosi<25>>.
    Found 1-bit register for signal <data_mosi<24>>.
    Found 1-bit register for signal <data_mosi<23>>.
    Found 1-bit register for signal <data_mosi<22>>.
    Found 1-bit register for signal <data_mosi<21>>.
    Found 1-bit register for signal <data_mosi<20>>.
    Found 1-bit register for signal <data_mosi<19>>.
    Found 1-bit register for signal <data_mosi<18>>.
    Found 1-bit register for signal <data_mosi<17>>.
    Found 1-bit register for signal <data_mosi<16>>.
    Found 1-bit register for signal <data_mosi<15>>.
    Found 1-bit register for signal <data_mosi<14>>.
    Found 1-bit register for signal <data_mosi<13>>.
    Found 1-bit register for signal <data_mosi<12>>.
    Found 1-bit register for signal <data_mosi<11>>.
    Found 1-bit register for signal <data_mosi<10>>.
    Found 1-bit register for signal <data_mosi<9>>.
    Found 1-bit register for signal <data_mosi<8>>.
    Found 1-bit register for signal <data_mosi<7>>.
    Found 1-bit register for signal <data_mosi<6>>.
    Found 1-bit register for signal <data_mosi<5>>.
    Found 1-bit register for signal <data_mosi<4>>.
    Found 1-bit register for signal <data_mosi<3>>.
    Found 1-bit register for signal <data_mosi<2>>.
    Found 1-bit register for signal <data_mosi<1>>.
    Found 1-bit register for signal <data_mosi<0>>.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_4_OUT> created at line 91.
    Found 8-bit subtractor for signal <cnt[7]_GND_1189_o_sub_5_OUT> created at line 91.
    Found 8-bit subtractor for signal <len[6]_cnt[7]_sub_10_OUT> created at line 92.
    Found 8-bit adder for signal <cnt[7]_GND_1189_o_add_7_OUT> created at line 92.
    Found 12-bit adder for signal <send_bit_cnt[11]_GND_1189_o_add_16_OUT> created at line 116.
    Found 1-bit 128-to-1 multiplexer for signal <tx_bit_pos[6]_data[127]_Mux_26_o> created at line 164.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_miso[127]_Mux_31_o> created at line 293.
    Found 1-bit 128-to-1 multiplexer for signal <rx_bit_pos[6]_data_mosi[127]_Mux_33_o> created at line 294.
    Found 12-bit comparator lessequal for signal <n0027> created at line 137
    Found 12-bit comparator greater for signal <GND_1189_o_send_bit_cnt[11]_LessThan_26_o> created at line 139
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 407 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 146 Multiplexer(s).
Unit <spi_bidir_shift> synthesized.

Synthesizing Unit <wb_stream_source_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd".
        g_wbs_interface_width = narrow2
WARNING:Xst:647 - Input <adr32_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat32_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel32_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr64_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat64_i<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel64_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adr128_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dat128_i<127:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sel128_i<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_stream/generic/wb_stream_source_gen.vhd" line 182: Output port <full_o> of the instance <cmp_fifo> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <src_adr32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel32_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_adr64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel64_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_adr128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_dat128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <src_sel128_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <cyc_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <wb_stream_source_gen> synthesized.

Synthesizing Unit <generic_shiftreg_fifo>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd".
        g_data_width = 25
        g_size = 32
    Found 25-bit register for signal <fifo_store<30>>.
    Found 25-bit register for signal <fifo_store<29>>.
    Found 25-bit register for signal <fifo_store<28>>.
    Found 25-bit register for signal <fifo_store<27>>.
    Found 25-bit register for signal <fifo_store<26>>.
    Found 25-bit register for signal <fifo_store<25>>.
    Found 25-bit register for signal <fifo_store<24>>.
    Found 25-bit register for signal <fifo_store<23>>.
    Found 25-bit register for signal <fifo_store<22>>.
    Found 25-bit register for signal <fifo_store<21>>.
    Found 25-bit register for signal <fifo_store<20>>.
    Found 25-bit register for signal <fifo_store<19>>.
    Found 25-bit register for signal <fifo_store<18>>.
    Found 25-bit register for signal <fifo_store<17>>.
    Found 25-bit register for signal <fifo_store<16>>.
    Found 25-bit register for signal <fifo_store<15>>.
    Found 25-bit register for signal <fifo_store<14>>.
    Found 25-bit register for signal <fifo_store<13>>.
    Found 25-bit register for signal <fifo_store<12>>.
    Found 25-bit register for signal <fifo_store<11>>.
    Found 25-bit register for signal <fifo_store<10>>.
    Found 25-bit register for signal <fifo_store<9>>.
    Found 25-bit register for signal <fifo_store<8>>.
    Found 25-bit register for signal <fifo_store<7>>.
    Found 25-bit register for signal <fifo_store<6>>.
    Found 25-bit register for signal <fifo_store<5>>.
    Found 25-bit register for signal <fifo_store<4>>.
    Found 25-bit register for signal <fifo_store<3>>.
    Found 25-bit register for signal <fifo_store<2>>.
    Found 25-bit register for signal <fifo_store<1>>.
    Found 25-bit register for signal <fifo_store<0>>.
    Found 1-bit register for signal <empty>.
    Found 5-bit register for signal <pointer>.
    Found 25-bit register for signal <fifo_store<31>>.
    Found 5-bit adder for signal <pointer[4]_GND_1196_o_add_65_OUT> created at line 142.
    Found 5-bit subtractor for signal <GND_1196_o_GND_1196_o_sub_67_OUT<4:0>> created at line 144.
INFO:Xst:3019 - HDL ADVISOR - 800 flip-flops were inferred for signal <fifo_store>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 25-bit 32-to-1 multiplexer for signal <q_o> created at line 109.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 806 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <generic_shiftreg_fifo> synthesized.

Synthesizing Unit <gc_ext_pulse_sync>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_ext_pulse_sync.vhd".
        g_min_pulse_width = 1
        g_clk_frequency = 130
        g_output_polarity = '0'
        g_output_retrig = false
        g_output_length = 1
    Found 2-bit register for signal <s_pulse_length_cnt>.
    Found 2-bit register for signal <s_monostable_cnt>.
    Found 2-bit register for signal <s_pulse_sync_reg>.
    Found 1-bit register for signal <s_sync_pulse<0>>.
    Found 1-bit register for signal <s_sync_pulse<1>>.
    Found 1-bit register for signal <s_output_pulse>.
    Found 2-bit adder for signal <s_pulse_length_cnt[1]_GND_2261_o_add_2_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_2261_o_GND_2261_o_sub_9_OUT<1:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <gc_ext_pulse_sync> synthesized.

Synthesizing Unit <gc_extend_pulse_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd".
        g_width = 20000000
    Found 32-bit register for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Found 32-bit subtractor for signal <GND_2262_o_GND_2262_o_sub_2_OUT<31:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gc_extend_pulse_2> synthesized.

Synthesizing Unit <un_cross_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/un_cross_top.vhd".
        g_delay_vec_width = 16
        g_swap_div_freq_vec_width = 16
    Summary:
	no macro.
Unit <un_cross_top> synthesized.

Synthesizing Unit <swap_cnt_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/swap_cnt_top.vhd".
        g_swap_div_freq_vec_width = 16
    Found 1-bit register for signal <swap>.
    Found 1-bit register for signal <swap_old>.
    Found 1-bit register for signal <swap_half>.
    Found 1-bit register for signal <status1_old>.
    Found 1-bit register for signal <status2_old>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <cnst_swap_div_f> created at line 92.
    Found 16-bit adder for signal <count[15]_GND_2267_o_add_2_OUT> created at line 142.
    Found 16-bit comparator equal for signal <cnst_swap_div_f[15]_count[15]_equal_2_o> created at line 138
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <swap_cnt_top> synthesized.

Synthesizing Unit <rf_ch_swap>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/rf_ch_swap.vhd".
        g_direct = "10100101"
        g_inverted = "01011010"
    Found 1-bit register for signal <status>.
    Found 8-bit register for signal <ctrl_o>.
    Found 1-bit register for signal <status_o>.
    Found 8-bit register for signal <ctrl>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <rf_ch_swap> synthesized.

Synthesizing Unit <inv_chs_top>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_chs_top.vhd".
        g_delay_vec_width = 16
    Summary:
	no macro.
Unit <inv_chs_top> synthesized.

Synthesizing Unit <delay_inv_ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/delay_inv_ch.vhd".
        g_delay_vec_width = 16
    Found 1-bit register for signal <en>.
    Found 16-bit register for signal <count>.
    Found 16-bit adder for signal <cnst_cnt_lmt> created at line 54.
    Found 16-bit subtractor for signal <GND_2270_o_GND_2270_o_sub_3_OUT<15:0>> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <delay_inv_ch> synthesized.

Synthesizing Unit <inv_ch>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/inv_ch.vhd".
    Found 1-bit register for signal <en_old>.
    Found 1-bit register for signal <flag>.
    Found 16-bit register for signal <ch1_o>.
    Found 16-bit register for signal <ch2_o>.
    Found 1-bit register for signal <en>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <inv_ch> synthesized.

Synthesizing Unit <dyn_mult_2chs>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_un_cross/cross_uncross_core/dyn_mult_2chs.vhd".
    Found 1-bit register for signal <en_old>.
    Found 1-bit register for signal <flag>.
    Found 16-bit register for signal <ch1_o>.
    Found 16-bit register for signal <ch2_o>.
    Found 1-bit register for signal <en>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <dyn_mult_2chs> synthesized.

Synthesizing Unit <xwb_position_calc_core>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/xwb_position_calc_core.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_with_switching = 0
WARNING:Xst:653 - Signal <wb_slv_o_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_slv_o_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_slv_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_position_calc_core> synthesized.

Synthesizing Unit <wb_position_calc_core>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_with_switching = 0
WARNING:Xst:647 - Input <wb_adr_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <y_tbt_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <q_tbt_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <sum_tbt_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <y_fofb_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <q_fofb_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <sum_fofb_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <y_monit_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <q_monit_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <sum_monit_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <y_monit_1_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <q_monit_1_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 579: Output port <sum_monit_1_valid_o> of the instance <cmp_position_calc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 745: Output port <clk> of the instance <cmp_xlclockdriver_clk_ce_11120000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 745: Output port <clr> of the instance <cmp_xlclockdriver_clk_ce_11120000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 745: Output port <ce_logic> of the instance <cmp_xlclockdriver_clk_ce_11120000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 763: Output port <clk> of the instance <cmp_xlclockdriver_clk_ce_111200000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 763: Output port <clr> of the instance <cmp_xlclockdriver_clk_ce_111200000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/wb_position_calc_core.vhd" line 763: Output port <ce_logic> of the instance <cmp_xlclockdriver_clk_ce_111200000> is unconnected or connected to loadless signal.
    Register <fifo_tbt_pha_valid_in> equivalent to <fifo_tbt_decim_valid_in> has been removed
    Register <fifo_tbt_amp_valid_in> equivalent to <fifo_tbt_decim_valid_in> has been removed
    Register <fifo_mix_valid_in> equivalent to <fifo_bpf_valid_in> has been removed
    Register <fifo_fofb_pha_valid_in> equivalent to <fifo_fofb_decim_valid_in> has been removed
    Register <fifo_fofb_amp_valid_in> equivalent to <fifo_fofb_decim_valid_in> has been removed
    Found 1-bit register for signal <fifo_bpf_valid_in>.
    Found 192-bit register for signal <fifo_mix_in>.
    Found 192-bit register for signal <fifo_tbt_decim_in>.
    Found 1-bit register for signal <fifo_tbt_decim_valid_in>.
    Found 96-bit register for signal <fifo_tbt_amp_in>.
    Found 96-bit register for signal <fifo_tbt_pha_in>.
    Found 104-bit register for signal <fifo_tbt_pos_in>.
    Found 1-bit register for signal <fifo_tbt_pos_valid_in>.
    Found 192-bit register for signal <fifo_fofb_decim_in>.
    Found 1-bit register for signal <fifo_fofb_decim_valid_in>.
    Found 96-bit register for signal <fifo_fofb_amp_in>.
    Found 96-bit register for signal <fifo_fofb_pha_in>.
    Found 104-bit register for signal <fifo_fofb_pos_in>.
    Found 1-bit register for signal <fifo_fofb_pos_valid_in>.
    Found 96-bit register for signal <fifo_monit_amp_in>.
    Found 1-bit register for signal <fifo_monit_amp_valid_in>.
    Found 104-bit register for signal <fifo_monit_pos_in>.
    Found 1-bit register for signal <fifo_monit_pos_valid_in>.
    Found 104-bit register for signal <fifo_monit_1_pos_in>.
    Found 1-bit register for signal <fifo_monit_1_pos_valid_in>.
    Found 96-bit register for signal <fifo_bpf_in>.
    Summary:
	inferred 1576 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <wb_position_calc_core> synthesized.

Synthesizing Unit <position_calc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_2500> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_55600000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_1> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_1390000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_2> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_2224> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_22240000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_2780000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_556> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_5560000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <ce_logic_70> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_1> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_1112> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_1390000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_2> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_2224> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_22240000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_222400000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_2500> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_2780000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_35> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_5000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_556> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_5560000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_55600000> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/position_calc.vhd" line 195: Output port <clk_70> of the instance <cmp_default_clock_driver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <position_calc> synthesized.

Synthesizing Unit <default_clock_driver>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 538: Output port <clr> of the instance <xlclockdriver_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 553: Output port <clr> of the instance <xlclockdriver_1112> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 553: Output port <ce_logic> of the instance <xlclockdriver_1112> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 567: Output port <clr> of the instance <xlclockdriver_1390000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 582: Output port <clr> of the instance <xlclockdriver_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 597: Output port <clr> of the instance <xlclockdriver_2224> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 612: Output port <clr> of the instance <xlclockdriver_22240000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 627: Output port <clr> of the instance <xlclockdriver_222400000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 627: Output port <ce_logic> of the instance <xlclockdriver_222400000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 641: Output port <clr> of the instance <xlclockdriver_2500> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 641: Output port <ce_logic> of the instance <xlclockdriver_2500> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 655: Output port <clr> of the instance <xlclockdriver_2780000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 670: Output port <clr> of the instance <xlclockdriver_35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 670: Output port <ce_logic> of the instance <xlclockdriver_35> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 684: Output port <clr> of the instance <xlclockdriver_5000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 684: Output port <ce_logic> of the instance <xlclockdriver_5000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 698: Output port <clr> of the instance <xlclockdriver_556> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 713: Output port <clr> of the instance <xlclockdriver_5560000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 728: Output port <clr> of the instance <xlclockdriver_55600000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 728: Output port <ce_logic> of the instance <xlclockdriver_55600000> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 742: Output port <clr> of the instance <xlclockdriver_70> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver> synthesized.

Synthesizing Unit <xlclockdriver_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd" line 254: Output port <o> of the instance <clr_reg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlclockdriver_1> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <xlclockdriver_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 1112
        log_2_period = 11
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 11-bit register for signal <clk_num>.
    Found 11-bit adder for signal <clk_num[10]_GND_2283_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <xlclockdriver_2> synthesized.

Synthesizing Unit <xlclockdriver_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 1390000
        log_2_period = 21
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 21-bit register for signal <clk_num>.
    Found 21-bit adder for signal <clk_num[20]_GND_2284_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <xlclockdriver_3> synthesized.

Synthesizing Unit <xlclockdriver_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 2
        log_2_period = 2
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 1-bit register for signal <clk_num>.
    Found 1-bit adder for signal <clk_num[0]_PWR_284_o_add_0_OUT<0>> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <xlclockdriver_4> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 1
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 1
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <xlclockdriver_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 2224
        log_2_period = 12
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 12-bit register for signal <clk_num>.
    Found 12-bit adder for signal <clk_num[11]_GND_2288_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <xlclockdriver_5> synthesized.

Synthesizing Unit <xlclockdriver_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 22240000
        log_2_period = 25
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 25-bit register for signal <clk_num>.
    Found 25-bit adder for signal <clk_num[24]_GND_2289_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <xlclockdriver_6> synthesized.

Synthesizing Unit <xlclockdriver_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 222400000
        log_2_period = 28
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 28-bit register for signal <clk_num>.
    Found 28-bit adder for signal <clk_num[27]_GND_2290_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <xlclockdriver_7> synthesized.

Synthesizing Unit <xlclockdriver_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 2500
        log_2_period = 12
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 12-bit register for signal <clk_num>.
    Found 12-bit adder for signal <clk_num[11]_GND_2291_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <xlclockdriver_8> synthesized.

Synthesizing Unit <xlclockdriver_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 2780000
        log_2_period = 22
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 22-bit register for signal <clk_num>.
    Found 22-bit adder for signal <clk_num[21]_GND_2292_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <xlclockdriver_9> synthesized.

Synthesizing Unit <xlclockdriver_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 35
        log_2_period = 6
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 6-bit register for signal <clk_num>.
    Found 6-bit adder for signal <clk_num[5]_GND_2293_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <xlclockdriver_10> synthesized.

Synthesizing Unit <xlclockdriver_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 5000
        log_2_period = 13
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 13-bit register for signal <clk_num>.
    Found 13-bit adder for signal <clk_num[12]_GND_2294_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <xlclockdriver_11> synthesized.

Synthesizing Unit <xlclockdriver_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 556
        log_2_period = 10
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 10-bit register for signal <clk_num>.
    Found 10-bit adder for signal <clk_num[9]_GND_2295_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
Unit <xlclockdriver_12> synthesized.

Synthesizing Unit <xlclockdriver_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 5560000
        log_2_period = 23
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 23-bit register for signal <clk_num>.
    Found 23-bit adder for signal <clk_num[22]_GND_2296_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <xlclockdriver_13> synthesized.

Synthesizing Unit <xlclockdriver_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 55600000
        log_2_period = 26
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 26-bit register for signal <clk_num>.
    Found 26-bit adder for signal <clk_num[25]_GND_2297_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <xlclockdriver_14> synthesized.

Synthesizing Unit <xlclockdriver_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 70
        log_2_period = 7
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 7-bit register for signal <clk_num>.
    Found 7-bit adder for signal <clk_num[6]_GND_2298_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <xlclockdriver_15> synthesized.

Synthesizing Unit <ddc_bpm_476_066_cw>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
    Set property "syn_black_box = true" for instance <fifo_fofb_ds_q>.
    Set property "syn_noprune = true" for instance <fifo_fofb_ds_q>.
    Set property "optimize_primitives = false" for instance <fifo_fofb_ds_q>.
    Set property "dont_touch = true" for instance <fifo_fofb_ds_q>.
    Set property "syn_black_box = true" for instance <fifo_fofb_ds_sum>.
    Set property "syn_noprune = true" for instance <fifo_fofb_ds_sum>.
    Set property "optimize_primitives = false" for instance <fifo_fofb_ds_sum>.
    Set property "dont_touch = true" for instance <fifo_fofb_ds_sum>.
    Set property "syn_black_box = true" for instance <fifo_fofb_ds_x>.
    Set property "syn_noprune = true" for instance <fifo_fofb_ds_x>.
    Set property "optimize_primitives = false" for instance <fifo_fofb_ds_x>.
    Set property "dont_touch = true" for instance <fifo_fofb_ds_x>.
    Set property "syn_black_box = true" for instance <fifo_fofb_ds_y>.
    Set property "syn_noprune = true" for instance <fifo_fofb_ds_y>.
    Set property "optimize_primitives = false" for instance <fifo_fofb_ds_y>.
    Set property "dont_touch = true" for instance <fifo_fofb_ds_y>.
    Set property "syn_black_box = true" for instance <fifo_monit_ds_q>.
    Set property "syn_noprune = true" for instance <fifo_monit_ds_q>.
    Set property "optimize_primitives = false" for instance <fifo_monit_ds_q>.
    Set property "dont_touch = true" for instance <fifo_monit_ds_q>.
    Set property "syn_black_box = true" for instance <fifo_monit_ds_sum>.
    Set property "syn_noprune = true" for instance <fifo_monit_ds_sum>.
    Set property "optimize_primitives = false" for instance <fifo_monit_ds_sum>.
    Set property "dont_touch = true" for instance <fifo_monit_ds_sum>.
    Set property "syn_black_box = true" for instance <fifo_monit_ds_x>.
    Set property "syn_noprune = true" for instance <fifo_monit_ds_x>.
    Set property "optimize_primitives = false" for instance <fifo_monit_ds_x>.
    Set property "dont_touch = true" for instance <fifo_monit_ds_x>.
    Set property "syn_black_box = true" for instance <fifo_monit_ds_y>.
    Set property "syn_noprune = true" for instance <fifo_monit_ds_y>.
    Set property "optimize_primitives = false" for instance <fifo_monit_ds_y>.
    Set property "dont_touch = true" for instance <fifo_monit_ds_y>.
    Set property "syn_black_box = true" for instance <fifo_tbt_ds_q>.
    Set property "syn_noprune = true" for instance <fifo_tbt_ds_q>.
    Set property "optimize_primitives = false" for instance <fifo_tbt_ds_q>.
    Set property "dont_touch = true" for instance <fifo_tbt_ds_q>.
    Set property "syn_black_box = true" for instance <fifo_tbt_ds_sum>.
    Set property "syn_noprune = true" for instance <fifo_tbt_ds_sum>.
    Set property "optimize_primitives = false" for instance <fifo_tbt_ds_sum>.
    Set property "dont_touch = true" for instance <fifo_tbt_ds_sum>.
    Set property "syn_black_box = true" for instance <fifo_tbt_ds_x>.
    Set property "syn_noprune = true" for instance <fifo_tbt_ds_x>.
    Set property "optimize_primitives = false" for instance <fifo_tbt_ds_x>.
    Set property "dont_touch = true" for instance <fifo_tbt_ds_x>.
    Set property "syn_black_box = true" for instance <fifo_tbt_ds_y>.
    Set property "syn_noprune = true" for instance <fifo_tbt_ds_y>.
    Set property "optimize_primitives = false" for instance <fifo_tbt_ds_y>.
    Set property "dont_touch = true" for instance <fifo_tbt_ds_y>.
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1112_sg_x32>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1390000_sg_x3>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x97>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_222400000_sg_x7>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_22240000_sg_x25>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2224_sg_x32>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2500_sg_x3>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2780000_sg_x4>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_2_sg_x39>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_35_sg_x22>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_5000_sg_x10>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_55600000_sg_x4>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_5560000_sg_x12>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_556_sg_x3>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_70_sg_x31>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ddc_bpm_476_066_cw> synthesized.

Synthesizing Unit <ddc_bpm_476_066>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 319581: Output port <vld_out> of the instance <extractor> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ddc_bpm_476_066> synthesized.

Synthesizing Unit <bpf_entity_d31c4af409>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 303917: Output port <s_axis_data_tready> of the instance <bpf_fpga> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <bpf_entity_d31c4af409> synthesized.

Synthesizing Unit <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk_logic_2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        init_value = "000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 2
        init_value = "000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        init_index = 2
        init_value = "000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <reinterpret_b62f4240f0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_b62f4240f0> synthesized.

Synthesizing Unit <concat_43e7f055fa>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_43e7f055fa> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <dds_sub_entity_a4b6b880f6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304357: Output port <m_axis_data_tvalid> of the instance <dds_ch0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304357: Output port <s_axis_config_tready> of the instance <dds_ch0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304369: Output port <m_axis_data_tvalid> of the instance <dds_ch1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304369: Output port <s_axis_config_tready> of the instance <dds_ch1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304381: Output port <m_axis_data_tvalid> of the instance <dds_ch2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304381: Output port <s_axis_config_tready> of the instance <dds_ch2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304393: Output port <m_axis_data_tvalid> of the instance <dds_ch3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 304393: Output port <s_axis_config_tready> of the instance <dds_ch3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dds_sub_entity_a4b6b880f6> synthesized.

Synthesizing Unit <xldds_compiler_6ef2934d572b7cd1757292caa5710be5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_config_tdata_net<63:62>', unconnected in block 'xldds_compiler_6ef2934d572b7cd1757292caa5710be5', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 's_axis_config_tdata_net<31:30>', unconnected in block 'xldds_compiler_6ef2934d572b7cd1757292caa5710be5', is tied to its initial value (00).
    Summary:
	no macro.
Unit <xldds_compiler_6ef2934d572b7cd1757292caa5710be5> synthesized.

Synthesizing Unit <tdm_dds_ch01_cosine_entity_4b8bfc9243>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tdm_dds_ch01_cosine_entity_4b8bfc9243> synthesized.

Synthesizing Unit <xlceprobe_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        q_width = 1
    Set property "syn_black_box = true" for instance <buf_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <d<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlceprobe_1> synthesized.

Synthesizing Unit <mux_a2121d82da>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_a2121d82da> synthesized.

Synthesizing Unit <counter_41314d726b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_320_o_add_2_OUT<0>> created at line 300310.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_41314d726b> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_6> synthesized.

Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_6> synthesized.

Synthesizing Unit <xlusamp_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        d_bin_pt = 22
        d_arith = 2
        q_width = 24
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
    Set property "syn_black_box = true" for instance <sel_gen>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 300440: Output port <q> of the instance <sel_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlusamp_1> synthesized.

Synthesizing Unit <delta_sigma_fofb_entity_ee61e649ea>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313184: Output port <c_out> of the instance <a_plus_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313216: Output port <c_out> of the instance <a_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313248: Output port <c_out> of the instance <a_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313410: Output port <c_out> of the instance <b_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313442: Output port <c_out> of the instance <b_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313474: Output port <c_out> of the instance <c_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313612: Output port <c_out> of the instance <delta_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313644: Output port <c_out> of the instance <delta_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 313676: Output port <c_out> of the instance <delta_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 314027: Output port <m_axis_dout_tdata_quotient> of the instance <q_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 314288: Output port <c_out> of the instance <sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 314320: Output port <m_axis_dout_tdata_quotient> of the instance <x_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 314334: Output port <m_axis_dout_tdata_quotient> of the instance <y_divider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <delta_sigma_fofb_entity_ee61e649ea> synthesized.

Synthesizing Unit <xladdsub_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_26986301a9f671cd"
        a_width = 24
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 24
        b_bin_pt = 22
        b_arith = 2
        s_width = 25
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 25
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 25
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_1> synthesized.

Synthesizing Unit <xlpassthrough_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 1
        dout_width = 1
    Summary:
	no macro.
Unit <xlpassthrough_1> synthesized.

Synthesizing Unit <xlpassthrough_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 25
        dout_width = 25
    Summary:
	no macro.
Unit <xlpassthrough_2> synthesized.

Synthesizing Unit <xlceprobe_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        q_width = 1
    Set property "syn_black_box = true" for instance <buf_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <d<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlceprobe_2> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 26
        din_bin_pt = 22
        din_arith = 2
        dout_width = 25
        dout_bin_pt = 21
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 2
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 26
        din_bin_pt = 22
        din_arith = 2
        dout_width = 25
        dout_bin_pt = 21
        dout_arith = 2
        quantization = 2
        overflow = 2
    Found 27-bit adder for signal <din[25]_GND_2427_o_add_1_OUT> created at line 735.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <datareg_en_entity_79473f9ed1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en_entity_79473f9ed1> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        init_value = "0000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 2
        init_value = "0000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_7> synthesized.

Synthesizing Unit <single_reg_w_init_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 2
        init_value = "0000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_7> synthesized.

Synthesizing Unit <datareg_en3_entity_6643090018>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en3_entity_6643090018> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 56
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 56
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 17
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 56
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 56
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 17
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_3> synthesized.

Synthesizing Unit <srl17e_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 5
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_4> synthesized.

Synthesizing Unit <xladdsub_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_8b0747970e52f130"
        a_width = 25
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 25
        b_bin_pt = 22
        b_arith = 2
        s_width = 26
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 26
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 26
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_2> synthesized.

Synthesizing Unit <xldsamp_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 22
        d_arith = 2
        q_width = 26
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 1112
        phase = 1111
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_1> synthesized.

Synthesizing Unit <synth_reg_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_3> synthesized.

Synthesizing Unit <srl17e_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[25].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_5> synthesized.

Synthesizing Unit <xldsamp_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 24
        d_arith = 2
        q_width = 25
        q_bin_pt = 24
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2224
        phase = 2223
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_2> synthesized.

Synthesizing Unit <synth_reg_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_4> synthesized.

Synthesizing Unit <srl17e_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[24].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_6> synthesized.

Synthesizing Unit <xldsamp_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        d_bin_pt = 0
        d_arith = 1
        q_width = 1
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2224
        phase = 2223
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_3> synthesized.

Synthesizing Unit <synth_reg_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_5> synthesized.

Synthesizing Unit <srl17e_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_7> synthesized.

Synthesizing Unit <xldsamp_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 21
        d_arith = 2
        q_width = 25
        q_bin_pt = 21
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2224
        phase = 2223
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_4> synthesized.

Synthesizing Unit <expr_375d7bbece>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <expr_375d7bbece> synthesized.

Synthesizing Unit <fifo_fofb_q_entity_6e49a095d8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fifo_fofb_q_entity_6e49a095d8> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_80f90b97d0> synthesized.

Synthesizing Unit <pulse_stretcher_entity_6e743f7335>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <pulse_stretcher_entity_6e743f7335> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <xldivider_generator_66a16853278bd0055273accc6a1f1f05>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_dividend_tdata_net<31:26>', unconnected in block 'xldivider_generator_66a16853278bd0055273accc6a1f1f05', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 's_axis_divisor_tdata_net<31:26>', unconnected in block 'xldivider_generator_66a16853278bd0055273accc6a1f1f05', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <xldivider_generator_66a16853278bd0055273accc6a1f1f05> synthesized.

Synthesizing Unit <xlregister_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        init_value = "00000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_4> synthesized.

Synthesizing Unit <synth_reg_w_init_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        init_index = 2
        init_value = "00000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_8> synthesized.

Synthesizing Unit <single_reg_w_init_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 26
        init_index = 2
        init_value = "00000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_8> synthesized.

Synthesizing Unit <reinterpret_31a4235b32>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_31a4235b32> synthesized.

Synthesizing Unit <relational_416cfcae1e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 26-bit comparator greater for signal <result_18_3_rel> created at line 303143
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_416cfcae1e> synthesized.

Synthesizing Unit <xladdsub_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "addsb_11_0_239e4f614ba09ab1"
        a_width = 25
        a_bin_pt = 22
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 25
        b_bin_pt = 22
        b_arith = 2
        s_width = 26
        s_bin_pt = 22
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 26
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_latency = 0
        c_output_width = 26
        c_has_c_in = 0
        c_has_c_out = 0
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <c_in<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_3> synthesized.

Synthesizing Unit <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_dividend_tdata_net<31:26>', unconnected in block 'xldivider_generator_2b8e0a6ab4abb7b606628f314742e249', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 's_axis_divisor_tdata_net<31:26>', unconnected in block 'xldivider_generator_2b8e0a6ab4abb7b606628f314742e249', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <xldivider_generator_2b8e0a6ab4abb7b606628f314742e249> synthesized.

Synthesizing Unit <delta_sigma_monit_entity_a8f8b81626>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315037: Output port <c_out> of the instance <a_plus_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315069: Output port <c_out> of the instance <a_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315101: Output port <c_out> of the instance <a_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315263: Output port <c_out> of the instance <b_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315295: Output port <c_out> of the instance <b_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315327: Output port <c_out> of the instance <c_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315465: Output port <c_out> of the instance <delta_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315497: Output port <c_out> of the instance <delta_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315529: Output port <c_out> of the instance <delta_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 315772: Output port <m_axis_dout_tdata_quotient> of the instance <q_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316033: Output port <c_out> of the instance <sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316065: Output port <m_axis_dout_tdata_quotient> of the instance <x_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316079: Output port <m_axis_dout_tdata_quotient> of the instance <y_divider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <delta_sigma_monit_entity_a8f8b81626> synthesized.

Synthesizing Unit <downsample1_entity_4c88924603>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample1_entity_4c88924603> synthesized.

Synthesizing Unit <xldsamp_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 24
        d_arith = 2
        q_width = 25
        q_bin_pt = 24
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4448
        phase = 4447
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_5> synthesized.

Synthesizing Unit <xldsamp_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 24
        d_arith = 2
        q_width = 25
        q_bin_pt = 24
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 5000
        phase = 4999
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_6> synthesized.

Synthesizing Unit <downsample2_entity_891f07b1a7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample2_entity_891f07b1a7> synthesized.

Synthesizing Unit <xldsamp_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        d_bin_pt = 0
        d_arith = 1
        q_width = 1
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4448
        phase = 4447
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_7> synthesized.

Synthesizing Unit <xldsamp_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        d_bin_pt = 0
        d_arith = 1
        q_width = 1
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 5000
        phase = 4999
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_8> synthesized.

Synthesizing Unit <downsample7_entity_b85055cb62>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample7_entity_b85055cb62> synthesized.

Synthesizing Unit <xldsamp_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 21
        d_arith = 2
        q_width = 25
        q_bin_pt = 21
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4448
        phase = 4447
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_9> synthesized.

Synthesizing Unit <xldsamp_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 21
        d_arith = 2
        q_width = 25
        q_bin_pt = 21
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 5000
        phase = 4999
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_10> synthesized.

Synthesizing Unit <downsample_entity_482880cb12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample_entity_482880cb12> synthesized.

Synthesizing Unit <xldsamp_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 22
        d_arith = 2
        q_width = 26
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4448
        phase = 4447
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_11> synthesized.

Synthesizing Unit <xldsamp_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 22
        d_arith = 2
        q_width = 26
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2500
        phase = 2499
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_12> synthesized.

Synthesizing Unit <fifo_monit_q_entity_87341c6215>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fifo_monit_q_entity_87341c6215> synthesized.

Synthesizing Unit <delta_sigma_tbt_entity_bbfa8a8a69>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316619: Output port <c_out> of the instance <a_plus_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316651: Output port <c_out> of the instance <a_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316683: Output port <c_out> of the instance <a_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316845: Output port <c_out> of the instance <b_plus_c> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316877: Output port <c_out> of the instance <b_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 316909: Output port <c_out> of the instance <c_plus_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317047: Output port <c_out> of the instance <delta_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317079: Output port <c_out> of the instance <delta_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317111: Output port <c_out> of the instance <delta_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317462: Output port <m_axis_dout_tdata_quotient> of the instance <q_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317723: Output port <c_out> of the instance <sum> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317755: Output port <m_axis_dout_tdata_quotient> of the instance <x_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 317769: Output port <m_axis_dout_tdata_quotient> of the instance <y_divider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <delta_sigma_tbt_entity_bbfa8a8a69> synthesized.

Synthesizing Unit <xldsamp_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 22
        d_arith = 2
        q_width = 26
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 35
        phase = 34
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_13> synthesized.

Synthesizing Unit <xldsamp_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 24
        d_arith = 2
        q_width = 25
        q_bin_pt = 24
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 70
        phase = 69
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_14> synthesized.

Synthesizing Unit <xldsamp_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 1
        d_bin_pt = 0
        d_arith = 1
        q_width = 1
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 70
        phase = 69
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_15> synthesized.

Synthesizing Unit <xldsamp_16>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 25
        d_bin_pt = 21
        d_arith = 2
        q_width = 25
        q_bin_pt = 21
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 70
        phase = 69
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_16> synthesized.

Synthesizing Unit <fifo_tbt_q_entity_b4861d81a3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fifo_tbt_q_entity_b4861d81a3> synthesized.

Synthesizing Unit <pulse_stretcher_entity_5f310e30e0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <pulse_stretcher_entity_5f310e30e0> synthesized.

Synthesizing Unit <fifo_tbt_sum_entity_707d0cbec6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fifo_tbt_sum_entity_707d0cbec6> synthesized.

Synthesizing Unit <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_dividend_tdata_net<31:26>', unconnected in block 'xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 's_axis_divisor_tdata_net<31:26>', unconnected in block 'xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <xldivider_generator_0f8a721314b1c7fdd5dc9789f24ac993> synthesized.

Synthesizing Unit <xldivider_generator_f233dc286cb089d5deada4c083704bfa>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_dividend_tdata_net<31:26>', unconnected in block 'xldivider_generator_f233dc286cb089d5deada4c083704bfa', is tied to its initial value (000000).
WARNING:Xst:2935 - Signal 's_axis_divisor_tdata_net<31:26>', unconnected in block 'xldivider_generator_f233dc286cb089d5deada4c083704bfa', is tied to its initial value (000000).
    Summary:
	no macro.
Unit <xldivider_generator_f233dc286cb089d5deada4c083704bfa> synthesized.

Synthesizing Unit <bitbasher_a756ba0096>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <bitbasher_a756ba0096> synthesized.

Synthesizing Unit <fofb_amp_entity_8b25d4b0b6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_amp_entity_8b25d4b0b6> synthesized.

Synthesizing Unit <fofb_amp0_entity_95b23bfc2c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_amp0_entity_95b23bfc2c> synthesized.

Synthesizing Unit <fofb_amp_entity_078cdb1842>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_amp_entity_078cdb1842> synthesized.

Synthesizing Unit <cic_fofb_entity_2ed6a6e00c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305459: Output port <m_axis_data_tuser_chan_sync> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305459: Output port <event_tlast_missing> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305459: Output port <event_tlast_unexpected> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305459: Output port <m_axis_data_tlast> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305459: Output port <s_axis_data_tready> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305474: Output port <m_axis_data_tuser_chan_out> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305474: Output port <m_axis_data_tuser_chan_sync> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305474: Output port <event_tlast_unexpected> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305474: Output port <m_axis_data_tlast> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 305474: Output port <s_axis_data_tready> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cic_fofb_entity_2ed6a6e00c> synthesized.

Synthesizing Unit <xlcic_compiler_77d618a024edb444ddb333b608c97150>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk_logic_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcic_compiler_77d618a024edb444ddb333b608c97150> synthesized.

Synthesizing Unit <synth_reg_w_init_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 80
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_9> synthesized.

Synthesizing Unit <single_reg_w_init_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 80
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[64].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[65].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[66].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[67].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[68].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[69].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[70].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[71].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[72].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[73].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[74].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[75].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[76].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[77].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[78].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[79].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_9> synthesized.

Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cda50df78a> synthesized.

Synthesizing Unit <xldelay_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_3> synthesized.

Synthesizing Unit <reg1_entity_b079f30e3c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <reg1_entity_b079f30e3c> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 80
        din_bin_pt = 77
        din_arith = 2
        dout_width = 25
        dout_bin_pt = 23
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 80
        din_bin_pt = 77
        din_arith = 2
        dout_width = 25
        dout_bin_pt = 23
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 28-bit adder for signal <n0007> created at line 735.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <reinterpret_d00df1b782>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d00df1b782> synthesized.

Synthesizing Unit <reg_entity_71dd029fba>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <reg_entity_71dd029fba> synthesized.

Synthesizing Unit <relational_d29d27b7b3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 301226
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_d29d27b7b3> synthesized.

Synthesizing Unit <reg_entity_cf7aa296b2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <reg_entity_cf7aa296b2> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 25
        din_bin_pt = 23
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 25
        din_bin_pt = 23
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 26-bit adder for signal <n0005> created at line 735.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <tddm_fofb_cic0_entity_6b909292ff>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_fofb_cic0_entity_6b909292ff> synthesized.

Synthesizing Unit <tddm_fofb_amp0_entity_fd74c6ad6e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_fofb_amp0_entity_fd74c6ad6e> synthesized.

Synthesizing Unit <xldsamp_17>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        d_bin_pt = 22
        d_arith = 2
        q_width = 24
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2
        phase = 1
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_17> synthesized.

Synthesizing Unit <synth_reg_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_6> synthesized.

Synthesizing Unit <srl17e_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_8> synthesized.

Synthesizing Unit <relational_a892e1bf40>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 1-bit comparator equal for signal <result_12_3_rel> created at line 300802
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_a892e1bf40> synthesized.

Synthesizing Unit <fofb_cordic_entity_fad57e49ce>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_cordic_entity_fad57e49ce> synthesized.

Synthesizing Unit <xlcordic_67422259e33cafe86cb2beaf1e4ed91a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:2935 - Signal 's_axis_cartesian_tdata_net<63:57>', unconnected in block 'xlcordic_67422259e33cafe86cb2beaf1e4ed91a', is tied to its initial value (0000000).
WARNING:Xst:2935 - Signal 's_axis_cartesian_tdata_net<31:25>', unconnected in block 'xlcordic_67422259e33cafe86cb2beaf1e4ed91a', is tied to its initial value (0000000).
    Summary:
	no macro.
Unit <xlcordic_67422259e33cafe86cb2beaf1e4ed91a> synthesized.

Synthesizing Unit <tddm_tbt_cordic0_entity_38de3613fe>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic0_entity_38de3613fe> synthesized.

Synthesizing Unit <tddm_tbt_cordic1_entity_b60a69fd9b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic1_entity_b60a69fd9b> synthesized.

Synthesizing Unit <xldsamp_18>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        d_bin_pt = 21
        d_arith = 2
        q_width = 24
        q_bin_pt = 21
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2
        phase = 1
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_18> synthesized.

Synthesizing Unit <fofb_amp1_entity_a049562dde>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_amp1_entity_a049562dde> synthesized.

Synthesizing Unit <fofb_amp_entity_f70fcc8ed9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_amp_entity_f70fcc8ed9> synthesized.

Synthesizing Unit <cic_fofb_entity_579902476d>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306083: Output port <m_axis_data_tuser_chan_sync> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306083: Output port <event_tlast_missing> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306083: Output port <event_tlast_unexpected> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306083: Output port <m_axis_data_tlast> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306083: Output port <s_axis_data_tready> of the instance <cic_fofb_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306098: Output port <m_axis_data_tuser_chan_out> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306098: Output port <m_axis_data_tuser_chan_sync> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306098: Output port <event_tlast_unexpected> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306098: Output port <m_axis_data_tlast> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 306098: Output port <s_axis_data_tready> of the instance <cic_fofb_q> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cic_fofb_entity_579902476d> synthesized.

Synthesizing Unit <reg_entity_9227840bc1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <reg_entity_9227840bc1> synthesized.

Synthesizing Unit <fofb_cordic_entity_e4c0810ec7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <fofb_cordic_entity_e4c0810ec7> synthesized.

Synthesizing Unit <tddm_fofb_amp_4ch_entity_2cc521a83f>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_fofb_amp_4ch_entity_2cc521a83f> synthesized.

Synthesizing Unit <k_fofb_mult3_entity_697accc8e2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <k_fofb_mult3_entity_697accc8e2> synthesized.

Synthesizing Unit <cast_truncate1_entity_56731b7870>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast_truncate1_entity_56731b7870> synthesized.

Synthesizing Unit <reinterpret_9934b94a22>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9934b94a22> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        new_msb = 49
        new_lsb = 24
        x_width = 50
        y_width = 26
WARNING:Xst:647 - Input <x<23:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xldelay_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 9
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_4> synthesized.

Synthesizing Unit <synth_reg_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 9
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_7> synthesized.

Synthesizing Unit <srl17e_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 1
        latency = 9
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_9> synthesized.

Synthesizing Unit <xlmult_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "mult_11_2_6d8e463c710483da"
        a_width = 25
        a_bin_pt = 24
        a_arith = 2
        b_width = 25
        b_bin_pt = 0
        b_arith = 2
        p_width = 50
        p_bin_pt = 24
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 25
        c_b_width = 25
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 25
        multsign = 2
        c_output_width = 50
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_1> synthesized.

Synthesizing Unit <k_monit_1_mult_entity_016885a3ac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <k_monit_1_mult_entity_016885a3ac> synthesized.

Synthesizing Unit <cast_truncate1_entity_fe5c8d5ea5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast_truncate1_entity_fe5c8d5ea5> synthesized.

Synthesizing Unit <xlmult_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "mult_11_2_6d8e463c710483da"
        a_width = 25
        a_bin_pt = 23
        a_arith = 2
        b_width = 25
        b_bin_pt = 0
        b_arith = 2
        p_width = 50
        p_bin_pt = 23
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 25
        c_b_width = 25
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 25
        multsign = 2
        c_output_width = 50
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_2> synthesized.

Synthesizing Unit <k_monit_mult3_entity_8a778fb5f4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <k_monit_mult3_entity_8a778fb5f4> synthesized.

Synthesizing Unit <k_tbt_mult_entity_b8fafff255>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <k_tbt_mult_entity_b8fafff255> synthesized.

Synthesizing Unit <ksum_fofb_mult4_entity_ac3ed97096>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <ksum_fofb_mult4_entity_ac3ed97096> synthesized.

Synthesizing Unit <cast_truncate1_entity_18a9b21a64>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast_truncate1_entity_18a9b21a64> synthesized.

Synthesizing Unit <xlmult_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "mult_11_2_6d8e463c710483da"
        a_width = 25
        a_bin_pt = 21
        a_arith = 2
        b_width = 25
        b_bin_pt = 23
        b_arith = 2
        p_width = 50
        p_bin_pt = 44
        p_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 25
        c_b_width = 25
        c_type = 0
        c_a_type = 0
        c_b_type = 0
        c_pipelined = 1
        c_baat = 25
        multsign = 2
        c_output_width = 50
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlmult_3> synthesized.

Synthesizing Unit <ksum_monit_1_mult1_entity_c66dc07078>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <ksum_monit_1_mult1_entity_c66dc07078> synthesized.

Synthesizing Unit <ksum_monit_mult2_entity_31877b6d2b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <ksum_monit_mult2_entity_31877b6d2b> synthesized.

Synthesizing Unit <ksum_tbt_mult3_entity_e0be30d675>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <ksum_tbt_mult3_entity_e0be30d675> synthesized.

Synthesizing Unit <mixer_entity_a1cd828545>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <mixer_entity_a1cd828545> synthesized.

Synthesizing Unit <cmixer_0_entity_f630e8d7ec>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cmixer_0_entity_f630e8d7ec> synthesized.

Synthesizing Unit <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <xlcomplex_multiplier_9420c9297365b1438cc1e8469b8205e1> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 24
        din_bin_pt = 19
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <din<23:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <datareg_en1_entity_8d533fde9e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en1_entity_8d533fde9e> synthesized.

Synthesizing Unit <datareg_en_entity_5c82ef2965>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <datareg_en_entity_5c82ef2965> synthesized.

Synthesizing Unit <delay_961b43f67a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_961b43f67a> synthesized.

Synthesizing Unit <constant_f394f3309c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_f394f3309c> synthesized.

Synthesizing Unit <tddm_mixer_entity_8537ade7b6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_mixer_entity_8537ade7b6> synthesized.

Synthesizing Unit <tddm_mixer0_i_entity_f95b8f24ad>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_mixer0_i_entity_f95b8f24ad> synthesized.

Synthesizing Unit <monit_amp_entity_44da74e268>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <monit_amp_entity_44da74e268> synthesized.

Synthesizing Unit <monit_amp_c_entity_c83793ea71>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309388: Output port <s_axis_data_tready> of the instance <monit_cfir> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309408: Output port <m_axis_data_tuser_chan_sync> of the instance <monit_cic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309408: Output port <event_tlast_missing> of the instance <monit_cic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309408: Output port <m_axis_data_tlast> of the instance <monit_cic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309408: Output port <s_axis_data_tready> of the instance <monit_cic> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 309426: Output port <s_axis_data_tready> of the instance <monit_pfir> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <monit_amp_c_entity_c83793ea71> synthesized.

Synthesizing Unit <cast2_entity_4b7421c7c9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast2_entity_4b7421c7c9> synthesized.

Synthesizing Unit <format1_entity_4e0a69646b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <format1_entity_4e0a69646b> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 25
        din_bin_pt = 21
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 25
        din_bin_pt = 21
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 28-bit adder for signal <n0004> created at line 735.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_func_call_5> synthesized.

Synthesizing Unit <cast4_entity_4ed908d7fc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast4_entity_4ed908d7fc> synthesized.

Synthesizing Unit <format1_entity_3cf61b0d44>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <format1_entity_3cf61b0d44> synthesized.

Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8ddc079e9> synthesized.

Synthesizing Unit <xldelay_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_5> synthesized.

Synthesizing Unit <synth_reg_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_8> synthesized.

Synthesizing Unit <srl17e_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_10> synthesized.

Synthesizing Unit <xldelay_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 3
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_6> synthesized.

Synthesizing Unit <synth_reg_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 3
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_9> synthesized.

Synthesizing Unit <srl17e_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 3
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_11> synthesized.

Synthesizing Unit <xldelay_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_7> synthesized.

Synthesizing Unit <synth_reg_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_10> synthesized.

Synthesizing Unit <srl17e_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_12> synthesized.

Synthesizing Unit <xldelay_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 2
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_8> synthesized.

Synthesizing Unit <synth_reg_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 2
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_11> synthesized.

Synthesizing Unit <srl17e_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 24
        latency = 2
    Set property "syn_black_box = true" for instance <reg_array[0].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[14].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[15].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[16].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[17].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[18].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[19].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[20].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[21].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[22].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].srl16_used.u1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[23].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_13> synthesized.

Synthesizing Unit <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <ce_1390000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_1390000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_logic_1390000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_65e3dc2de4cbc4151d5f0ef80691da61> synthesized.

Synthesizing Unit <synth_reg_w_init_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_10> synthesized.

Synthesizing Unit <single_reg_w_init_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 25
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_10> synthesized.

Synthesizing Unit <synth_reg_w_init_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_11> synthesized.

Synthesizing Unit <single_reg_w_init_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_11> synthesized.

Synthesizing Unit <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <ce_556> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_556> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_logic_556> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37> synthesized.

Synthesizing Unit <synth_reg_w_init_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 86
        init_index = 0
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_12> synthesized.

Synthesizing Unit <single_reg_w_init_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 86
        init_index = 0
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[64].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[65].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[66].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[67].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[68].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[69].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[70].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[71].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[72].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[73].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[74].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[75].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[76].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[77].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[78].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[79].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[80].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[81].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[82].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[83].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[84].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[85].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_12> synthesized.

Synthesizing Unit <xlfir_compiler_0056cabdbc14829b23232c505569667a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <ce_2780000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_2780000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_logic_2780000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_0056cabdbc14829b23232c505569667a> synthesized.

Synthesizing Unit <reg1_entity_8661a44192>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <reg1_entity_8661a44192> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 86
        din_bin_pt = 83
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_func_call_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 86
        din_bin_pt = 83
        din_arith = 2
        dout_width = 24
        dout_bin_pt = 22
        dout_arith = 2
        quantization = 2
        overflow = 1
    Found 27-bit adder for signal <n0007> created at line 735.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <convert_func_call_6> synthesized.

Synthesizing Unit <reinterpret_3cddc67241>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_3cddc67241> synthesized.

Synthesizing Unit <xlregister_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 2
        init_value = "00"
    Summary:
	no macro.
Unit <xlregister_5> synthesized.

Synthesizing Unit <synth_reg_w_init_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        init_index = 2
        init_value = "00"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_13> synthesized.

Synthesizing Unit <single_reg_w_init_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 2
        init_index = 2
        init_value = "00"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_13> synthesized.

Synthesizing Unit <relational_83ca2c6a3c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <op_mem_32_22>.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 301994
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_83ca2c6a3c> synthesized.

Synthesizing Unit <tddm_monit_amp_c_entity_5b2613eff7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_monit_amp_c_entity_5b2613eff7> synthesized.

Synthesizing Unit <tddm_monit_amp_c_int_entity_554a834349>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_monit_amp_c_int_entity_554a834349> synthesized.

Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a7e2bb9e12> synthesized.

Synthesizing Unit <constant_3a9a3daeb9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_3a9a3daeb9> synthesized.

Synthesizing Unit <xldsamp_19>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        d_bin_pt = 22
        d_arith = 2
        q_width = 24
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4
        phase = 3
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_19> synthesized.

Synthesizing Unit <relational_367321bc0c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 301942
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_367321bc0c> synthesized.

Synthesizing Unit <tddm_monit_amp_out_entity_521eb373cc>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_monit_amp_out_entity_521eb373cc> synthesized.

Synthesizing Unit <monit_pos_1_entity_522c8cf08d>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 318380: Output port <s_axis_data_tready> of the instance <monit_pos_1_c> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <monit_pos_1_entity_522c8cf08d> synthesized.

Synthesizing Unit <cast1_entity_3d447d0833>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <cast1_entity_3d447d0833> synthesized.

Synthesizing Unit <format1_entity_a98b06306e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <format1_entity_a98b06306e> synthesized.

Synthesizing Unit <reinterpret_c3c0e847be>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c3c0e847be> synthesized.

Synthesizing Unit <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <ce_5560000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_5560000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_logic_5560000> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 's_axis_data_tdata_net<31:25>', unconnected in block 'xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9', is tied to its initial value (0000000).
    Summary:
	no macro.
Unit <xlfir_compiler_900a56d1a5f0adb193f4f20c2a21bcc9> synthesized.

Synthesizing Unit <reinterpret_60ea556961>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_60ea556961> synthesized.

Synthesizing Unit <tddm_monit_pos_1_out_entity_1d58a51dbf>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_monit_pos_1_out_entity_1d58a51dbf> synthesized.

Synthesizing Unit <tddm_monit_pos_1_out_int_entity_3405798202>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_monit_pos_1_out_int_entity_3405798202> synthesized.

Synthesizing Unit <xldsamp_20>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 0
        d_arith = 1
        q_width = 26
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 4
        phase = 3
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_20> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 2
        overflow = 1
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <xlregister_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 16
        init_value = "0000000000000000"
    Summary:
	no macro.
Unit <xlregister_6> synthesized.

Synthesizing Unit <synth_reg_w_init_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_14> synthesized.

Synthesizing Unit <single_reg_w_init_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        width = 16
        init_index = 2
        init_value = "0000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_14> synthesized.

Synthesizing Unit <tbt_amp_entity_cbd277bb0c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tbt_amp_entity_cbd277bb0c> synthesized.

Synthesizing Unit <tbt_amp0_entity_88b1c45f0e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tbt_amp0_entity_88b1c45f0e> synthesized.

Synthesizing Unit <tbt_cordic_entity_232cb2e43e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tbt_cordic_entity_232cb2e43e> synthesized.

Synthesizing Unit <tddm_tbt_cordic_entity_18d3979a26>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic_entity_18d3979a26> synthesized.

Synthesizing Unit <tddm_tbt_cordic1_entity_d3f44a687c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic1_entity_d3f44a687c> synthesized.

Synthesizing Unit <tddm_tbt_cordic_entity_5b94be40c5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic_entity_5b94be40c5> synthesized.

Synthesizing Unit <tbt_poly_decim_entity_4477ec06c2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 310672: Output port <s_axis_data_tready> of the instance <tbt_poly> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tbt_poly_decim_entity_4477ec06c2> synthesized.

Synthesizing Unit <xlfir_compiler_050c369b674b0d165d95450c3101ab48>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk_logic_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_050c369b674b0d165d95450c3101ab48> synthesized.

Synthesizing Unit <tddm_tbt_entity_9ac9f65b0b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_entity_9ac9f65b0b> synthesized.

Synthesizing Unit <tddm_tbt_poly_i_entity_469601736c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_poly_i_entity_469601736c> synthesized.

Synthesizing Unit <trunc_entity_e5eda8a5ac>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <trunc_entity_e5eda8a5ac> synthesized.

Synthesizing Unit <reinterpret_4bf1ad328a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4bf1ad328a> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        new_msb = 24
        new_lsb = 1
        x_width = 25
        y_width = 24
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <tbt_amp1_entity_6e98f85f9f>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tbt_amp1_entity_6e98f85f9f> synthesized.

Synthesizing Unit <tbt_cordic_entity_9dc3371de2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tbt_cordic_entity_9dc3371de2> synthesized.

Synthesizing Unit <tddm_tbt_cordic_entity_9e99bd206d>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_cordic_entity_9e99bd206d> synthesized.

Synthesizing Unit <tbt_poly_decim_entity_bb6f6b5b6a>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 311298: Output port <s_axis_data_tready> of the instance <tbt_poly> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tbt_poly_decim_entity_bb6f6b5b6a> synthesized.

Synthesizing Unit <tddm_tbt_entity_1f4b61e651>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_entity_1f4b61e651> synthesized.

Synthesizing Unit <tddm_tbt_amp_4ch_entity_9f3ac0073e>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tddm_tbt_amp_4ch_entity_9f3ac0073e> synthesized.

Synthesizing Unit <tdm_mix_entity_54ce67e6e8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tdm_mix_entity_54ce67e6e8> synthesized.

Synthesizing Unit <tdm_mix_ch0_1_entity_b9bb73dd5f>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tdm_mix_ch0_1_entity_b9bb73dd5f> synthesized.

Synthesizing Unit <tdm_monit_1_entity_746ecf54b0>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tdm_monit_1_entity_746ecf54b0> synthesized.

Synthesizing Unit <xlceprobe_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        q_width = 1
    Set property "syn_black_box = true" for instance <buf_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <d<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlceprobe_3> synthesized.

Synthesizing Unit <downsample1_entity_312d531c6b>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample1_entity_312d531c6b> synthesized.

Synthesizing Unit <xldsamp_21>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 0
        d_arith = 1
        q_width = 26
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2224
        phase = 2223
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_21> synthesized.

Synthesizing Unit <xldsamp_22>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 0
        d_arith = 1
        q_width = 26
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2500
        phase = 2499
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_22> synthesized.

Synthesizing Unit <downsample_entity_f33f90217c>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <downsample_entity_f33f90217c> synthesized.

Synthesizing Unit <xldsamp_23>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 2
        d_bin_pt = 0
        d_arith = 1
        q_width = 2
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2224
        phase = 2223
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_23> synthesized.

Synthesizing Unit <xldsamp_24>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 2
        d_bin_pt = 0
        d_arith = 1
        q_width = 2
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 2500
        phase = 2499
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_24> synthesized.

Synthesizing Unit <mux_187c900130>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 302843.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_187c900130> synthesized.

Synthesizing Unit <xlcounter_free>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        core_name0 = "cntr_11_0_3166d4cc5b09c744"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free> synthesized.

Synthesizing Unit <xlusamp_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 26
        d_bin_pt = 0
        d_arith = 1
        q_width = 26
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        sampling_ratio = 2
        latency = 0
        copy_samples = 1
    Set property "syn_black_box = true" for instance <sel_gen>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <en<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd" line 300440: Output port <q> of the instance <sel_gen> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlusamp_2> synthesized.

Synthesizing Unit <tdm_monit_entity_6e38292ecb>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
    Summary:
	no macro.
Unit <tdm_monit_entity_6e38292ecb> synthesized.

Synthesizing Unit <xldsamp_25>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 2
        d_bin_pt = 0
        d_arith = 1
        q_width = 2
        q_bin_pt = 0
        q_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 556
        phase = 555
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_25> synthesized.

Synthesizing Unit <xldsamp_26>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
        d_width = 24
        d_bin_pt = 22
        d_arith = 2
        q_width = 24
        q_bin_pt = 22
        q_arith = 2
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        ds_ratio = 556
        phase = 555
        latency = 1
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dest_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldsamp_26> synthesized.

Synthesizing Unit <mux_f062741975>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit 4-to-1 multiplexer for signal <unregy_join_6_1> created at line 302694.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_f062741975> synthesized.

Synthesizing Unit <xland2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
    Summary:
	no macro.
Unit <xland2> synthesized.

Synthesizing Unit <xlclockdriver_16>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 11120000
        log_2_period = 24
        pipeline_regs = 8
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<8>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<7>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<6>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<8>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<7>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<6>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 24-bit register for signal <clk_num>.
    Found 24-bit adder for signal <clk_num[23]_GND_3668_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <xlclockdriver_16> synthesized.

Synthesizing Unit <xlclockdriver_17>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/ddc_bpm_476_066_cw.vhd".
        period = 111200000
        log_2_period = 24
        pipeline_regs = 8
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<8>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<7>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<6>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec<0>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<8>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<7>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<6>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<5>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<4>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<3>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<2>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<1>>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic<0>>.
    Found 27-bit register for signal <clk_num>.
    Found 27-bit adder for signal <clk_num[26]_GND_3669_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <xlclockdriver_17> synthesized.

Synthesizing Unit <position_calc_cdc_fifo_1>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd".
        g_data_width = 96
        g_size = 16
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_cdc_valid>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <position_calc_cdc_fifo_1> synthesized.

Synthesizing Unit <generic_async_fifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd".
        g_data_width = 96
        g_size = 16
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = false
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_async_fifo_2> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 0
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 96
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 96
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 2
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_4> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 96
        C_DOUT_WIDTH = 96
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_4> synthesized.

Synthesizing Unit <input_blk_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 96
        C_DOUT_WIDTH = 96
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_4> synthesized.

Synthesizing Unit <memory_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_HAS_SRST = 0
        C_DIN_WIDTH = 96
        C_DOUT_WIDTH = 96
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 96
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_4> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 96
        C_READ_WIDTH_A = 96
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 96
        C_READ_WIDTH_B = 96
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_4> synthesized.

Synthesizing Unit <blk_mem_gen_top_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 96
        C_READ_WIDTH_A = 96
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 96
        C_READ_WIDTH_B = 96
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_4> synthesized.

Synthesizing Unit <blk_mem_input_block_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 11
        C_WRITE_WIDTH_A = 96
        C_WRITE_WIDTH_A_CORE = 96
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 11
        C_WRITE_WIDTH_B = 96
        C_WRITE_WIDTH_B_CORE = 96
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_4> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 3
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,36,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(36,36,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 11
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 96
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 96
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 11
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 96
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 96
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<10:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<10:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_4> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_5> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_5', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_5> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_6> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_6', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_6> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 72
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 24
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35:33>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dina_pad<26:24>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dina_pad<17:15>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dina_pad<8:6>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dinb_pad<35:33>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dinb_pad<26:24>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dinb_pad<17:15>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
WARNING:Xst:2935 - Signal 'dinb_pad<8:6>', unconnected in block 'blk_mem_gen_prim_width_7', is tied to its initial value (000).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_7> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_7>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 96
        C_USER_DEPTH = 16
        C_START_WIDTH = 72
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 24
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_7', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_7> synthesized.

Synthesizing Unit <blk_mem_output_block_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 96
        C_READ_WIDTH_A = 96
        C_READ_WIDTH_B = 96
        C_READ_WIDTH_A_CORE = 96
        C_READ_WIDTH_B_CORE = 96
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_4> synthesized.

Synthesizing Unit <output_blk_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 0
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 96
        C_DOUT_WIDTH = 96
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OVERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_4> synthesized.

Synthesizing Unit <position_calc_cdc_fifo_2>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd".
        g_data_width = 192
        g_size = 16
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_cdc_valid>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <position_calc_cdc_fifo_2> synthesized.

Synthesizing Unit <generic_async_fifo_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd".
        g_data_width = 192
        g_size = 16
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = false
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_async_fifo_3> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 0
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 192
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 192
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 2
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_5> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 192
        C_DOUT_WIDTH = 192
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_5> synthesized.

Synthesizing Unit <input_blk_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 192
        C_DOUT_WIDTH = 192
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_5> synthesized.

Synthesizing Unit <memory_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_HAS_SRST = 0
        C_DIN_WIDTH = 192
        C_DOUT_WIDTH = 192
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 192
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_5> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 192
        C_READ_WIDTH_A = 192
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 192
        C_READ_WIDTH_B = 192
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_5> synthesized.

Synthesizing Unit <blk_mem_gen_top_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 192
        C_READ_WIDTH_A = 192
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 192
        C_READ_WIDTH_B = 192
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_5> synthesized.

Synthesizing Unit <blk_mem_input_block_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 22
        C_WRITE_WIDTH_A = 192
        C_WRITE_WIDTH_A_CORE = 192
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 22
        C_WRITE_WIDTH_B = 192
        C_WRITE_WIDTH_B_CORE = 192
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<191:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_5> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 6
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,18,54,90,126,162,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(18,36,36,36,36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,1024,1024,1024,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(18,36,36,36,36,30,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 22
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 192
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 192
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000000000000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 22
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 192
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 192
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<21:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<21:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[3].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[3].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[4].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[4].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[5].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[5].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_5> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 18
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_8> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 18
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 18
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 18
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 18
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 18
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 18
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<17:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_8', is tied to its initial value (000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_8> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 18
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_9> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_9>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 18
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_9', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_9> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 54
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_10> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_10>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 54
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_10', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_10> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 90
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_11> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_11>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 90
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_11', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_11> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 126
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_12> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_12>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 126
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_12', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_12> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 162
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 30
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<26>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<35:34>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<26>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17:16>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (00).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_13', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_13> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_13>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 192
        C_USER_DEPTH = 16
        C_START_WIDTH = 162
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 30
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_13', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_13> synthesized.

Synthesizing Unit <blk_mem_output_block_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 192
        C_READ_WIDTH_A = 192
        C_READ_WIDTH_B = 192
        C_READ_WIDTH_A_CORE = 192
        C_READ_WIDTH_B_CORE = 192
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<191:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_5> synthesized.

Synthesizing Unit <output_blk_5>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 0
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 192
        C_DOUT_WIDTH = 192
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OVERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_5> synthesized.

Synthesizing Unit <position_calc_cdc_fifo_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd".
        g_data_width = 104
        g_size = 16
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_count_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <wr_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_empty_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_cdc_fifo.vhd" line 53: Output port <rd_almost_full_o> of the instance <cmp_position_calc_cdc_fifo> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo_cdc_valid>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <position_calc_cdc_fifo_3> synthesized.

Synthesizing Unit <generic_async_fifo_4>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd".
        g_data_width = 104
        g_size = 16
        g_show_ahead = false
        g_with_rd_empty = true
        g_with_rd_full = false
        g_with_rd_almost_empty = false
        g_with_rd_almost_full = false
        g_with_rd_count = false
        g_with_wr_empty = false
        g_with_wr_full = true
        g_with_wr_almost_empty = false
        g_with_wr_almost_full = false
        g_with_wr_count = false
        g_almost_empty_threshold = 0
        g_almost_full_threshold = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <RD_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_DATA_COUNT> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <WR_ACK> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <OVERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <ALMOST_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <VALID> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <UNDERFLOW> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_FULL> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <PROG_EMPTY> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <SBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd" line 238: Output port <DBITERR> of the instance <wrapped_gen> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wr_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_count_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wr_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_empty_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rd_almost_full_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <generic_async_fifo_4> synthesized.

Synthesizing Unit <fifo_generator_v6_1_xst_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd".
        C_COMMON_CLOCK = 0
        C_COUNT_TYPE = 0
        C_DATA_COUNT_WIDTH = 4
        C_DEFAULT_VALUE = "BlankString"
        C_DIN_WIDTH = 104
        C_DOUT_RST_VAL = "0"
        C_DOUT_WIDTH = 104
        C_ENABLE_RLOCS = 0
        C_FAMILY = "virtex6"
        C_FULL_FLAGS_RST_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_BACKUP = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_INT_CLK = 0
        C_HAS_MEMINIT_FILE = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_RD_RST = 0
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_HAS_WR_RST = 0
        C_IMPLEMENTATION_TYPE = 2
        C_INIT_WR_PNTR_VAL = 0
        C_MEMORY_TYPE = 1
        C_MIF_FILE_NAME = "BlankString"
        C_OPTIMIZATION_MODE = 0
        C_OVERFLOW_LOW = 0
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_PRIM_FIFO_TYPE = "1kx18"
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_PROG_FULL_TYPE = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_DEPTH = 16
        C_RD_FREQ = 1
        C_RD_PNTR_WIDTH = 4
        C_UNDERFLOW_LOW = 0
        C_USE_DOUT_RST = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_USE_FIFO16_FLAGS = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_VALID_LOW = 0
        C_WR_ACK_LOW = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_FREQ = 1
        C_WR_PNTR_WIDTH = 4
        C_WR_RESPONSE_LATENCY = 1
        C_MSGON_VAL = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <BACKUP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BACKUP_MARKER> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <fifo_generator_v6_1_xst_6> synthesized.

Synthesizing Unit <fifo_generator_ramfifo_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_MEMORY_TYPE = 1
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_HAS_RST = 1
        C_HAS_SRST = 0
        C_DIN_WIDTH = 104
        C_DOUT_WIDTH = 104
        C_DOUT_RST_VAL = "0"
        C_RD_DEPTH = 16
        C_RD_PNTR_WIDTH = 4
        C_WR_DEPTH = 16
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_WR = 1
        C_DEPTH_RATIO_RD = 1
        C_FULL_FLAGS_RST_VAL = 1
        C_USE_EMBEDDED_REG = 0
        C_MSGON_VAL = 1
        C_HAS_ALMOST_EMPTY = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_EMPTY_THRESH_ASSERT_VAL = 0
        C_PROG_EMPTY_THRESH_NEGATE_VAL = 1
        C_HAS_ALMOST_FULL = 0
        C_PROG_FULL_TYPE = 0
        C_PROG_FULL_THRESH_ASSERT_VAL = 0
        C_PROG_FULL_THRESH_NEGATE_VAL = -1
        C_HAS_VALID = 0
        C_VALID_LOW = 0
        C_HAS_UNDERFLOW = 0
        C_UNDERFLOW_LOW = 0
        C_HAS_WR_ACK = 0
        C_WR_ACK_LOW = 0
        C_HAS_OVERFLOW = 0
        C_OVERFLOW_LOW = 0
        C_HAS_DATA_COUNT = 0
        C_DATA_COUNT_WIDTH = 4
        C_HAS_RD_DATA_COUNT = 0
        C_RD_DATA_COUNT_WIDTH = 4
        C_HAS_WR_DATA_COUNT = 0
        C_USE_FWFT_DATA_COUNT = 0
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_ECC = 0
        C_USE_DOUT_RST = 1
        C_ENABLE_RST_SYNC = 1
        C_ERROR_INJECTION_TYPE = 0
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd" line 358: Output port <INT_CLK_I> of the instance <inblk> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <fifo_generator_ramfifo_6> synthesized.

Synthesizing Unit <input_blk_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd".
        C_COMMON_CLOCK = 0
        C_IMPLEMENTATION_TYPE = 0
        C_DIN_WIDTH = 104
        C_DOUT_WIDTH = 104
        C_HAS_INT_CLK = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_RD = 1
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_USE_EMBEDDED_REG = 1
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_ASSERT<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_THRESH_NEGATE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INT_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <input_blk_6> synthesized.

Synthesizing Unit <memory_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd".
        C_FAMILY = "virtex6"
        C_COMMON_CLOCK = 0
        C_HAS_SRST = 0
        C_DIN_WIDTH = 104
        C_DOUT_WIDTH = 104
        C_USE_DOUT_RST = 1
        C_DOUT_RST_VAL = "0"
        C_MEMORY_TYPE = 1
        C_PRELOAD_LATENCY = 1
        C_PRELOAD_REGS = 0
        C_LARGER_DEPTH = 16
        C_RD_DEPTH = 16
        C_WR_DEPTH = 16
        C_SMALLER_DATA_WIDTH = 104
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_DEPTH_RATIO_RD = 1
        C_DEPTH_RATIO_WR = 1
        C_USE_ECC = 0
        C_USE_EMBEDDED_REG = 0
        C_ERROR_INJECTION_TYPE = 0
WARNING:Xst:647 - Input <RAM_REGOUT_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SRST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DOUTA> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <RDADDRECC> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <SBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd" line 470: Output port <DBITERR> of the instance <gbm.gbmg.gbmga.ngecc.bmg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memory_6> synthesized.

Synthesizing Unit <blk_mem_gen_v4_1_xst_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "READ_FIRST"
        C_WRITE_WIDTH_A = 104
        C_READ_WIDTH_A = 104
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "READ_FIRST"
        C_WRITE_WIDTH_B = 104
        C_READ_WIDTH_B = 104
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_ECC = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_v4_1_xst_6> synthesized.

Synthesizing Unit <blk_mem_gen_top_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_ALGORITHM = 1
        C_PRIM_TYPE = 3
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 104
        C_READ_WIDTH_A = 104
        C_WRITE_DEPTH_A = 16
        C_READ_DEPTH_A = 16
        C_ADDRA_WIDTH = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000"
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 104
        C_READ_WIDTH_B = 104
        C_WRITE_DEPTH_B = 16
        C_READ_DEPTH_B = 16
        C_ADDRB_WIDTH = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
        C_HAS_INJECTERR = 0
        C_SIM_COLLISION_CHECK = "ALL"
        C_COMMON_CLK = 0
        C_DISABLE_WARN_BHV_COLL = 0
        C_DISABLE_WARN_BHV_RANGE = 0
    Summary:
	no macro.
Unit <blk_mem_gen_top_6> synthesized.

Synthesizing Unit <blk_mem_input_block_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd".
        C_FAMILY = "virtex6"
        C_MEM_TYPE = 1
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_HAS_ENA = 1
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WEA_I_WIDTH = 12
        C_WRITE_WIDTH_A = 104
        C_WRITE_WIDTH_A_CORE = 104
        C_ADDRA_WIDTH = 4
        C_ADDRA_WIDTH_CORE = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_HAS_ENB = 1
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WEB_I_WIDTH = 12
        C_WRITE_WIDTH_B = 104
        C_WRITE_WIDTH_B_CORE = 104
        C_ADDRB_WIDTH = 4
        C_ADDRB_WIDTH_CORE = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_HAS_SOFTECC_INPUT_REGS_A = 0
        C_HAS_SOFTECC_INPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_HAS_INJECTERR = 0
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<103:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <blk_mem_input_block_6> synthesized.

Synthesizing Unit <blk_mem_gen_generic_cstr_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_TOTAL_PRIMS = 3
        C_DEPTH_RESOLUTION = 1024
        C_START_WIDTH =
(0,36,72,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_START_DEPTH =
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_WIDTH =
(36,36,36,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_PRIM_DEPTH =
(1024,1024,1024,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_USED_WIDTH =
(36,36,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RSTA_WIDTH = 1
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "0"
        C_HAS_REGCEA = 0
        C_REGCEA_WIDTH = 1
        C_USE_BYTE_WEA = 0
        C_WE_WIDTH_A = 12
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 104
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 104
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RSTB_WIDTH = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000"
        C_HAS_REGCEB = 0
        C_REGCEB_WIDTH = 1
        C_USE_BYTE_WEB = 0
        C_WE_WIDTH_B = 12
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 104
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 104
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_MUX_PIPELINE_STAGES_A = 0
        C_MUX_PIPELINE_STAGES_B = 0
        C_USE_SOFTECC = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <REGCEA<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEA<11:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WEB<11:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[1].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <SBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd" line 1324: Output port <DBITERR> of the instance <ramloop[2].ram.r> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_generic_cstr_6> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_14> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_14>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 0
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_14', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_14> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "000000000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_15> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_15>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 36
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 36
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_15', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_15> synthesized.

Synthesizing Unit <blk_mem_gen_prim_width_16>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd".
        C_FAMILY = "virtex6"
        C_XDEVICEFAMILY = "virtex6"
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 72
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_RST_TYPE = "SYNC"
        C_HAS_RSTA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_INITA_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEA = 0
        C_WEA_WIDTH = 1
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_RATIO_WA = 1
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 4
        C_HAS_RSTB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_INITB_VAL = "00000000000000000000000000000000"
        C_USE_BYTE_WEB = 0
        C_WEB_WIDTH = 1
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_RATIO_WB = 1
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 4
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:2935 - Signal 'dina_pad<35>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<26>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<17>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dina_pad<8>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<35>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<26>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<17>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'dinb_pad<8>', unconnected in block 'blk_mem_gen_prim_width_16', is tied to its initial value (0).
    Summary:
	no macro.
Unit <blk_mem_gen_prim_width_16> synthesized.

Synthesizing Unit <blk_mem_gen_prim_wrapper_v6_16>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd".
        C_ELABORATION_DIR = ""
        C_MEM_TYPE = 1
        C_BYTE_SIZE = 9
        C_USER_WIDTH = 104
        C_USER_DEPTH = 16
        C_START_WIDTH = 72
        C_START_DEPTH = 0
        C_PRIM_WIDTH = 36
        C_PRIM_DEPTH = 1024
        C_USED_WIDTH = 32
        C_LOAD_INIT_FILE = 0
        C_INIT_FILE_NAME = "no_coe_file_loaded"
        C_USE_DEFAULT_DATA = 0
        C_DEFAULT_DATA = "0"
        C_USE_BYTE_WE = 0
        C_WEA_WIDTH = 1
        C_WEB_WIDTH = 1
        C_HAS_SSRA = 0
        C_RST_PRIORITY_A = "CE"
        C_RSTRAM_A = 0
        C_SINITA_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_A = "WRITE_FIRST"
        C_WRITE_WIDTH_A = 36
        C_RATIO_WA = 1
        C_READ_WIDTH_A = 36
        C_RATIO_RA = 1
        C_ADDR_WIDTH_A = 10
        C_HAS_SSRB = 1
        C_RST_PRIORITY_B = "CE"
        C_RSTRAM_B = 0
        C_SINITB_VAL = "000000000000000000000000000000000000"
        C_WRITE_MODE_B = "WRITE_FIRST"
        C_WRITE_WIDTH_B = 36
        C_RATIO_WB = 1
        C_READ_WIDTH_B = 36
        C_RATIO_RB = 1
        C_ADDR_WIDTH_B = 10
        C_HAS_MEM_OUTPUT_REGS_A = 0
        C_HAS_MEM_OUTPUT_REGS_B = 0
        C_HAS_MUX_OUTPUT_REGS_A = 0
        C_HAS_MUX_OUTPUT_REGS_B = 0
        C_EN_ECC_READ = false
        C_EN_ECC_WRITE = false
        C_COMMON_CLK = 0
        C_SIM_COLLISION_CHECK = "ALL"
WARNING:Xst:647 - Input <WEB<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DINB<35:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6_16', is tied to its initial value (000000000000000000000000000000000000).
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_gen_prim_wrapper_v6_16> synthesized.

Synthesizing Unit <blk_mem_output_block_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd".
        C_MEM_TYPE = 1
        C_WRITE_WIDTH_A = 104
        C_READ_WIDTH_A = 104
        C_READ_WIDTH_B = 104
        C_READ_WIDTH_A_CORE = 104
        C_READ_WIDTH_B_CORE = 104
        C_ADDRB_WIDTH = 4
        C_HAS_SOFTECC_OUTPUT_REGS_A = 0
        C_HAS_SOFTECC_OUTPUT_REGS_B = 0
        C_USE_SOFTECC = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DOUTA_I<103:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RDADDRECC_I<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <blk_mem_output_block_6> synthesized.

Synthesizing Unit <output_blk_6>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd".
        C_COMMON_CLOCK = 0
        C_DATA_COUNT_WIDTH = 4
        C_DIN_WIDTH = 104
        C_DOUT_WIDTH = 104
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_DATA_COUNT = 0
        C_HAS_OVERFLOW = 0
        C_HAS_RD_DATA_COUNT = 0
        C_HAS_UNDERFLOW = 0
        C_HAS_VALID = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_DATA_COUNT = 0
        C_PROG_EMPTY_TYPE = 0
        C_PROG_FULL_TYPE = 0
        C_DEPTH_RATIO_WR = 1
        C_RD_DATA_COUNT_WIDTH = 4
        C_RD_PNTR_WIDTH = 4
        C_WR_PNTR_WIDTH = 4
        C_WR_DATA_COUNT_WIDTH = 4
        C_USE_FWFT_DATA_COUNT = 0
        C_USE_ECC = 0
WARNING:Xst:647 - Input <DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RD_DATA_COUNT_I<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_FULL_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ALMOST_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PROG_EMPTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WR_ACK_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VALID_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OVERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <UNDERFLOW_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <output_blk_6> synthesized.

Synthesizing Unit <xwb_dbe_periph>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/xwb_dbe_periph.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_cntr_period = 100000
        g_num_leds = 8
        g_num_buttons = 8
WARNING:Xst:653 - Signal <slave_o_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_dbe_periph> synthesized.

Synthesizing Unit <wb_dbe_periph>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd".
        g_interface_mode = classic
        g_address_granularity = word
        g_cntr_period = 100000
        g_num_leds = 8
        g_num_buttons = 8
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 84: Output port <slave_o[0]_int> of the instance <cmp_interconnect> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 119: Output port <desc_o> of the instance <cmp_uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 134: Output port <desc_o> of the instance <cmp_leds> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 158: Output port <desc_o> of the instance <cmp_buttons> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/modules/dbe_wishbone/wb_dbe_periph/wb_dbe_periph.vhd" line 182: Output port <desc_o> of the instance <cmp_xwb_tics> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <wb_dbe_periph> synthesized.

Synthesizing Unit <xwb_sdb_crossbar_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 4
        g_registered = true
        g_wraparound = true
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000111100000000000000000000000000000000000000000000000011001110010000101111110110101111101110011101110100000000000000000000000000000001001000000001001100000010001001010100001101000101010100100100111001011111010101000100100101000011010100110101111101000011010011110101010101001110010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001010001010010101110001100110101110000000000000000000000000000000010010000000010010000100000001000101000011010001010101001001001110010111110101001101001001010011010101000001001100010001010101111101010101010000010101001001010100001000000010000000100
00000000001")
        g_sdb_addr = "00000000000000000000010000000000"
    Summary:
	no macro.
Unit <xwb_sdb_crossbar_3> synthesized.

Synthesizing Unit <sdb_rom_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd".
        g_layout =
("00000000000000000000000100000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000111100000000000000000000000000000000000000000000000011001110010000101111110110101111101110011101110100000000000000000000000000000001001000000001001100000010001001010100001101000101010100100100111001011111010101000100100101000011010100110101111101000011010011110101010101001110010101000100010101010010001000000010000000000001","000000000000000000000001000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001011111111000000000000000000000000000000000000000000000000000001100101000100110101101010100110101110010101000000000000000000000000000000010010000000010010000000110000010101000111010100110100100101011111010001110101000001001001010011110101111100110011001100100010000000100000001000000010000000100000001000000010000000100000000
00001","00000000000000000000000100000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000110010100010011010110101010011010111001010100000000000000000000000000000001001000000001001000000011000001010100011101010011010010010101111101000111010100000100100101001111010111110011001100110010001000000010000000100000001000000010000000100000001000000010000000000001","000000000000000000000001000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000110011100100001010001010010101110001100110101110000000000000000000000000000000010010000000010010000100000001000101000011010001010101001001001110010111110101001101001001010011010101000001001100010001010101111101010101010000010101001001010100001000000010000000100
00000000001")
        g_bus_end = "0000000000000000000000000000000000000000000000000000011111111111"
WARNING:Xst:647 - Input <slave_i_adr<31:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_adr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'sdb_rom_3', is tied to its initial value.
    Found 128x32-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <slave_o_ack>.
    Found 7-bit register for signal <adr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdb_rom_3> synthesized.

Synthesizing Unit <xwb_crossbar_3>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd".
        g_num_masters = 1
        g_num_slaves = 5
        g_registered = true
        g_address = ("00000000000000000000010000000000","00000000000000000000001100000000","00000000000000000000001000000000","00000000000000000000000100000000","00000000000000000000000000000000")
        g_mask = ("00000000000000000000011000000000","00000000000000000000011111110000","00000000000000000000011100000000","00000000000000000000011100000000","00000000000000000000011100000000")
WARNING:Xst:647 - Input <master_i[4]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[3]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[2]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[1]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i[0]_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <matrix_old<0>>.
    Found 1-bit register for signal <virtual_ERR>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <xwb_crossbar_3> synthesized.

Synthesizing Unit <xwb_simple_uart>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd".
        g_with_virtual_uart = false
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
WARNING:Xst:647 - Input <slave_i_adr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_simple_uart> synthesized.

Synthesizing Unit <wb_simple_uart>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd".
        g_with_virtual_uart = false
        g_with_physical_uart = true
        g_interface_mode = pipelined
        g_address_granularity = byte
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 154: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 177: Output port <regs_o_host_tdr_data_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 177: Output port <host_rack_o> of the instance <U_WB_SLAVE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" line 229: Output port <rx_error_o> of the instance <gen_phys_uart.U_RX> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <regs_in_host_rdr_data_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_rdr_count_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_tdr_rdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <regs_in_host_rdr_rdy_i> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <regs_in_sr_rx_rdy_i>.
    Found 8-bit register for signal <regs_in_rdr_rx_data_i>.
    Found 32-bit register for signal <uart_bcr>.
    Summary:
	inferred  41 D-type flip-flop(s).
Unit <wb_simple_uart> synthesized.

Synthesizing Unit <simple_uart_wb>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd".
WARNING:Xst:647 - Input <wb_sel_i<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <ack_sreg>.
    Found 32-bit register for signal <rddata_reg>.
    Found 1-bit register for signal <ack_in_progress>.
    Found 1-bit register for signal <regs_o_bcr_wr_o>.
    Found 1-bit register for signal <regs_o_tdr_tx_data_wr_o>.
    Found 1-bit register for signal <regs_o_host_tdr_data_wr_o>.
    Found 1-bit register for signal <rdr_rack_o>.
    Found 1-bit register for signal <host_rack_o>.
    WARNING:Xst:2404 -  FFs/Latches <ack_sreg<9:9>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <simple_uart_wb> synthesized.

Synthesizing Unit <uart_baud_gen>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd".
        g_baud_acc_width = 16
    Found 8-bit register for signal <Baud_sreg>.
    Found 17-bit register for signal <Baud8GeneratorAcc>.
    Found 17-bit adder for signal <GND_4743_o_Baud8GeneratorInc[16]_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <uart_baud_gen> synthesized.

Synthesizing Unit <uart_async_tx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd".
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <TxD>.
    Found 8-bit register for signal <TxD_dataReg>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1421_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <muxbit> created at line 130.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_tx> synthesized.

Synthesizing Unit <uart_async_rx>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd".
    Found 1-bit register for signal <RxD_bit_inv>.
    Found 2-bit register for signal <RxD_cnt_inv>.
    Found 4-bit register for signal <bit_spacing>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <RxD_data>.
    Found 1-bit register for signal <RxD_data_error>.
    Found 1-bit register for signal <RxD_data_ready>.
    Found 2-bit register for signal <RxD_sync_inv>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 30                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_sys_i (rising_edge)                        |
    | Reset              | rst_n_i_INV_1431_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <RxD_cnt_inv[1]_GND_4745_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <GND_4745_o_GND_4745_o_add_16_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_4745_o_GND_4745_o_sub_7_OUT<1:0>> created at line 1308.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_rx> synthesized.

Synthesizing Unit <xwb_gpio_port>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_pins = 8
        g_with_builtin_tristates = false
WARNING:Xst:647 - Input <slave_i_adr<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_gpio_port> synthesized.

Synthesizing Unit <wb_gpio_port>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd".
        g_interface_mode = pipelined
        g_address_granularity = byte
        g_num_pins = 8
        g_with_builtin_tristates = false
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 97: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[0].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[1].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[2].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[3].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[4].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[5].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[6].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <npulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" line 123: Output port <ppulse_o> of the instance <GEN_SYNC_FFS[7].INPUT_SYNC> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <gpio_b> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <gpio_in_synced<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <out_reg>.
    Found 32-bit register for signal <wb_out_dat>.
    Found 1-bit register for signal <ack_int>.
    Found 32-bit register for signal <dir_reg>.
    Found 8x1-bit Read Only RAM for signal <write_mask<0>>
    Found 8-bit tristate buffer for signal <gpio_b> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred  97 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <wb_gpio_port> synthesized.

Synthesizing Unit <xwb_tics>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_period = 100000
WARNING:Xst:647 - Input <slave_i_adr<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <desc_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <xwb_tics> synthesized.

Synthesizing Unit <wb_tics>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd".
        g_interface_mode = pipelined
        g_address_granularity = word
        g_period = 100000
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_adr_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_dat_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_sel_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <master_o_sel> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <master_o_dat> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_err_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_rty_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <sl_int_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_ack> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_err> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_rty> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_stall> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <slave_o_int> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_cyc_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_stb_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" line 73: Output port <ma_we_o> of the instance <U_Adapter> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wb_out_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_rty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <wb_out_int> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <cntr_overflow>.
    Found 32-bit register for signal <cntr_tics>.
    Found 1-bit register for signal <wb_out_ack>.
    Found 32-bit register for signal <wb_out_dat>.
    Found 24-bit register for signal <cntr_div>.
    Found 24-bit adder for signal <cntr_div[23]_GND_4755_o_add_3_OUT> created at line 1241.
    Found 32-bit adder for signal <cntr_tics[31]_GND_4755_o_add_7_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <wb_tics> synthesized.

Synthesizing Unit <wb_slave_adapter_8>.
    Related source file is "/home/lerwys/Repos/bpm-sw/hdl/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd".
        g_master_use_struct = true
        g_master_mode = classic
        g_master_granularity = word
        g_slave_use_struct = false
        g_slave_mode = pipelined
        g_slave_granularity = word
WARNING:Xst:647 - Input <slave_i_adr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_sel<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_dat<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_dat_i<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_sys_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <slave_i_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_err_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_ack_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_stall_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ma_int_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <master_i_stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <wb_slave_adapter_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 128x32-bit single-port Read Only RAM                  : 2
 16x32-bit dual-port RAM                               : 1
 22528x32-bit dual-port RAM                            : 1
 256x32-bit dual-port RAM                              : 4
 256x32-bit single-port Read Only RAM                  : 1
 32x8-bit single-port RAM                              : 1
 32x8-bit single-port Read Only RAM                    : 1
 4096x32-bit dual-port RAM                             : 1
 4x2-bit single-port Read Only RAM                     : 2
 4x25-bit single-port Read Only RAM                    : 3
 4x26-bit single-port Read Only RAM                    : 1
 4x6-bit single-port Read Only RAM                     : 1
 8x1-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 230
 1-bit adder                                           : 8
 10-bit adder                                          : 3
 11-bit adder                                          : 4
 11-bit subtractor                                     : 1
 12-bit adder                                          : 7
 13-bit adder                                          : 3
 14-bit subtractor                                     : 4
 15-bit subtractor                                     : 3
 16-bit adder                                          : 16
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 7
 17-bit adder                                          : 2
 17-bit subtractor                                     : 1
 2-bit adder                                           : 6
 2-bit addsub                                          : 1
 2-bit subtractor                                      : 1
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 6
 27-bit adder                                          : 5
 28-bit adder                                          : 9
 3-bit adder                                           : 4
 3-bit subtractor                                      : 3
 30-bit adder                                          : 3
 32-bit adder                                          : 7
 32-bit subtractor                                     : 4
 4-bit adder                                           : 52
 4-bit addsub                                          : 2
 5-bit adder                                           : 13
 5-bit addsub                                          : 5
 6-bit adder                                           : 5
 7-bit adder                                           : 4
 8-bit adder                                           : 12
 8-bit addsub                                          : 3
 8-bit subtractor                                      : 8
 9-bit subtractor                                      : 6
# Registers                                            : 2353
 1-bit register                                        : 1505
 10-bit register                                       : 7
 104-bit register                                      : 4
 11-bit register                                       : 6
 12-bit register                                       : 12
 13-bit register                                       : 2
 14-bit register                                       : 3
 15-bit register                                       : 3
 16-bit register                                       : 77
 160-bit register                                      : 3
 17-bit register                                       : 5
 192-bit register                                      : 3
 2-bit register                                        : 45
 21-bit register                                       : 2
 22-bit register                                       : 2
 23-bit register                                       : 2
 24-bit register                                       : 3
 25-bit register                                       : 133
 26-bit register                                       : 3
 27-bit register                                       : 1
 28-bit register                                       : 3
 3-bit register                                        : 37
 30-bit register                                       : 3
 32-bit register                                       : 62
 4-bit register                                        : 275
 48-bit register                                       : 4
 5-bit register                                        : 23
 6-bit register                                        : 7
 64-bit register                                       : 2
 7-bit register                                        : 12
 8-bit register                                        : 87
 9-bit register                                        : 10
 96-bit register                                       : 7
# Comparators                                          : 153
 1-bit comparator equal                                : 43
 10-bit comparator equal                               : 1
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 1
 16-bit comparator equal                               : 7
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 21
 26-bit comparator greater                             : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 12
 4-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 3
 6-bit comparator equal                                : 2
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 13
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 1598
 1-bit 128-to-1 multiplexer                            : 3
 1-bit 2-to-1 multiplexer                              : 1007
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 8
 14-bit 2-to-1 multiplexer                             : 6
 15-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 74
 16-bit 3-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 27
 24-bit 2-to-1 multiplexer                             : 12
 24-bit 4-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 3
 25-bit 32-to-1 multiplexer                            : 4
 26-bit 4-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 19
 30-bit 2-to-1 multiplexer                             : 4
 32-bit 12-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 70
 32-bit 25-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 158
 4-bit 6-to-1 multiplexer                              : 3
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 19
 6-bit 2-to-1 multiplexer                              : 4
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 110
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 9
 96-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 41
 1-bit tristate buffer                                 : 39
 8-bit tristate buffer                                 : 2
# FSMs                                                 : 20
# Xors                                                 : 714
 1-bit xor2                                            : 546
 1-bit xor3                                            : 44
 1-bit xor4                                            : 36
 32-bit xor2                                           : 88

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit xlclockdriver_2 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_3 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_4 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_5 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_6 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_7 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_8 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_9 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_10 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_11 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_12 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_13 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_14 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_15 Conflict on KEEP property on signal ce_vec_logic<5> and ce_vec<5> ce_vec<5> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_16 Conflict on KEEP property on signal ce_vec_logic<8> and ce_vec<8> ce_vec<8> signal will be lost.
WARNING:Xst:638 - in unit xlclockdriver_17 Conflict on KEEP property on signal ce_vec_logic<8> and ce_vec<8> ce_vec<8> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../platform/virtex6/ip_cores/dds_adc_input.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_16x10_DSP.ngc>.
Reading core <../../platform/virtex6/chipscope/ila/chipscope_ila.ngc>.
Reading core <../../platform/virtex6/chipscope/ila/chipscope_ila_1024.ngc>.
Reading core <../../platform/virtex6/chipscope/icon_13_port/chipscope_icon_13_port.ngc>.
Reading core <../../platform/virtex6/chipscope/vio/chipscope_vio_256.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/xlpersistentdff.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fifo_generator_virtex6_8_4_784d0e5148f6dbe1.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_26986301a9f671cd.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_e1825854b6ed410d.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_6f80dffc6505f52d.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_8b0747970e52f130.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0_239e4f614ba09ab1.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_f359164f94f65852.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0_7ef58ec245a610b4.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dds_cmplr_v5_0_757016b8a434f5d8.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/mult_11_2_6d8e463c710483da.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_ef8269b30b0e0deb.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_06e2cdeaeaa4a078.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/crdc_v5_0_19fb63dead3076ad.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cmpy_v5_0_fc1d91881e8e8ae6.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_0c61ac74cf3e5cc7.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v3_0_f380cf0963b63169.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_95e3c24666ebc2c9.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_7533d5f0521a268c.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v6_3_1463b5af78ac5ae9.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cntr_11_0_3166d4cc5b09c744.ngc>.
Reading core <../../ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_u16x16_DSP.ngc>.
Loading core <dds_adc_input> for timing and area information for instance <cmp_dds_adc_input>.
Loading core <multiplier_16x10_DSP> for timing and area information for instance <cmp_multiplier_16x10_DSP_ch0>.
Loading core <multiplier_16x10_DSP> for timing and area information for instance <cmp_multiplier_16x10_DSP_ch1>.
Loading core <multiplier_16x10_DSP> for timing and area information for instance <cmp_multiplier_16x10_DSP_ch2>.
Loading core <multiplier_16x10_DSP> for timing and area information for instance <cmp_multiplier_16x10_DSP_ch3>.
Loading core <chipscope_ila> for timing and area information for instance <cmp_chipscope_ila_0_adc>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_bpf_mix>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_tbt_amp>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_tbt_pos>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_fofb_amp>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_fofb_pos>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_monit_amp>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_monit_pos>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_monit_pos_1>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_tbt_pha>.
Loading core <chipscope_ila_1024> for timing and area information for instance <cmp_chipscope_ila_1024_fofb_pha>.
Loading core <chipscope_icon_13_port> for timing and area information for instance <cmp_chipscope_icon_13>.
Loading core <chipscope_vio_256> for timing and area information for instance <cmp_chipscope_vio_256>.
Loading core <chipscope_vio_256> for timing and area information for instance <cmp_chipscope_vio_256_dsp_config>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_fofb_ds_q>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_fofb_ds_sum>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_fofb_ds_x>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_tbt_ds_y>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_fofb_ds_y>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_monit_ds_q>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_monit_ds_sum>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_monit_ds_x>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_monit_ds_y>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_tbt_ds_q>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_tbt_ds_sum>.
Loading core <fifo_generator_virtex6_8_4_784d0e5148f6dbe1> for timing and area information for instance <fifo_tbt_ds_x>.
Loading core <addsb_11_0_26986301a9f671cd> for timing and area information for instance <comp0.core_instance0>.
Loading core <dv_gn_v4_0_e1825854b6ed410d> for timing and area information for instance <dv_gn_v4_0_e1825854b6ed410d_instance>.
Loading core <dv_gn_v4_0_6f80dffc6505f52d> for timing and area information for instance <dv_gn_v4_0_6f80dffc6505f52d_instance>.
Loading core <addsb_11_0_8b0747970e52f130> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_239e4f614ba09ab1> for timing and area information for instance <comp2.core_instance2>.
Loading core <dv_gn_v4_0_f359164f94f65852> for timing and area information for instance <dv_gn_v4_0_f359164f94f65852_instance>.
Loading core <dv_gn_v4_0_7ef58ec245a610b4> for timing and area information for instance <dv_gn_v4_0_7ef58ec245a610b4_instance>.
Loading core <dds_cmplr_v5_0_757016b8a434f5d8> for timing and area information for instance <dds_cmplr_v5_0_757016b8a434f5d8_instance>.
Loading core <mult_11_2_6d8e463c710483da> for timing and area information for instance <comp0.core_instance0>.
Loading core <mult_11_2_6d8e463c710483da> for timing and area information for instance <comp0.core_instance0>.
Loading core <mult_11_2_6d8e463c710483da> for timing and area information for instance <comp0.core_instance0>.
Loading core <fr_cmplr_v6_3_ef8269b30b0e0deb> for timing and area information for instance <fr_cmplr_v6_3_ef8269b30b0e0deb_instance>.
Loading core <cc_cmplr_v3_0_06e2cdeaeaa4a078> for timing and area information for instance <cc_cmplr_v3_0_06e2cdeaeaa4a078_instance>.
Loading core <crdc_v5_0_19fb63dead3076ad> for timing and area information for instance <crdc_v5_0_19fb63dead3076ad_instance>.
Loading core <cmpy_v5_0_fc1d91881e8e8ae6> for timing and area information for instance <cmpy_v5_0_fc1d91881e8e8ae6_instance>.
Loading core <fr_cmplr_v6_3_0c61ac74cf3e5cc7> for timing and area information for instance <fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance>.
Loading core <cc_cmplr_v3_0_f380cf0963b63169> for timing and area information for instance <cc_cmplr_v3_0_f380cf0963b63169_instance>.
Loading core <fr_cmplr_v6_3_95e3c24666ebc2c9> for timing and area information for instance <fr_cmplr_v6_3_95e3c24666ebc2c9_instance>.
Loading core <fr_cmplr_v6_3_7533d5f0521a268c> for timing and area information for instance <fr_cmplr_v6_3_7533d5f0521a268c_instance>.
Loading core <fr_cmplr_v6_3_1463b5af78ac5ae9> for timing and area information for instance <fr_cmplr_v6_3_1463b5af78ac5ae9_instance>.
Loading core <cntr_11_0_3166d4cc5b09c744> for timing and area information for instance <comp0.core_instance0>.
Loading core <multiplier_u16x16_DSP> for timing and area information for instance <mult11>.
Loading core <multiplier_u16x16_DSP> for timing and area information for instance <mult22>.
Loading core <multiplier_u16x16_DSP> for timing and area information for instance <mult12>.
Loading core <multiplier_u16x16_DSP> for timing and area information for instance <mult21>.
INFO:Xst:1901 - Instance blk0000033b in unit blk0000033b of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000033c in unit blk0000033c of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000033d in unit blk0000033d of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000033e in unit blk0000033e of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000033f in unit blk0000033f of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000033b in unit blk0000033b is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000033c in unit blk0000033c is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000033d in unit blk0000033d is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000033e in unit blk0000033e is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000033f in unit blk0000033f is not supported
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_adc_reset_synch[3].gen_adc_reset_synch_ch.cmp_reset_fs_synch> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_adc_reset_synch[2].gen_adc_reset_synch_ch.cmp_reset_fs_synch> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gen_adc_reset_synch[0].gen_adc_reset_synch_ch.cmp_reset_fs_synch> is unconnected in block <cmp_wb_fmc130m_4ch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gpe.rdpe> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gpe.rdpe> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <grss.gdc.dc> is unconnected in block <gl0.rd>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <gwhf.whf> is unconnected in block <gl0.wr>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <outblk> is unconnected in block <blk_mem_generator>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <outblk> is unconnected in block <blk_mem_generator>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant11> is unconnected in block <dds_sub_a4b6b880f6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant16> is unconnected in block <dds_sub_a4b6b880f6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant17> is unconnected in block <dds_sub_a4b6b880f6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant7> is unconnected in block <dds_sub_a4b6b880f6>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant10> is unconnected in block <tdm_mix_54ce67e6e8>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant11> is unconnected in block <tdm_mix_54ce67e6e8>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant10> is unconnected in block <ddc_bpm_476_066_x0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <constant11> is unconnected in block <ddc_bpm_476_066_x0>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <counter_comp_0> in Unit <RXCTRL> is equivalent to the following 6 FFs/Latches, which will be removed : <counter_comp_5> <counter_comp_6> <counter_comp_7> <counter_comp_8> <counter_comp_9> <counter_comp_10> 
INFO:Xst:2261 - The FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> in Unit <EB> is equivalent to the following 12 FFs/Latches, which will be removed : <s_EB_TX_HDR_EB_MAGIC_1> <s_EB_TX_HDR_EB_MAGIC_2> <s_EB_TX_HDR_EB_MAGIC_3> <s_EB_TX_HDR_EB_MAGIC_5> <s_EB_TX_HDR_EB_MAGIC_6> <s_EB_TX_HDR_EB_MAGIC_9> <s_EB_TX_HDR_EB_MAGIC_10> <s_EB_TX_HDR_EB_MAGIC_11> <s_EB_TX_HDR_EB_MAGIC_14> <s_EB_TX_HDR_VER_0> <s_EB_TX_HDR_ADDR_SIZE_2> <s_EB_TX_HDR_PORT_SIZE_2> 
INFO:Xst:2261 - The FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> in Unit <EB> is equivalent to the following 14 FFs/Latches, which will be removed : <s_EB_TX_HDR_EB_MAGIC_7> <s_EB_TX_HDR_EB_MAGIC_8> <s_EB_TX_HDR_EB_MAGIC_12> <s_EB_TX_HDR_EB_MAGIC_13> <s_EB_TX_HDR_EB_MAGIC_15> <s_EB_TX_HDR_VER_1> <s_EB_TX_HDR_VER_2> <s_EB_TX_HDR_VER_3> <s_EB_TX_HDR_ADDR_SIZE_0> <s_EB_TX_HDR_ADDR_SIZE_1> <s_EB_TX_HDR_ADDR_SIZE_3> <s_EB_TX_HDR_PORT_SIZE_0> <s_EB_TX_HDR_PORT_SIZE_1> <s_EB_TX_HDR_PORT_SIZE_3> 
INFO:Xst:2261 - The FF/Latch <ETH_TX_TYP_0> in Unit <TXCTRL> is equivalent to the following 34 FFs/Latches, which will be removed : <ETH_TX_TYP_1> <ETH_TX_TYP_2> <ETH_TX_TYP_3> <ETH_TX_TYP_4> <ETH_TX_TYP_5> <ETH_TX_TYP_6> <ETH_TX_TYP_7> <ETH_TX_TYP_8> <ETH_TX_TYP_9> <ETH_TX_TYP_10> <ETH_TX_TYP_12> <ETH_TX_TYP_13> <ETH_TX_TYP_14> <ETH_TX_TYP_15> <IPV4_TX_VER_0> <IPV4_TX_VER_1> <IPV4_TX_VER_3> <IPV4_TX_IHL_1> <IPV4_TX_IHL_3> <IPV4_TX_FLG_0> <IPV4_TX_FLG_2> <IPV4_TX_TTL_0> <IPV4_TX_TTL_1> <IPV4_TX_TTL_2> <IPV4_TX_TTL_3> <IPV4_TX_TTL_4> <IPV4_TX_TTL_5> <IPV4_TX_TTL_7> <IPV4_TX_PRO_1> <IPV4_TX_PRO_2> <IPV4_TX_PRO_3> <IPV4_TX_PRO_5> <IPV4_TX_PRO_6> <IPV4_TX_PRO_7> 
INFO:Xst:2261 - The FF/Latch <s_src_padding_o_dat_1> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <s_src_padding_o_dat_2> <s_src_padding_o_dat_3> <s_src_padding_o_dat_5> <s_src_padding_o_dat_8> <s_src_padding_o_dat_10> <s_src_padding_o_dat_13> <s_src_padding_o_dat_14> 
INFO:Xst:2261 - The FF/Latch <ETH_TX_TYP_11> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <IPV4_TX_VER_2> <IPV4_TX_IHL_0> <IPV4_TX_IHL_2> <IPV4_TX_FLG_1> <IPV4_TX_TTL_6> <IPV4_TX_PRO_0> <IPV4_TX_PRO_4> 
INFO:Xst:2261 - The FF/Latch <s_src_padding_o_dat_0> in Unit <TXCTRL> is equivalent to the following 7 FFs/Latches, which will be removed : <s_src_padding_o_dat_4> <s_src_padding_o_dat_6> <s_src_padding_o_dat_7> <s_src_padding_o_dat_9> <s_src_padding_o_dat_11> <s_src_padding_o_dat_12> <s_src_padding_o_dat_15> 
INFO:Xst:2261 - The FF/Latch <s_ETH_end_2> in Unit <TXCTRL> is equivalent to the following FF/Latch, which will be removed : <s_ETH_end_3> 
INFO:Xst:2261 - The FF/Latch <s_ETH_end_0> in Unit <TXCTRL> is equivalent to the following 2 FFs/Latches, which will be removed : <s_ETH_end_1> <s_ETH_end_4> 
INFO:Xst:2261 - The FF/Latch <sh_chk_en> in Unit <TXCTRL> is equivalent to the following FF/Latch, which will be removed : <calc_chk_en> 
INFO:Xst:2261 - The FF/Latch <ctrl_1> in Unit <swapp_inst_1> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_3> <ctrl_4> <ctrl_6> 
INFO:Xst:2261 - The FF/Latch <ctrl_0> in Unit <swapp_inst_1> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_2> <ctrl_5> <ctrl_7> 
INFO:Xst:2261 - The FF/Latch <ctrl_1> in Unit <swapp_inst_2> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_3> <ctrl_4> <ctrl_6> 
INFO:Xst:2261 - The FF/Latch <ctrl_0> in Unit <swapp_inst_2> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_2> <ctrl_5> <ctrl_7> 
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch grstd1.grst_full.rst_d1 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block rstblk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <s_ETH_end_0> has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <s_ETH_end_2> has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_err> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_rty> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_slave_o_stall> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_we> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_0> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_1> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_2> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_3> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_4> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_5> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_6> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_7> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_8> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_9> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_10> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_11> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_12> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_13> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_14> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sipo_clr> (without init value) has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snk_hdr_fsm_stall_0001> (without init value) has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <counter_comp_0> has a constant value of 0 in block <RXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_err> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_stall> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <local_slave_o_err> (without init value) has a constant value of 0 in block <cfg_space>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_BCA_CFG> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RCA_CFG> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED1> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED2> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_0> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_1> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_2> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_3> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> (without init value) has a constant value of 1 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> (without init value) has a constant value of 0 in block <EB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_0> (without init value) has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_11> (without init value) has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_src_padding_o_dat_0> (without init value) has a constant value of 1 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_src_padding_o_dat_1> (without init value) has a constant value of 0 in block <TXCTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_15> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_16> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_17> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_18> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_19> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_20> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_21> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_22> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_23> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_24> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_25> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_26> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_27> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_28> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_29> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_30> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_ram_o_dat_31> (without init value) has a constant value of 0 in block <cmp_xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_17> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_18> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_19> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_20> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_21> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_22> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_23> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_24> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_25> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_28> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_29> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_30> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_31> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_26> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_27> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ack_sreg_8> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_rst_asreg> (without init value) has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_7> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d1> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_6> (without init value) has a constant value of 0 in block <cmp_wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wr_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rd_rst_asreg_d2> has a constant value of 0 in block <rstblk>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_5> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_4> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_3> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_2> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ack_sreg_1> (without init value) has a constant value of 0 in block <U_WB_SLAVE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <U_Wrapped_UART>.
WARNING:Xst:2677 - Node <sh_reg_144> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_145> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_146> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_147> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_148> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_149> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_150> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_151> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_156> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_157> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_158> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <sh_reg_159> of sequential type is unconnected in block <Shift_in>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <rstblk>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_0> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_1> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_3> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_0> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_1> of sequential type is unconnected in block <EB>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_3> of sequential type is unconnected in block <EB>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:6>> (without init value) have a constant value of 0 in block <wb_fmc_130m_4ch_csr>.
WARNING:Xst:2404 -  FFs/Latches <ack_sreg<8:1>> (without init value) have a constant value of 0 in block <simple_uart_wb>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_EB_MAGIC<15:15>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_ADDR_SIZE<3:3>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_VER<3:1>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <s_EB_TX_HDR_PORT_SIZE<3:3>> (without init value) have a constant value of 0 in block <eb_main_fsm>.
WARNING:Xst:2404 -  FFs/Latches <ETH_TX_TYP<15:12>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_VER<3:3>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_IHL<3:3>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_FLG<2:2>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_TTL<7:7>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.
WARNING:Xst:2404 -  FFs/Latches <IPV4_TX_PRO<7:5>> (without init value) have a constant value of 0 in block <EB_TX_CTRL>.

Synthesizing (advanced) Unit <EB_RX_CTRL>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into accumulator <byte_count>: 1 register on signal <byte_count>.
Unit <EB_RX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <EB_TX_CTRL>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into accumulator <byte_count>: 1 register on signal <byte_count>.
Unit <EB_TX_CTRL> synthesized (advanced).

Synthesizing (advanced) Unit <counter_41314d726b>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_41314d726b> synthesized (advanced).

Synthesizing (advanced) Unit <dbe_bpm_dsp>.
INFO:Xst:3231 - The small RAM <Mram_dsp_del_sig_div_thres_in> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 26-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vio_out<231:230>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dsp_del_sig_div_thres_in> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_dsp_ky_in> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 25-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vio_out<235:234>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dsp_ky_in>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_dsp_kx_in> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 25-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vio_out<233:232>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dsp_kx_in>     |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_dsp_ksum_in> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 25-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vio_out<237:236>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dsp_ksum_in>   |          |
    -----------------------------------------------------------------------
Unit <dbe_bpm_dsp> synthesized (advanced).

Synthesizing (advanced) Unit <eb_main_fsm>.
The following registers are absorbed into counter <s_timeout_cnt>: 1 register on signal <s_timeout_cnt>.
The following registers are absorbed into counter <s_EB_probe_wait_cnt>: 1 register on signal <s_EB_probe_wait_cnt>.
The following registers are absorbed into counter <s_EB_TX_CUR_CYCLE_WR_CNT>: 1 register on signal <s_EB_TX_CUR_CYCLE_WR_CNT>.
The following registers are absorbed into counter <s_EB_RX_CUR_CYCLE_WR_CNT>: 1 register on signal <s_EB_RX_CUR_CYCLE_WR_CNT>.
The following registers are absorbed into counter <s_EB_RX_CUR_CYCLE_RD_CNT>: 1 register on signal <s_EB_RX_CUR_CYCLE_RD_CNT>.
Unit <eb_main_fsm> synthesized (advanced).

Synthesizing (advanced) Unit <eth_fifo>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
Unit <eth_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <eth_receivecontrol>.
The following registers are absorbed into counter <PauseTimer>: 1 register on signal <PauseTimer>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <SlotTimer>: 1 register on signal <SlotTimer>.
Unit <eth_receivecontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_rxcounters>.
The following registers are absorbed into counter <IFGCounter>: 1 register on signal <IFGCounter>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
Unit <eth_rxcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_spram_256x32>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <raddr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <eth_spram_256x32> synthesized (advanced).

Synthesizing (advanced) Unit <eth_transmitcontrol>.
The following registers are absorbed into accumulator <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_transmitcontrol> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txcounters>.
The following registers are absorbed into counter <ByteCnt>: 1 register on signal <ByteCnt>.
The following registers are absorbed into counter <NibCnt>: 1 register on signal <NibCnt>.
The following registers are absorbed into counter <DlyCrcCnt>: 1 register on signal <DlyCrcCnt>.
Unit <eth_txcounters> synthesized (advanced).

Synthesizing (advanced) Unit <eth_txethmac>.
The following registers are absorbed into counter <RetryCnt>: 1 register on signal <RetryCnt>.
Unit <eth_txethmac> synthesized (advanced).

Synthesizing (advanced) Unit <eth_wishbone>.
The following registers are absorbed into counter <RxValidBytes>: 1 register on signal <RxValidBytes>.
The following registers are absorbed into counter <TxPointerMSB>: 1 register on signal <TxPointerMSB>.
The following registers are absorbed into counter <RxPointerMSB>: 1 register on signal <RxPointerMSB>.
INFO:Xst:3226 - The RAM <rx_fifo1/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_fifo1/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_fifo1/waddr> |          |
    |     diA            | connected to signal <RxDataLatched2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <rx_fifo1/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <rx_fifo1_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <rx_fifo0/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_fifo0/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_fifo0/waddr> |          |
    |     diA            | connected to signal <RxDataLatched2> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <rx_fifo0/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <rx_fifo0_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <tx_fifo/Mram_fifo> will be implemented as a BLOCK RAM, absorbing the following register(s): <tx_fifo/raddr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WB_CLK_I>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <tx_fifo/waddr> |          |
    |     diA            | connected to signal <m_wb_dat_i>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <WB_CLK_I>      | rise     |
    |     addrB          | connected to signal <tx_fifo/raddr_reg[7]_raddr[7]_mux_26_OUT> |          |
    |     doB            | connected to signal <TxData_wb>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TxPointerLSB[1]_GND_243_o_wide_mux_213_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TxPointerLSB>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1586> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RxPointerLSB_rst> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <eth_wishbone> synthesized (advanced).

Synthesizing (advanced) Unit <gc_ext_pulse_sync>.
The following registers are absorbed into counter <s_pulse_length_cnt>: 1 register on signal <s_pulse_length_cnt>.
The following registers are absorbed into counter <s_monostable_cnt>: 1 register on signal <s_monostable_cnt>.
Unit <gc_ext_pulse_sync> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_1>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_1> synthesized (advanced).

Synthesizing (advanced) Unit <gc_extend_pulse_2>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <gc_extend_pulse_2> synthesized (advanced).

Synthesizing (advanced) Unit <gc_reset>.
The following registers are absorbed into counter <locked_count>: 1 register on signal <locked_count>.
Unit <gc_reset> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_1>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <wea_i>         | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_1> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_2>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 22528-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA<3>         | connected to signal <s_we_a<3>>     | high     |
    |     weA<2>         | connected to signal <s_we_a<2>>     | high     |
    |     weA<1>         | connected to signal <s_we_a<1>>     | high     |
    |     weA<0>         | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 22528-word x 32-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB<3>         | connected to signal <s_we_b<3>>     | high     |
    |     weB<2>         | connected to signal <s_we_b<2>>     | high     |
    |     weB<1>         | connected to signal <s_we_b<1>>     | high     |
    |     weB<0>         | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_2> synthesized (advanced).

Synthesizing (advanced) Unit <generic_dpram_sameclock_3>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <qa_o> <qb_o>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA<3>         | connected to signal <s_we_a<3>>     | high     |
    |     weA<2>         | connected to signal <s_we_a<2>>     | high     |
    |     weA<1>         | connected to signal <s_we_a<1>>     | high     |
    |     weA<0>         | connected to signal <s_we_a<0>>     | high     |
    |     addrA          | connected to signal <aa_i>          |          |
    |     diA            | connected to signal <da_i>          |          |
    |     doA            | connected to signal <qa_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk_i>         | rise     |
    |     weB<3>         | connected to signal <s_we_b<3>>     | high     |
    |     weB<2>         | connected to signal <s_we_b<2>>     | high     |
    |     weB<1>         | connected to signal <s_we_b<1>>     | high     |
    |     weB<0>         | connected to signal <s_we_b<0>>     | high     |
    |     addrB          | connected to signal <ab_i>          |          |
    |     diB            | connected to signal <db_i>          |          |
    |     doB            | connected to signal <qb_o>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <generic_dpram_sameclock_3> synthesized (advanced).

Synthesizing (advanced) Unit <generic_shiftreg_fifo>.
The following registers are absorbed into counter <pointer>: 1 register on signal <pointer>.
Unit <generic_shiftreg_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_1>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_1> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_2>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_2> synthesized (advanced).

Synthesizing (advanced) Unit <piso_flag_3>.
The following registers are absorbed into counter <sh_cnt>: 1 register on signal <sh_cnt>.
Unit <piso_flag_3> synthesized (advanced).

Synthesizing (advanced) Unit <rs232_syscon>.
The following registers are absorbed into counter <cmd_ptr>: 1 register on signal <cmd_ptr>.
The following registers are absorbed into counter <msg_offset>: 1 register on signal <msg_offset>.
The following registers are absorbed into counter <rd_digit_count>: 1 register on signal <rd_digit_count>.
The following registers are absorbed into counter <rd_field_count>: 1 register on signal <rd_field_count>.
The following registers are absorbed into counter <watchdog_timer_count>: 1 register on signal <watchdog_timer_count>.
The following registers are absorbed into counter <adr_offset>: 1 register on signal <adr_offset>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cmd_buffer> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cmd_ptr>       |          |
    |     diA            | connected to signal <rs232_rx_char> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0697> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <command>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_msg_char> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <msg_pointer>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <msg_char>      |          |
    -----------------------------------------------------------------------
Unit <rs232_syscon> synthesized (advanced).

Synthesizing (advanced) Unit <rs232rx>.
The following registers are absorbed into counter <intrabit_count_l>: 1 register on signal <intrabit_count_l>.
Unit <rs232rx> synthesized (advanced).

Synthesizing (advanced) Unit <rs232tx>.
The following registers are absorbed into counter <prescaler_count_l>: 1 register on signal <prescaler_count_l>.
The following registers are absorbed into counter <tx_bit_count_l>: 1 register on signal <tx_bit_count_l>.
Unit <rs232tx> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_1>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_1> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_2>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_2> synthesized (advanced).

Synthesizing (advanced) Unit <sdb_rom_3>.
INFO:Xst:3226 - The RAM <Mram_rom> will be implemented as a BLOCK RAM, absorbing the following register(s): <adr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk_sys_i>     | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <slave_i_adr>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <sdb_rom_3> synthesized (advanced).

Synthesizing (advanced) Unit <sipo_flag_2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <sipo_flag_2> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_clgen>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <spi_bidir_clgen> synthesized (advanced).

Synthesizing (advanced) Unit <spi_bidir_shift>.
The following registers are absorbed into counter <send_bit_cnt>: 1 register on signal <send_bit_cnt>.
Unit <spi_bidir_shift> synthesized (advanced).

Synthesizing (advanced) Unit <swap_cnt_top>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <swap_cnt_top> synthesized (advanced).

Synthesizing (advanced) Unit <uart_async_rx>.
The following registers are absorbed into counter <RxD_cnt_inv>: 1 register on signal <RxD_cnt_inv>.
Unit <uart_async_rx> synthesized (advanced).

Synthesizing (advanced) Unit <updn_cntr>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <updn_cntr> synthesized (advanced).

Synthesizing (advanced) Unit <wb_fmc130m_4ch>.
The following registers are absorbed into counter <wbs_test_data_3>: 1 register on signal <wbs_test_data_3>.
The following registers are absorbed into counter <wbs_test_data_2>: 1 register on signal <wbs_test_data_2>.
The following registers are absorbed into counter <wbs_test_data_1>: 1 register on signal <wbs_test_data_1>.
The following registers are absorbed into counter <wbs_test_data_0>: 1 register on signal <wbs_test_data_0>.
Unit <wb_fmc130m_4ch> synthesized (advanced).

Synthesizing (advanced) Unit <wb_gpio_port>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_write_mask<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wb_in_adr<5:3>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <write_mask>    |          |
    -----------------------------------------------------------------------
Unit <wb_gpio_port> synthesized (advanced).

Synthesizing (advanced) Unit <wb_tics>.
The following registers are absorbed into counter <cntr_tics>: 1 register on signal <cntr_tics>.
The following registers are absorbed into counter <cntr_div>: 1 register on signal <cntr_div>.
Unit <wb_tics> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_10>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_10> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_11>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_11> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_12>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_12> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_13>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_13> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_14>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_14> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_15>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_15> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_16>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_16> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_17>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_17> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_2>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_2> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_3>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_3> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_4>.
The following registers are absorbed into counter <clk_num_0>: 1 register on signal <clk_num_0>.
Unit <xlclockdriver_4> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_5>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_5> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_6>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_6> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_7>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_7> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_8>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_8> synthesized (advanced).

Synthesizing (advanced) Unit <xlclockdriver_9>.
The following registers are absorbed into counter <clk_num>: 1 register on signal <clk_num>.
Unit <xlclockdriver_9> synthesized (advanced).

Synthesizing (advanced) Unit <xwb_dma>.
The following registers are absorbed into counter <write_issue_offset>: 1 register on signal <write_issue_offset>.
The following registers are absorbed into counter <read_result_offset>: 1 register on signal <read_result_offset>.
The following registers are absorbed into counter <write_result_offset>: 1 register on signal <write_result_offset>.
The following registers are absorbed into counter <read_issue_offset>: 1 register on signal <read_issue_offset>.
Unit <xwb_dma> synthesized (advanced).

Synthesizing (advanced) Unit <generic_shiftreg_fifo>.
	Found 32-bit dynamic shift register for signal <q_o<0>>.
	Found 32-bit dynamic shift register for signal <q_o<1>>.
	Found 32-bit dynamic shift register for signal <q_o<2>>.
	Found 32-bit dynamic shift register for signal <q_o<3>>.
	Found 32-bit dynamic shift register for signal <q_o<4>>.
	Found 32-bit dynamic shift register for signal <q_o<5>>.
	Found 32-bit dynamic shift register for signal <q_o<6>>.
	Found 32-bit dynamic shift register for signal <q_o<7>>.
	Found 32-bit dynamic shift register for signal <q_o<8>>.
	Found 32-bit dynamic shift register for signal <q_o<9>>.
	Found 32-bit dynamic shift register for signal <q_o<10>>.
	Found 32-bit dynamic shift register for signal <q_o<11>>.
	Found 32-bit dynamic shift register for signal <q_o<12>>.
	Found 32-bit dynamic shift register for signal <q_o<13>>.
	Found 32-bit dynamic shift register for signal <q_o<14>>.
	Found 32-bit dynamic shift register for signal <q_o<15>>.
	Found 32-bit dynamic shift register for signal <q_o<16>>.
	Found 32-bit dynamic shift register for signal <q_o<17>>.
	Found 32-bit dynamic shift register for signal <q_o<18>>.
	Found 32-bit dynamic shift register for signal <q_o<19>>.
	Found 32-bit dynamic shift register for signal <q_o<20>>.
	Found 32-bit dynamic shift register for signal <q_o<21>>.
	Found 32-bit dynamic shift register for signal <q_o<22>>.
	Found 32-bit dynamic shift register for signal <q_o<23>>.
	Found 32-bit dynamic shift register for signal <q_o<24>>.
Unit <generic_shiftreg_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <uart_bcr_17> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_18> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_19> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_20> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_21> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_22> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_23> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_24> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_25> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_26> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_27> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_28> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_29> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_30> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <uart_bcr_31> of sequential type is unconnected in block <wb_simple_uart>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_ADDR_SIZE_3> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <s_EB_RX_HDR_PORT_SIZE_3> of sequential type is unconnected in block <eb_main_fsm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 128x32-bit single-port block Read Only RAM            : 2
 16x32-bit dual-port block RAM                         : 1
 22528x32-bit dual-port block RAM                      : 1
 256x32-bit dual-port block RAM                        : 3
 256x32-bit single-port block RAM                      : 1
 256x32-bit single-port block Read Only RAM            : 1
 32x8-bit single-port distributed RAM                  : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 4096x32-bit dual-port block RAM                       : 1
 4x2-bit single-port distributed Read Only RAM         : 2
 4x25-bit single-port distributed Read Only RAM        : 3
 4x26-bit single-port distributed Read Only RAM        : 1
 4x6-bit single-port distributed Read Only RAM         : 1
 8x1-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 122
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 2
 14-bit adder                                          : 1
 14-bit subtractor                                     : 3
 16-bit adder                                          : 7
 16-bit addsub                                         : 2
 16-bit subtractor                                     : 2
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 24-bit adder                                          : 7
 25-bit adder                                          : 4
 27-bit adder                                          : 3
 28-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 3
 30-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit subtractor                                     : 2
 4-bit adder                                           : 43
 5-bit adder                                           : 10
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 7-bit subtractor                                      : 2
 8-bit adder                                           : 3
 8-bit subtractor                                      : 3
 9-bit subtractor                                      : 2
# Counters                                             : 108
 1-bit up counter                                      : 8
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 12-bit up counter                                     : 5
 13-bit up counter                                     : 2
 15-bit down counter                                   : 3
 16-bit down counter                                   : 5
 16-bit up counter                                     : 9
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 2-bit updown counter                                  : 1
 21-bit up counter                                     : 2
 22-bit up counter                                     : 2
 23-bit up counter                                     : 2
 24-bit up counter                                     : 2
 25-bit up counter                                     : 2
 26-bit up counter                                     : 2
 27-bit up counter                                     : 1
 28-bit up counter                                     : 2
 3-bit up counter                                      : 2
 30-bit up counter                                     : 2
 32-bit down counter                                   : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 2
 5-bit up counter                                      : 7
 5-bit updown counter                                  : 5
 6-bit up counter                                      : 3
 7-bit up counter                                      : 2
 8-bit down counter                                    : 3
 8-bit up counter                                      : 7
 8-bit updown counter                                  : 3
 9-bit down counter                                    : 4
# Accumulators                                         : 3
 11-bit up accumulator                                 : 2
 6-bit up loadable accumulator                         : 1
# Registers                                            : 17775
 Flip-Flops                                            : 17775
# Shift Registers                                      : 100
 32-bit dynamic shift register                         : 100
# Comparators                                          : 153
 1-bit comparator equal                                : 43
 10-bit comparator equal                               : 1
 11-bit comparator equal                               : 5
 11-bit comparator greater                             : 2
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 1
 16-bit comparator equal                               : 7
 16-bit comparator greater                             : 9
 16-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 21
 26-bit comparator greater                             : 3
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 2
 4-bit comparator greater                              : 12
 4-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 3
 6-bit comparator equal                                : 2
 7-bit comparator greater                              : 3
 7-bit comparator lessequal                            : 3
 7-bit comparator not equal                            : 1
 8-bit comparator equal                                : 13
 8-bit comparator greater                              : 6
 8-bit comparator lessequal                            : 5
# Multiplexers                                         : 1640
 1-bit 12-to-1 multiplexer                             : 32
 1-bit 128-to-1 multiplexer                            : 3
 1-bit 2-to-1 multiplexer                              : 1081
 1-bit 3-to-1 multiplexer                              : 7
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 26
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 7
 14-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 60
 16-bit 3-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 22
 24-bit 2-to-1 multiplexer                             : 11
 24-bit 4-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 3
 26-bit 4-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 17
 30-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 66
 32-bit 25-to-1 multiplexer                            : 1
 32-bit 7-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 149
 4-bit 6-to-1 multiplexer                              : 3
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 17
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 81
 8-bit 4-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 5
 96-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 20
# Xors                                                 : 714
 1-bit xor2                                            : 546
 1-bit xor3                                            : 44
 1-bit xor4                                            : 36
 32-bit xor2                                           : 88

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <ddc_bpm_476_066>: instances <constant10>, <constant11> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <ddc_bpm_476_066>: instances <constant15>, <constant3> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dds_sub_entity_a4b6b880f6>: instances <constant11>, <constant16> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dds_sub_entity_a4b6b880f6>: instances <constant11>, <constant17> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dds_sub_entity_a4b6b880f6>: instances <constant11>, <constant7> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <dds_sub_entity_a4b6b880f6>: instances <constant15>, <constant3> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mixer_entity_a1cd828545>: instances <constant1>, <constant11> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mixer_entity_a1cd828545>: instances <constant12>, <constant2> of unit <constant_f394f3309c> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <tdm_mix_entity_54ce67e6e8>: instances <constant10>, <constant11> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <sipo_clr> (without init value) has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <snk_hdr_fsm_stall_0001> (without init value) has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_0> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_5> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_6> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_7> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_8> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_9> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <counter_comp_10> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <eb_slave_o_stall> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_err> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_rty> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eb_slave_o_int> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <local_slave_o_err> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <local_slave_o_rty> (without init value) has a constant value of 0 in block <eb_config>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EB_TX_o_adr_23> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_24> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_25> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_26> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_27> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_28> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_29> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_30> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_31> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_0> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_1> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_3> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_4> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_5> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_6> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_7> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_8> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_9> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_10> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_11> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_12> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_13> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_EB_MAGIC_14> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_ADDR_SIZE_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_VER> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_HDR_PORT_SIZE_2> (without init value) has a constant value of 1 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_BCA_CFG> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RCA_CFG> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_RESERVED2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_TX_CUR_CYCLE_UNUSED_3> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_2> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_3> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_4> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_5> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_6> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_7> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_8> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_9> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_10> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_11> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_12> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_13> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_14> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_15> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_16> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_17> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_18> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_19> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_20> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_21> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EB_TX_o_adr_22> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ETH_TX_TYP_6> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_7> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_8> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_9> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_10> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_11> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_VER_2> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_IHL_2> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_FLG_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_FLG_1> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_4> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_TTL_6> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IPV4_TX_PRO_4> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_0> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_4> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_6> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_7> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_8> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_9> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_10> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_11> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_12> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_13> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_14> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_src_padding_o_dat_15> (without init value) has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_0> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_1> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_2> has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_3> has a constant value of 1 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <s_ETH_end_4> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_0> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_1> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_2> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_3> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_4> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ETH_TX_TYP_5> (without init value) has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rx_eb32_o_adr_13> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_12> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_11> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_10> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_9> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_8> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_7> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_6> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_5> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_4> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_3> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_2> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_1> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_0> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_31> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_30> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_29> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_31> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_30> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_29> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_28> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_27> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_26> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_25> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_24> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_23> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_22> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_21> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_20> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_19> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_18> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_17> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_16> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_15> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_eb32_o_adr_14> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_10> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_9> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_8> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_7> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_6> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_5> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_4> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_3> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_2> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_1> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_0> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_we> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_eb32_o_err> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_eb32_o_rty> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_int> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_stall> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_err> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_slave_o_rty> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_28> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_27> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_26> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_25> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_24> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_23> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_22> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_21> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_20> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_19> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_18> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_17> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_16> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_15> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_14> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_13> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_12> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rx_ram_o_dat_11> (without init value) has a constant value of 0 in block <xwb_ethmac_adapter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sh_chk_en> in Unit <EB_TX_CTRL> is equivalent to the following FF/Latch, which will be removed : <calc_chk_en> 
INFO:Xst:2261 - The FF/Latch <ctrl_1> in Unit <rf_ch_swap> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_3> <ctrl_4> <ctrl_6> 
INFO:Xst:2261 - The FF/Latch <ctrl_0> in Unit <rf_ch_swap> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_2> <ctrl_5> <ctrl_7> 
INFO:Xst:2261 - The FF/Latch <ctrl_o_0> in Unit <rf_ch_swap> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_o_2> <ctrl_o_5> <ctrl_o_7> 
INFO:Xst:2261 - The FF/Latch <ctrl_o_1> in Unit <rf_ch_swap> is equivalent to the following 3 FFs/Latches, which will be removed : <ctrl_o_3> <ctrl_o_4> <ctrl_o_6> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data0_val_int_17> <wb_fmc_130m_4ch_csr_data0_val_int_18> <wb_fmc_130m_4ch_csr_data0_val_int_19> <wb_fmc_130m_4ch_csr_data0_val_int_20> <wb_fmc_130m_4ch_csr_data0_val_int_21> <wb_fmc_130m_4ch_csr_data0_val_int_22> <wb_fmc_130m_4ch_csr_data0_val_int_23> <wb_fmc_130m_4ch_csr_data0_val_int_24> <wb_fmc_130m_4ch_csr_data0_val_int_25> <wb_fmc_130m_4ch_csr_data0_val_int_26> <wb_fmc_130m_4ch_csr_data0_val_int_27> <wb_fmc_130m_4ch_csr_data0_val_int_28> <wb_fmc_130m_4ch_csr_data0_val_int_29> <wb_fmc_130m_4ch_csr_data0_val_int_30> <wb_fmc_130m_4ch_csr_data0_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data3_val_int_17> <wb_fmc_130m_4ch_csr_data3_val_int_18> <wb_fmc_130m_4ch_csr_data3_val_int_19> <wb_fmc_130m_4ch_csr_data3_val_int_20> <wb_fmc_130m_4ch_csr_data3_val_int_21> <wb_fmc_130m_4ch_csr_data3_val_int_22> <wb_fmc_130m_4ch_csr_data3_val_int_23> <wb_fmc_130m_4ch_csr_data3_val_int_24> <wb_fmc_130m_4ch_csr_data3_val_int_25> <wb_fmc_130m_4ch_csr_data3_val_int_26> <wb_fmc_130m_4ch_csr_data3_val_int_27> <wb_fmc_130m_4ch_csr_data3_val_int_28> <wb_fmc_130m_4ch_csr_data3_val_int_29> <wb_fmc_130m_4ch_csr_data3_val_int_30> <wb_fmc_130m_4ch_csr_data3_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data1_val_int_17> <wb_fmc_130m_4ch_csr_data1_val_int_18> <wb_fmc_130m_4ch_csr_data1_val_int_19> <wb_fmc_130m_4ch_csr_data1_val_int_20> <wb_fmc_130m_4ch_csr_data1_val_int_21> <wb_fmc_130m_4ch_csr_data1_val_int_22> <wb_fmc_130m_4ch_csr_data1_val_int_23> <wb_fmc_130m_4ch_csr_data1_val_int_24> <wb_fmc_130m_4ch_csr_data1_val_int_25> <wb_fmc_130m_4ch_csr_data1_val_int_26> <wb_fmc_130m_4ch_csr_data1_val_int_27> <wb_fmc_130m_4ch_csr_data1_val_int_28> <wb_fmc_130m_4ch_csr_data1_val_int_29> <wb_fmc_130m_4ch_csr_data1_val_int_30> <wb_fmc_130m_4ch_csr_data1_val_int_31> 
INFO:Xst:2261 - The FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 15 FFs/Latches, which will be removed : <wb_fmc_130m_4ch_csr_data2_val_int_17> <wb_fmc_130m_4ch_csr_data2_val_int_18> <wb_fmc_130m_4ch_csr_data2_val_int_19> <wb_fmc_130m_4ch_csr_data2_val_int_20> <wb_fmc_130m_4ch_csr_data2_val_int_21> <wb_fmc_130m_4ch_csr_data2_val_int_22> <wb_fmc_130m_4ch_csr_data2_val_int_23> <wb_fmc_130m_4ch_csr_data2_val_int_24> <wb_fmc_130m_4ch_csr_data2_val_int_25> <wb_fmc_130m_4ch_csr_data2_val_int_26> <wb_fmc_130m_4ch_csr_data2_val_int_27> <wb_fmc_130m_4ch_csr_data2_val_int_28> <wb_fmc_130m_4ch_csr_data2_val_int_29> <wb_fmc_130m_4ch_csr_data2_val_int_30> <wb_fmc_130m_4ch_csr_data2_val_int_31> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <wb_position_calc_core> is equivalent to the following 12 FFs/Latches, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1>
   <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> in Unit <wb_position_calc_core> is equivalent to the following 12 FFs/Latches, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2>
   <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> in Unit <wb_position_calc_core> is equivalent to the following 12 FFs/Latches, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3>
   <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> in Unit <wb_position_calc_core> is equivalent to the following 12 FFs/Latches, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN>
   <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> 
WARNING:Xst:1710 - FF/Latch <wb_fmc_130m_4ch_csr_data0_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data1_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data2_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wb_fmc_130m_4ch_csr_data3_val_int_16> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:2677 - Node <cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <fmc_adc_iface>.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block fmc_adc_data.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_adc_data_async_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <fmc_adc_data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2973 - All outputs of instance <RX_FIFO/wrapped_gen/grf.rf/gl0.rd/grss.gpe.rdpe> of block <rd_pe_ss> are unconnected in block <eb_main_fsm>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <TX_FIFO/wrapped_gen/grf.rf/gl0.rd/grss.gpe.rdpe> of block <rd_pe_ss> are unconnected in block <eb_main_fsm>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <RX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <eb_main_fsm>.
WARNING:Xst:2677 - Node <TX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwhf.whf/OVERFLOW> of sequential type is unconnected in block <eb_main_fsm>.
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d3> 
INFO:Xst:2261 - The FF/Latch <TX_FIFO/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> in Unit <eb_main_fsm> is equivalent to the following FF/Latch, which will be removed : <RX_FIFO/wrapped_gen/grf.rf/rstblk/RST_FULL_GEN> 
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> (without init value) has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> has a constant value of 0 in block <wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <wb_position_calc_core>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_12> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_12> on signal <c_state[1:3]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/FSM_12> on signal <c_state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 st_idle  | 000
 st_start | 001
 st_read  | 010
 st_write | 011
 st_ack   | 100
 st_stop  | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_13> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_13> on signal <c_state[1:5]> with user encoding.
Optimizing FSM <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/FSM_13> on signal <c_state[1:5]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00000
 start_a | 00001
 start_b | 00010
 start_c | 00011
 start_d | 00100
 start_e | 00101
 stop_a  | 00110
 stop_b  | 00111
 stop_c  | 01000
 stop_d  | 01001
 rd_a    | 01010
 rd_b    | 01011
 rd_c    | 01100
 rd_d    | 01101
 wr_a    | 01110
 wr_b    | 01111
 wr_c    | 10000
 wr_d    | 10001
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/FSM_14> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/FSM_15> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 1000  | 0001
 1001  | 0010
 1010  | 0011
 1011  | 0100
 1100  | 0101
 1101  | 0110
 1110  | 0111
 1111  | 1000
 0001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/FSM_0> on signal <m1_state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00010 | 00001
 00001 | 00011
 00011 | 00010
 00100 | 00110
 10000 | 00111
 00101 | unreached
 00110 | 00101
 00111 | 00100
 01000 | 01100
 01001 | 01101
 01010 | 01111
 01011 | 01110
 01100 | 01010
 10111 | 01011
 10001 | 01001
 10010 | 01000
 10011 | 11000
 10100 | 11001
 10101 | 11011
 10110 | 11010
 11000 | 11110
 11001 | 11111
 11010 | 11101
 11101 | 11100
 11011 | 10100
 11100 | 10101
 11110 | 10111
 11111 | 10110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/clock_unit_2/FSM_1> on signal <m1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1000  | 1000
 0110  | 0110
 1001  | 1001
 0111  | 0111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rs232_tx_block/FSM_2> on signal <m1_state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 11    | 010
 10    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rs232_rx_block/FSM_3> on signal <m1_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 010   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/RXCTRL/FSM_8> on signal <parse[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 eth           | 0001
 eth_capture   | 0010
 eth_chk       | 0011
 ipv4          | 0100
 ipv4_capture  | 0101
 ipv4_chksum   | unreached
 ipv4_opt      | 0111
 udp           | 1000
 udp_fetch_buf | 1001
 udp_capture   | 1010
 chk           | 1011
 done          | 1100
 errors        | 1101
 waits         | 1110
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/RXCTRL/FSM_9> on signal <state[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 000
 header  | 001
 payload | 010
 padding | 011
 done    | 100
 errors  | 101
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/EB/FSM_11> on signal <s_state_RX[1:5]> with user encoding.
-----------------------------------
 State                 | Encoding
-----------------------------------
 idle                  | 00000
 eb_hdr_rec            | 00001
 eb_hdr_proc           | 00010
 eb_hdr_probe_id       | 00011
 eb_hdr_probe_rdy      | 00100
 cyc_hdr_rec           | 00101
 cyc_hdr_read_proc     | 00110
 cyc_hdr_read_get_adr  | 00111
 wb_read_rdy           | 01000
 wb_read               | 01001
 cyc_hdr_write_proc    | 01010
 cyc_hdr_write_get_adr | 01011
 wb_write_rdy          | 01100
 wb_write              | 01101
 wb_write_done         | 01110
 cyc_done              | 01111
 eb_done               | 10000
 error                 | 10001
 error_wait            | 10010
-----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/EB/FSM_10> on signal <s_state_TX[1:12]> with one-hot encoding.
-------------------------------------
 State               | Encoding
-------------------------------------
 idle                | 000000000001
 eb_hdr_init         | 000000000100
 eb_hdr_probe_id     | 001000000000
 eb_hdr_probe_wait   | 000010000000
 packet_hdr_send     | 000001000000
 eb_hdr_send         | 000100000000
 rdy                 | 000000000010
 cyc_hdr_init        | 000000001000
 cyc_hdr_send        | 010000000000
 base_write_adr_send | 000000010000
 data_send           | 100000000000
 zero_pad_write      | 000000100000
 zero_pad_wait       | unreached
 error               | unreached
-------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/TXCTRL/FSM_6> on signal <state[1:4]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000
 calc_chksum   | 0001
 wait_send_req | 0010
 prep_eth      | 0011
 eth           | 0100
 ipv4          | 0101
 udp           | 0110
 hdr_send      | 0111
 payload_send  | 1000
 padding       | 1001
 wait_ifgap    | 1010
 error         | 1011
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_eb_slave_core/TXCTRL/chksum_generator/FSM_7> on signal <state[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 addup    | 001
 carries  | 010
 finalise | 011
 output   | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_ethmac_adapter/FSM_4> on signal <state_tx[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 init     | 01
 transfer | 11
 waiting  | unreached
 done     | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <cmp_xwb_ethmac_adapter/FSM_5> on signal <state_rx[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 init     | 001
 transfer | 010
 waiting  | unreached
 done     | 100
----------------------
WARNING:Xst:1426 - The value init of the FF/Latch counter_comp_1 hinder the constant cleaning in the block EB_RX_CTRL.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_8> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_10> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_11> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_12> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_13> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_14> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_15> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_16> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_17> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_18> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_19> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_20> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_21> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_22> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_23> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_24> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_25> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ksum_24> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_kx_16> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_ky_16> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsp_del_sig_div_thres_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DlyCrcCnt_3> of sequential type is unconnected in block <eth_transmitcontrol>.
WARNING:Xst:1710 - FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <wb_fmc_130m_4ch_csr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <out_reg_8> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_9> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_10> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_11> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_12> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_13> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_14> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_15> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_16> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_17> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_18> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_19> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_20> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_21> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_22> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_23> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_24> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_25> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_26> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_27> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_28> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_29> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_30> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:2677 - Node <out_reg_31> of sequential type is unconnected in block <wb_gpio_port>.
WARNING:Xst:1710 - FF/Latch <rddata_reg_31> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_30> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_29> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_28> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_27> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_26> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_25> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_24> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_23> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_22> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_21> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_20> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_19> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_18> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_17> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_16> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_15> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_14> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_13> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_12> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_11> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_10> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_9> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rddata_reg_8> (without init value) has a constant value of 0 in block <simple_uart_wb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_bits_8> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_9> (without init value) has a constant value of 0 in block <rs232tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_count_0> has a constant value of 0 in block <EB_RX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_EB_RX_byte_cnt_0> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_EB_RX_byte_cnt_1> (without init value) has a constant value of 0 in block <eb_main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <byte_count_0> has a constant value of 0 in block <EB_TX_CTRL>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <slave2_out_ack> (without init value) has a constant value of 0 in block <xwb_dpram_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_LPM_FF1_1> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_LPM_FF1_0> (without init value) has a constant value of 0 in block <generic_dpram_sameclock_3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dsp_ksum_0> in Unit <dbe_bpm_dsp> is equivalent to the following 20 FFs/Latches, which will be removed : <dsp_ksum_1> <dsp_ksum_2> <dsp_ksum_3> <dsp_ksum_4> <dsp_ksum_5> <dsp_ksum_6> <dsp_ksum_7> <dsp_ksum_8> <dsp_ksum_9> <dsp_ksum_10> <dsp_ksum_11> <dsp_ksum_12> <dsp_ksum_13> <dsp_ksum_14> <dsp_ksum_15> <dsp_ksum_16> <dsp_ksum_17> <dsp_ksum_18> <dsp_ksum_19> <dsp_ksum_20> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_7> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_ky_10> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_8> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_ky_18> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_6> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_ky_11> <dsp_ky_14> <dsp_ky_22> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_8> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_kx_18> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_6> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_kx_11> <dsp_kx_14> <dsp_kx_22> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_9> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_kx_19> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_5> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_ky_13> <dsp_ky_17> <dsp_ky_21> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_5> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_kx_13> <dsp_kx_17> <dsp_kx_21> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_7> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_kx_10> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_9> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <dsp_ky_19> 
INFO:Xst:2261 - The FF/Latch <dsp_ky_12> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_ky_15> <dsp_ky_20> <dsp_ky_23> 
INFO:Xst:2261 - The FF/Latch <dsp_kx_12> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <dsp_kx_15> <dsp_kx_20> <dsp_kx_23> 
INFO:Xst:2261 - The FF/Latch <rddata_reg_23> in Unit <wb_fmc_130m_4ch_csr> is equivalent to the following 2 FFs/Latches, which will be removed : <rddata_reg_24> <rddata_reg_27> 
INFO:Xst:2261 - The FF/Latch <counter_comp_2> in Unit <EB_RX_CTRL> is equivalent to the following FF/Latch, which will be removed : <counter_comp_3> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic1_d22fbdac88/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following 2 FFs/Latches, which will be removed : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/relational1/op_mem_32_22_0> <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_amp_f70fcc8ed9/tddm_fofb_cic1_4a640315a5/tddm_fofb_cic0_i_06b84397ec/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_amp_f70fcc8ed9/tddm_fofb_cic1_4a640315a5/tddm_fofb_cic0_q_a6a1d7c301/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_amp_078cdb1842/tddm_fofb_cic0_6b909292ff/tddm_fofb_cic0_q_a6a1d7c301/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_amp_078cdb1842/tddm_fofb_cic0_6b909292ff/tddm_fofb_cic0_i_06b84397ec/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic1_d3f44a687c/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following 2 FFs/Latches, which will be removed : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/relational1/op_mem_32_22_0> <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_amp_f70fcc8ed9/tddm_fofb_cic1_4a640315a5/tddm_fofb_cic0_i_06b84397ec/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_amp_f70fcc8ed9/tddm_fofb_cic1_4a640315a5/tddm_fofb_cic0_q_a6a1d7c301/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic1_d3f44a687c/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following 2 FFs/Latches, which will be removed : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/relational/op_mem_32_22_0> <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic1_d22fbdac88/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following 2 FFs/Latches, which will be removed : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/relational/op_mem_32_22_0> <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_amp_078cdb1842/tddm_fofb_cic0_6b909292ff/tddm_fofb_cic0_q_a6a1d7c301/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_amp_078cdb1842/tddm_fofb_cic0_6b909292ff/tddm_fofb_cic0_i_06b84397ec/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tddm_tbt_1f4b61e651/tddm_tbt_poly_q_4f85d7362a/relational/op_mem_32_22_0> in Unit <tbt_poly_decim_entity_bb6f6b5b6a> is equivalent to the following FF/Latch, which will be removed : <tddm_tbt_1f4b61e651/tddm_tbt_poly_i_b74b709553/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tddm_tbt_1f4b61e651/tddm_tbt_poly_q_4f85d7362a/relational1/op_mem_32_22_0> in Unit <tbt_poly_decim_entity_bb6f6b5b6a> is equivalent to the following FF/Latch, which will be removed : <tddm_tbt_1f4b61e651/tddm_tbt_poly_i_b74b709553/relational1/op_mem_32_22_0> 
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_0_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_1_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_2_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/wbs_test_data_3_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2973 - All outputs of instance <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[3].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> of block <wb_stream_source_gen> are unconnected in block <dbe_bpm_dsp>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[2].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> of block <wb_stream_source_gen> are unconnected in block <dbe_bpm_dsp>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[1].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> of block <wb_stream_source_gen> are unconnected in block <dbe_bpm_dsp>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_wbs_interfaces[0].gen_wbs_interfaces_ch.cmp_wb_stream_source_gen> of block <wb_stream_source_gen> are unconnected in block <dbe_bpm_dsp>. Underlying logic will be removed.
WARNING:Xst:2042 - Unit wb_gpio_port: 8 internal tristates are replaced by logic (pull-up yes): gpio_b<0>, gpio_b<1>, gpio_b<2>, gpio_b<3>, gpio_b<4>, gpio_b<5>, gpio_b<6>, gpio_b<7>.
WARNING:Xst:2042 - Unit rs232_syscon: 32 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<10>, data_out<11>, data_out<12>, data_out<13>, data_out<14>, data_out<15>, data_out<16>, data_out<17>, data_out<18>, data_out<19>, data_out<1>, data_out<20>, data_out<21>, data_out<22>, data_out<23>, data_out<24>, data_out<25>, data_out<26>, data_out<27>, data_out<28>, data_out<29>, data_out<2>, data_out<30>, data_out<31>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>, data_out<8>, data_out<9>.

Optimizing unit <eth_register_15> ...

Optimizing unit <eth_register_2> ...

Optimizing unit <eth_register_7> ...

Optimizing unit <eth_register_12> ...

Optimizing unit <fmc_adc_buf> ...

Optimizing unit <single_reg_w_init_14> ...

Optimizing unit <single_reg_w_init_8> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <srl17e_2> ...

Optimizing unit <single_reg_w_init_7> ...

Optimizing unit <srl17e_6> ...

Optimizing unit <srl17e_5> ...

Optimizing unit <dds_sub_entity_a4b6b880f6> ...

Optimizing unit <single_reg_w_init_5> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <single_reg_w_init_9> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_11> ...

Optimizing unit <single_reg_w_init_10> ...

Optimizing unit <single_reg_w_init_12> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <dbe_bpm_dsp> ...

Optimizing unit <ethmac> ...

Optimizing unit <eth_registers> ...

Optimizing unit <eth_register_1> ...

Optimizing unit <eth_register_8> ...

Optimizing unit <eth_register_14> ...

Optimizing unit <eth_wishbone> ...
WARNING:Xst:1710 - FF/Latch <m_wb_bte_o_1> (without init value) has a constant value of 0 in block <eth_wishbone>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_miim> ...

Optimizing unit <eth_clockgen> ...
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Counter_7> (without init value) has a constant value of 0 in block <eth_clockgen>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <eth_shiftreg> ...

Optimizing unit <eth_outputcontrol> ...

Optimizing unit <eth_maccontrol> ...

Optimizing unit <eth_receivecontrol> ...

Optimizing unit <eth_transmitcontrol> ...

Optimizing unit <eth_txethmac> ...

Optimizing unit <eth_txcounters> ...

Optimizing unit <eth_txstatem> ...

Optimizing unit <eth_crc> ...

Optimizing unit <eth_random> ...

Optimizing unit <eth_rxethmac> ...

Optimizing unit <eth_rxcounters> ...

Optimizing unit <eth_rxaddrcheck> ...

Optimizing unit <eth_rxstatem> ...

Optimizing unit <eth_macstatus> ...

Optimizing unit <xwb_crossbar_2> ...

Optimizing unit <wb_fmc_130m_4ch_csr> ...

Optimizing unit <fmc_adc_dly_iface> ...

Optimizing unit <fmc_adc_iface> ...

Optimizing unit <fmc_adc_data> ...

Optimizing unit <wr_bin_cntr_2> ...

Optimizing unit <wr_status_flags_ss_2> ...

Optimizing unit <wr_bin_cntr_3> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <spi_bidir_top> ...

Optimizing unit <spi_bidir_shift> ...

Optimizing unit <spi_bidir_clgen> ...

Optimizing unit <gc_extend_pulse_2> ...

Optimizing unit <wb_stream_source_gen> ...

Optimizing unit <generic_shiftreg_fifo> ...

Optimizing unit <gc_ext_pulse_sync> ...

Optimizing unit <wb_gpio_port> ...

Optimizing unit <gc_sync_ffs> ...

Optimizing unit <xwb_crossbar_3> ...

Optimizing unit <wb_simple_uart> ...

Optimizing unit <simple_uart_wb> ...

Optimizing unit <uart_baud_gen> ...

Optimizing unit <uart_async_tx> ...

Optimizing unit <uart_async_rx> ...

Optimizing unit <wb_tics> ...

Optimizing unit <rs232_syscon> ...

Optimizing unit <auto_baud> ...
WARNING:Xst:1710 - FF/Latch <clock_count_3> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <clock_count_3> (without init value) has a constant value of 0 in block <auto_baud>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rs232tx> ...
WARNING:Xst:1710 - FF/Latch <prescaler_count_l_3> (without init value) has a constant value of 0 in block <rs232tx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rs232rx> ...
WARNING:Xst:1710 - FF/Latch <intrabit_count_l_3> (without init value) has a constant value of 0 in block <rs232rx>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <xwb_crossbar_1> ...

Optimizing unit <EB_RX_CTRL> ...

Optimizing unit <WB_bus_adapter_streaming_sg_1> ...

Optimizing unit <sipo_flag_1> ...
WARNING:Xst:1710 - FF/Latch <cnt_1> (without init value) has a constant value of 0 in block <sipo_flag_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sipo_flag_2> ...

Optimizing unit <eb_config> ...

Optimizing unit <eb_main_fsm> ...

Optimizing unit <rd_pe_ss> ...

Optimizing unit <wr_status_flags_ss_1> ...

Optimizing unit <wr_pf_ss> ...

Optimizing unit <wr_bin_cntr_1> ...

Optimizing unit <EB_TX_CTRL> ...

Optimizing unit <WB_bus_adapter_streaming_sg_2> ...

Optimizing unit <piso_flag_1> ...

Optimizing unit <piso_flag_2> ...

Optimizing unit <EB_checksum> ...

Optimizing unit <piso_flag_3> ...

Optimizing unit <xwb_ethmac_adapter> ...

Optimizing unit <xwb_dma> ...

Optimizing unit <wb_position_calc_core> ...

Optimizing unit <ddc_bpm_476_066_cw> ...

Optimizing unit <ddc_bpm_476_066> ...

Optimizing unit <delta_sigma_fofb_entity_ee61e649ea> ...

Optimizing unit <convert_func_call_1> ...

Optimizing unit <delta_sigma_tbt_entity_bbfa8a8a69> ...

Optimizing unit <delta_sigma_monit_entity_a8f8b81626> ...

Optimizing unit <tdm_dds_ch01_cosine_entity_4b8bfc9243> ...

Optimizing unit <xlfir_compiler_5c49e68d4a338363199fcba5a3e22356> ...

Optimizing unit <xlcic_compiler_77d618a024edb444ddb333b608c97150> ...

Optimizing unit <tddm_tbt_cordic1_entity_b60a69fd9b> ...

Optimizing unit <cmixer_0_entity_f630e8d7ec> ...

Optimizing unit <tddm_mixer0_i_entity_f95b8f24ad> ...

Optimizing unit <monit_amp_c_entity_c83793ea71> ...

Optimizing unit <xlcic_compiler_bb47080ab78d8fc3e1c3360630782a37> ...

Optimizing unit <tddm_monit_amp_c_int_entity_554a834349> ...

Optimizing unit <monit_pos_1_entity_522c8cf08d> ...

Optimizing unit <tddm_monit_pos_1_out_int_entity_3405798202> ...

Optimizing unit <tbt_poly_decim_entity_4477ec06c2> ...

Optimizing unit <tddm_tbt_poly_i_entity_469601736c> ...

Optimizing unit <tbt_poly_decim_entity_bb6f6b5b6a> ...

Optimizing unit <tdm_monit_1_entity_746ecf54b0> ...

Optimizing unit <tdm_monit_entity_6e38292ecb> ...

Optimizing unit <default_clock_driver> ...

Optimizing unit <xwb_dpram_2> ...

Optimizing unit <generic_dpram_sameclock_3> ...

Optimizing unit <xwb_dpram_1> ...

Optimizing unit <generic_dpram_sameclock_2> ...

Optimizing unit <dyn_mult_2chs> ...

Optimizing unit <delay_inv_ch> ...

Optimizing unit <inv_ch> ...

Optimizing unit <swap_cnt_top> ...

Optimizing unit <rf_ch_swap> ...
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_11> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_10> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_9> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_8> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_6> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_interconnect/crossbar/matrix_old_5_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[3].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[3].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[2].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[2].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[0].gen_adc_reset_synch_ch.cmp_reset_fs_synch/s_ff> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_reset_synch[0].gen_adc_reset_synch_ch.cmp_reset_fs_synch/rst_n_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/RxPointerMSB_31> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/RxPointerMSB_30> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/TxPointerMSB_31> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/TxPointerMSB_30> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_cti_o_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_bte_o_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_adr_o_29> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/m_wb_adr_o_28> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.rd/grss.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.wr/gwas.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/gras.rsts/ram_empty_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_valid_out> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/gwss.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_lm75_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_eeprom_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_vcxo_i2c/U_Wrapped_I2C/Wrapped_I2C/wb_inta_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/wb_int_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/send_bit_cnt_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/mosi_out_en> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/out_reg_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_buttons/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[7].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[6].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[5].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[4].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[3].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[2].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[1].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/ppulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_leds/Wrapped_GPIO/GEN_SYNC_FFS[0].INPUT_SYNC/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_button_sys_ffs/npulse_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/host_rack_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_TX/TxD_dataReg_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_error> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/snk_hdr_fsm_ACK> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/uut/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/uut/PIPELINED.A_LESSER_B.gather/empty> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/cnt_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_159> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_158> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_157> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_156> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_151> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_150> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_149> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_148> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_147> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_146> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_145> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_144> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/full> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/RXCTRL/Shift_in/empty> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_WB_ADR_31> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_WB_ADR_30> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/s_EB_RX_ACK> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/gwss.wsts/ram_full_i> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/uut/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/sh_cnt_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_eb_slave_core/TXCTRL/Shift_out/full> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_tx_adapter_16_to_32/PIPELINED.A_LESSER_B.gather/empty> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/cmp_tx_adapter_16_to_32/A_ACK_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/irq_rx_done> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac_adapter/irq_tx_done> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_dma/interrupt_o> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_fofb_decim/fifo_cdc_valid> of sequential type is unconnected in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_tbt_decim/fifo_cdc_valid> of sequential type is unconnected in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_position_calc_cdc_fifo_mix/fifo_cdc_valid> of sequential type is unconnected in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>.
WARNING:Xst:2677 - Node <cmp_un_cross_top/cross_component/swapp_inst_2/ctrl_o_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_un_cross_top/cross_component/swapp_inst_2/ctrl_o_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_un_cross_top/cross_component/swapp_inst_1/ctrl_o_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_un_cross_top/cross_component/swapp_inst_1/ctrl_o_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:638 - in unit dbe_bpm_dsp Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<1> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<1> signal will be lost.
WARNING:Xst:638 - in unit dbe_bpm_dsp Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<2> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<2> signal will be lost.
WARNING:Xst:638 - in unit dbe_bpm_dsp Conflict on KEEP property on signal cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0> and cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<3> cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<3> signal will be lost.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/receivecontrol1/DlyCrcCnt_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/maccontrol1/transmitcontrol1/DlyCrcCnt_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d2_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_15> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_14> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_13> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_12> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_11> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_10> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_9> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_8> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_7> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_6> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_5> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_4> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_3> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_2> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_1> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:2677 - Node <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_rg_d1_0> of sequential type is unconnected in block <dbe_bpm_dsp>.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_169> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_168> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_146> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_145> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_144> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_122> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_121> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_120> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_98> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_97> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_96> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_74> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_73> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_72> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_50> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_49> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_48> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_26> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_25> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_24> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_2> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_1> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_0> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_mix_in_170> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_monit_amp_in_0> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_monit_amp_in_24> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_monit_amp_in_48> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_monit_amp_in_72> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rd_field_count_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_rs232_syscon/cmp_wb_rs232_syscon/cmp_rs232_syscon_top_1_0/i_rs232_syscon/rd_digit_count_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_ready> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/bit_spacing_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_118> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_119> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_120> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_121> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_122> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_123> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_124> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_125> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_126> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_monostable_cnt_1> has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_monostable_cnt_0> has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_trig_sync/s_pulse_length_cnt_1> has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_6> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/rddata_reg_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_cnt_inv_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/state_FSM_FFd4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_49> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_48> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_46> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_45> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_44> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_43> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_42> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_41> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_40> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_39> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_38> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_37> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_36> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_35> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_34> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_33> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_30> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_66> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_65> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_63> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_62> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_61> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_60> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_59> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_58> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_57> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_56> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_55> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_54> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_53> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_52> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_51> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_50> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_47> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_15> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_14> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_12> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_11> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_10> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_9> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_8> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_6> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_127> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/miim1/clkgen/Counter_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_32> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_31> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_29> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_28> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_27> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_26> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_25> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_24> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_23> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_22> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_21> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_20> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_19> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_18> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_17> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_16> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_13> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_89> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_90> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_91> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_92> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_93> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_94> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_95> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_96> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_97> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_99> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_100> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_98> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_101> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_102> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_103> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_104> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_105> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_106> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_107> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_108> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_109> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_110> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_111> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_112> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_113> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_114> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_116> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_117> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_115> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_64> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_67> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_68> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_69> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_70> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_71> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_72> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_73> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_74> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_75> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_76> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_77> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_78> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_79> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_80> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_88> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_87> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_86> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_85> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_84> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_82> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_83> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_ad9510_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_mosi_81> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_6> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_bit_inv> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/rxethmac1/rxcounters1/DlyCrcCnt_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/txethmac1/txcounters1/DlyCrcCnt_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_7> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_6> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_5> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_4> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_3> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_2> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_1> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/gen_phys_uart.U_RX/RxD_data_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/regs_in_rdr_rx_data_i_0> (without init value) has a constant value of 0 in block <dbe_bpm_dsp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair1/flag> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_1/flag> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair2/flag> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_2/flag> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair2/en> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_2/en> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_8> in Unit <dbe_bpm_dsp> is equivalent to the following 5 FFs/Latches, which will be removed : <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_7> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_6> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_5> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_4> <cmp_eb_slave_core/TXCTRL/shift_hdr_chk_sum/sh_cnt_3> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d1> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d1> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg_d2> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg_d2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_sreg> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_dbe_periph/cmp_wb_dbe_periph/cmp_uart/U_Wrapped_UART/U_WB_SLAVE/ack_in_progress> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> in Unit <dbe_bpm_dsp> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair2/en_old> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_2/en_old> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> in Unit <dbe_bpm_dsp> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[3].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_data_int>
   <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_loadable_dly_pulse_clk_int> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair1/en> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_1/en> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[2].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_un_cross_top/uncross_component/mult_ch_pair1/en_old> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_un_cross_top/uncross_component/inv_ch_inst_1/en_old> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[1].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/rd_rst_asreg> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/rstblk/wr_rst_asreg> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_1> in Unit <dbe_bpm_dsp> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_2> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_3> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_4> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_5> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_6> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_7> <cmp_xwb_ethmac_adapter/cmp_rx_adapter_32_to_16/PIPELINED.A_GREATER_B.scatter/sh_cnt_8> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_0> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_0> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_1> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_1> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_2> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_2> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_3> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_3> 
INFO:Xst:2261 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_data_chain_idelay_val_4> in Unit <dbe_bpm_dsp> is equivalent to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/gen_adc_idly_iface[0].cmp_fmc_adc_dly_iface/adc_fn_dly_o_clk_chain_idelay_val_4> 
INFO:Xst:2261 - The FF/Latch <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_8> in Unit <dbe_bpm_dsp> is equivalent to the following 7 FFs/Latches, which will be removed : <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_7> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_6> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_5> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_4> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_3> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_2> <cmp_eb_slave_core/TXCTRL/uut/PIPELINED.A_GREATER_B.scatter/sh_cnt_1> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/cmp_fmc_adc_sync_chains/cmp_adc_data_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/cmp_adc_data_async_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0> in Unit <dbe_bpm_dsp> is the opposite to the following FF/Latch, which will be removed : <cmp_eb_slave_core/EB/TX_FIFO/wrapped_gen/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is equivalent to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0> 
INFO:Xst:3203 - The FF/Latch <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_d1_0> in Unit <cmp_xwb_position_calc_core/cmp_wb_position_calc_core> is the opposite to the following FF/Latch, which will be removed : <cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/gl0.rd/rpntr/gc0.count_0> 
INFO:Xst:2261 - The FF/Latch <tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73dd5f/mux_sel1/count_reg_20_23_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches, which will be removed : <tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e9327141fc/mux_sel1/count_reg_20_23_0> <dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782ff6a42a/mux_sel1/count_reg_20_23_0> <dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_398d5cee32/mux_sel1/count_reg_20_23_0> <dds_sub_a4b6b880f6/tdm_dds_ch01_sine_1129eb9762/mux_sel1/count_reg_20_23_0> <dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4b8bfc9243/mux_sel1/count_reg_20_23_0> 
INFO:Xst:2261 - The FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_tbt_cordic1_b60a69fd9b/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/relational3/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/relational3/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/relational2/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/relational2/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tddm_tbt_9ac9f65b0b/tddm_tbt_poly_i_469601736c/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tddm_tbt_9ac9f65b0b/tddm_tbt_poly_q_8011b4e29e/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_amp_f70fcc8ed9/cic_fofb_579902476d/relational2/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches, which will be removed : <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/relational1/op_mem_32_22_0> <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_tbt_cordic1_b60a69fd9b/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/relational2/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches, which will be removed : <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/relational1/op_mem_32_22_0> <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tddm_tbt_9ac9f65b0b/tddm_tbt_poly_i_469601736c/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tddm_tbt_9ac9f65b0b/tddm_tbt_poly_q_8011b4e29e/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/relational1/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_tbt_cordic1_b60a69fd9b/relational1/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_tbt_cordic1_b60a69fd9b/relational/op_mem_32_22_0> 
INFO:Xst:2261 - The FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/relational/op_mem_32_22_0> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch, which will be removed : <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/relational/op_mem_32_22_0> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dbe_bpm_dsp, actual ratio is 18.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/grstd1.grst_full.rst_d1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_bpf/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_amp/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_mix/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_decim/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_tbt_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_fofb_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch cmp_position_calc_cdc_fifo_monit_1_pos/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2 hinder the constant cleaning in the block cmp_xwb_position_calc_core/cmp_wb_position_calc_core.
   You should achieve better results by setting this init to 0.
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e9327141fc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73dd5f/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782ff6a42a/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_398d5cee32/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_sine_1129eb9762/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4b8bfc9243/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 47 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult2_2b721a52a5/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult_b8fafff255/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult1_cebfa469e3/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult3_8a778fb5f4/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult5_a064f6aaae/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult4_1b07b5102a/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult2_30ad492eba/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult_016885a3ac/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult6_71da64dfef/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult4_102b49a84e/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult5_ed47def699/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult3_697accc8e2/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_tbt_mult3_e0be30d675/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_mult2_31877b6d2b/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_1_mult1_c66dc07078/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_fofb_mult4_ac3ed97096/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk000000d5> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk000000cb> 
INFO:Xst:2260 - The FF/Latch <blk00000090> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk00000093> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk00000152> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015a> 
INFO:Xst:2260 - The FF/Latch <blk00000151> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk00000159> 
INFO:Xst:2260 - The FF/Latch <blk00000153> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015b> 
INFO:Xst:2260 - The FF/Latch <blk0000015e> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000167> 
INFO:Xst:2260 - The FF/Latch <blk0000015d> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000166> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000165> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk000001c9> in Unit <monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance> is equivalent to the following FF/Latch : <blk000001ee> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e9327141fc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73dd5f/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782ff6a42a/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_398d5cee32/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_sine_1129eb9762/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4b8bfc9243/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 47 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult2_2b721a52a5/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult_b8fafff255/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult1_cebfa469e3/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult3_8a778fb5f4/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult5_a064f6aaae/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult4_1b07b5102a/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult2_30ad492eba/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult_016885a3ac/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult6_71da64dfef/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult4_102b49a84e/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult5_ed47def699/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult3_697accc8e2/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_tbt_mult3_e0be30d675/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_mult2_31877b6d2b/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_1_mult1_c66dc07078/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_fofb_mult4_ac3ed97096/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk000000cb> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk000000d5> 
INFO:Xst:2260 - The FF/Latch <blk00000090> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk00000093> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk00000152> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015a> 
INFO:Xst:2260 - The FF/Latch <blk00000151> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk00000159> 
INFO:Xst:2260 - The FF/Latch <blk00000153> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015b> 
INFO:Xst:2260 - The FF/Latch <blk0000015e> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000167> 
INFO:Xst:2260 - The FF/Latch <blk0000015d> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000166> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000165> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk000001c9> in Unit <monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance> is equivalent to the following FF/Latch : <blk000001ee> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e9327141fc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73dd5f/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782ff6a42a/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_398d5cee32/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_sine_1129eb9762/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4b8bfc9243/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 47 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult2_2b721a52a5/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult_b8fafff255/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult1_cebfa469e3/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult3_8a778fb5f4/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult5_a064f6aaae/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult4_1b07b5102a/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult2_30ad492eba/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult_016885a3ac/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult6_71da64dfef/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult4_102b49a84e/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult5_ed47def699/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult3_697accc8e2/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_tbt_mult3_e0be30d675/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_mult2_31877b6d2b/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_1_mult1_c66dc07078/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_fofb_mult4_ac3ed97096/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk000000cb> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk000000d5> 
INFO:Xst:2260 - The FF/Latch <blk00000090> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk00000093> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk00000152> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015a> 
INFO:Xst:2260 - The FF/Latch <blk00000151> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk00000159> 
INFO:Xst:2260 - The FF/Latch <blk00000153> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015b> 
INFO:Xst:2260 - The FF/Latch <blk0000015e> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000167> 
INFO:Xst:2260 - The FF/Latch <blk0000015d> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000166> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000165> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk000001c9> in Unit <monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance> is equivalent to the following FF/Latch : <blk000001ee> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e9327141fc/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73dd5f/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782ff6a42a/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_398d5cee32/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_sine_1129eb9762/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4b8bfc9243/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 47 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp>
   <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp>
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/tddm_tbt_cordic_9e99bd206d/tddm_tbt_cordic_f04a48283a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp1_0c4a2e4770/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <delta_sigma_fofb_ee61e649ea/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 2 FFs/Latches : <delta_sigma_tbt_bbfa8a8a69/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> <delta_sigma_monit_a8f8b81626/register14/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/tddm_tbt_cordic_18d3979a26/tddm_tbt_cordic_5b94be40c5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <tbt_amp_cbd277bb0c/tddm_tbt_amp_4ch_9f3ac0073e/tddm_tbt_amp0_8f2b25894a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following 5 FFs/Latches : <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/tddm_tbt_cordic0_38de3613fe/tddm_fofb_cordic0_int_516d0c2a22/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp0_fd74c6ad6e/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/tddm_fofb_cordic1_77b64089dc/tddm_fofb_cordic0_int_516d0c2a22/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> in Unit <ddc_bpm_476_066_x0> is equivalent to the following FF/Latch : <fofb_amp_8b25d4b0b6/tddm_fofb_amp_4ch_2cc521a83f/tddm_fofb_amp1_61cbc8ec65/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult2_2b721a52a5/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult_b8fafff255/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult1_cebfa469e3/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult3_8a778fb5f4/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult5_a064f6aaae/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult4_1b07b5102a/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult2_30ad492eba/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult_016885a3ac/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult6_71da64dfef/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult4_102b49a84e/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult5_ed47def699/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult3_697accc8e2/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_tbt_mult3_e0be30d675/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_mult2_31877b6d2b/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_1_mult1_c66dc07078/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_fofb_mult4_ac3ed97096/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk000000cb> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk000000d5> 
INFO:Xst:2260 - The FF/Latch <blk00000090> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk00000093> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk00000152> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015a> 
INFO:Xst:2260 - The FF/Latch <blk00000151> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk00000159> 
INFO:Xst:2260 - The FF/Latch <blk00000153> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015b> 
INFO:Xst:2260 - The FF/Latch <blk0000015e> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000167> 
INFO:Xst:2260 - The FF/Latch <blk0000015d> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000166> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000165> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk000001c9> in Unit <monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance> is equivalent to the following FF/Latch : <blk000001ee> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult2_2b721a52a5/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult_b8fafff255/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_tbt_mult1_cebfa469e3/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult3_8a778fb5f4/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult5_a064f6aaae/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_mult4_1b07b5102a/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult2_30ad492eba/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult_016885a3ac/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_monit_1_mult6_71da64dfef/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult4_102b49a84e/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult5_ed47def699/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <k_fofb_mult3_697accc8e2/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_tbt_mult3_e0be30d675/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_mult2_31877b6d2b/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_monit_1_mult1_c66dc07078/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk00000a91> in Unit <ksum_fofb_mult4_ac3ed97096/kx_tbt/comp0.core_instance0> is equivalent to the following FF/Latch : <blk00000c72> 
INFO:Xst:2260 - The FF/Latch <blk000000cb> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk000000d5> 
INFO:Xst:2260 - The FF/Latch <blk00000090> in Unit <bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef8269b30b0e0deb_instance> is equivalent to the following FF/Latch : <blk00000093> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde/fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk000017f5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002555> 
INFO:Xst:2260 - The FF/Latch <blk00000853> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002567> 
INFO:Xst:2260 - The FF/Latch <blk00000876> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002556> 
INFO:Xst:2260 - The FF/Latch <blk00000080> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254d> <blk00002569> 
INFO:Xst:2260 - The FF/Latch <blk00000837> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002566> 
INFO:Xst:2260 - The FF/Latch <blk000017e9> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254f> 
INFO:Xst:2260 - The FF/Latch <blk000017eb> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002550> 
INFO:Xst:2260 - The FF/Latch <blk000017e5> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk0000254c> <blk0000256b> 
INFO:Xst:2260 - The FF/Latch <blk000017f3> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002554> 
INFO:Xst:2260 - The FF/Latch <blk000007e4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002562> 
INFO:Xst:2260 - The FF/Latch <blk000017ea> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255b> 
INFO:Xst:2260 - The FF/Latch <blk000017ec> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255c> 
INFO:Xst:2260 - The FF/Latch <blk000017e6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002559> 
INFO:Xst:2260 - The FF/Latch <blk000017ee> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255d> 
INFO:Xst:2260 - The FF/Latch <blk000017e8> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255a> 
INFO:Xst:2260 - The FF/Latch <blk00000178> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002564> 
INFO:Xst:2260 - The FF/Latch <blk000017f6> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002561> 
INFO:Xst:2260 - The FF/Latch <blk0000186e> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002568> 
INFO:Xst:2260 - The FF/Latch <blk000017ed> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002551> 
INFO:Xst:2260 - The FF/Latch <blk000017ef> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002552> 
INFO:Xst:2260 - The FF/Latch <blk000017e7> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000254e> 
INFO:Xst:2260 - The FF/Latch <blk0000007f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002563> 
INFO:Xst:2260 - The FF/Latch <blk000017f1> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002553> 
INFO:Xst:2260 - The FF/Latch <blk0000087a> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002557> 
INFO:Xst:2260 - The FF/Latch <blk00001d8f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following 2 FFs/Latches : <blk00002558> <blk0000256a> 
INFO:Xst:2260 - The FF/Latch <blk000017f0> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255e> 
INFO:Xst:2260 - The FF/Latch <blk000017f2> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk0000255f> 
INFO:Xst:2260 - The FF/Latch <blk000017f4> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002560> 
INFO:Xst:2260 - The FF/Latch <blk0000078f> in Unit <fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c/fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance> is equivalent to the following FF/Latch : <blk00002565> 
INFO:Xst:2260 - The FF/Latch <blk00000151> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk00000159> 
INFO:Xst:2260 - The FF/Latch <blk00000152> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015a> 
INFO:Xst:2260 - The FF/Latch <blk00000153> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance> is equivalent to the following FF/Latch : <blk0000015b> 
INFO:Xst:2260 - The FF/Latch <blk0000015d> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000166> 
INFO:Xst:2260 - The FF/Latch <blk0000015c> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000165> 
INFO:Xst:2260 - The FF/Latch <blk0000015e> in Unit <monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance> is equivalent to the following FF/Latch : <blk00000167> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk00000175> in Unit <blk00000168> is equivalent to the following FF/Latch : <blk00000178> 
INFO:Xst:2260 - The FF/Latch <blk000001c9> in Unit <monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance> is equivalent to the following FF/Latch : <blk000001ee> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk00000433> in Unit <blk00000001> is equivalent to the following 3 FFs/Latches : <blk00000434> <blk00000435> <blk00000436> 
INFO:Xst:2260 - The FF/Latch <blk000003e0> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00000437> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <blk0000014a> in Unit <blk00000148> is equivalent to the following 13 FFs/Latches : <blk0000014b> <blk0000014c> <blk0000014d> <blk0000014e> <blk0000014f> <blk00000150> <blk00000151> <blk00000152> <blk00000153> <blk00000154> <blk00000155> <blk00000156> <blk00000157> 
INFO:Xst:2260 - The FF/Latch <blk00000160> in Unit <blk00000159> is equivalent to the following 9 FFs/Latches : <blk00000161> <blk00000162> <blk00000163> <blk00000164> <blk00000165> <blk00000166> <blk00000167> <blk00000168> <blk00000169> 
INFO:Xst:2260 - The FF/Latch <blk0000018c> in Unit <blk00000183> is equivalent to the following 7 FFs/Latches : <blk0000018d> <blk0000018e> <blk0000018f> <blk00000190> <blk00000191> <blk00000192> <blk00000193> 
INFO:Xst:2260 - The FF/Latch <blk000001a7> in Unit <blk0000019d> is equivalent to the following 6 FFs/Latches : <blk000001a8> <blk000001a9> <blk000001aa> <blk000001ab> <blk000001ac> <blk000001ad> 
INFO:Xst:2260 - The FF/Latch <blk000001c3> in Unit <blk000001b8> is equivalent to the following 5 FFs/Latches : <blk000001c4> <blk000001c5> <blk000001c6> <blk000001c7> <blk000001c8> 
INFO:Xst:2260 - The FF/Latch <blk000001df> in Unit <blk000001d4> is equivalent to the following 5 FFs/Latches : <blk000001e0> <blk000001e1> <blk000001e2> <blk000001e3> <blk000001e4> 
INFO:Xst:2260 - The FF/Latch <blk000001fc> in Unit <blk000001f0> is equivalent to the following 4 FFs/Latches : <blk000001fd> <blk000001fe> <blk000001ff> <blk00000200> 
INFO:Xst:2260 - The FF/Latch <blk00000219> in Unit <blk0000020d> is equivalent to the following 4 FFs/Latches : <blk0000021a> <blk0000021b> <blk0000021c> <blk0000021d> 
INFO:Xst:2260 - The FF/Latch <blk00000236> in Unit <blk0000022a> is equivalent to the following 4 FFs/Latches : <blk00000237> <blk00000238> <blk00000239> <blk0000023a> 
INFO:Xst:2260 - The FF/Latch <blk00000254> in Unit <blk00000247> is equivalent to the following 3 FFs/Latches : <blk00000255> <blk00000256> <blk00000257> 
INFO:Xst:2260 - The FF/Latch <blk00000274> in Unit <blk00000265> is equivalent to the following FF/Latch : <blk00000275> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_monit_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_monit_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_tbt_ds_y> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_tbt_ds_y> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_x> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_x> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_sum> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_sum> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_fofb_ds_q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_fofb_ds_q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <dbe_bpm_dsp> :
	Found 3-bit shift register for signal <cmp_reset/shifters_0_0>.
	Found 2-bit shift register for signal <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/WillTransmit_q2>.
	Found 2-bit shift register for signal <cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_shift_ended_wb_shr_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[0].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[1].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[2].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_15>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_14>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_13>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_12>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_11>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_10>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_9>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_8>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_7>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_6>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_5>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_4>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_3>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_2>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_1>.
	Found 3-bit shift register for signal <cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_adc_data_chains[3].gen_adc_data_chains_check.cmp_fmc_adc_data/adc_data_ff_d2_0>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_143>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_142>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_141>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_140>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_139>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_138>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_137>.
	Found 5-bit shift register for signal <cmp_eb_slave_core/RXCTRL/Shift_in/sh_reg_136>.
	Found 2-bit shift register for signal <cmp_button_sys_ffs/sync1>.
Unit <dbe_bpm_dsp> processed.

Processing Unit <ddc_bpm_476_066_x0> :
	Found 3-bit shift register for signal <monit_amp_44da74e268/monit_amp_c_c83793ea71/relational2/op_mem_32_22_3>.
Unit <ddc_bpm_476_066_x0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17477
 Flip-Flops                                            : 17477
# Shift Registers                                      : 77
 2-bit shift register                                  : 3
 3-bit shift register                                  : 66
 5-bit shift register                                  : 8

=========================================================================
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_position_calc/cmp_default_clock_driver/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_xwb_position_calc_core/cmp_wb_position_calc_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_x0/xlclockdriver_2/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <cmp_position_calc/cmp_ddc_bpm_476_066_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/tddm_monit_amp_out_521eb373cc/tddm_monit_amp_out_int_b60196c7a6/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer1_q_ee4acbed30/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast4_4ed908d7fc/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/cast2_4b7421c7c9/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <monit_amp_44da74e268/monit_amp_c_c83793ea71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_0_f630e8d7ec/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[2].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[1].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/tddm_mixer_8537ade7b6/tddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/register5/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mixer_a1cd828545/cmixer_1_61bfc18f90/datareg_en_5c82ef2965/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <ddc_bpm_476_066_x0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                         | Clock buffer(FF name)                                                                                                                                                                                                      | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly                                                                              | MMCM_ADV:CLKOUT1                                                                                                                                                                                                           | 83302 |
sys_clk_p_i                                                                                                                                                                                                          | IBUFGDS+BUFG                                                                                                                                                                                                               | 11    |
sys_clk_p_i                                                                                                                                                                                                          | MMCM_ADV:CLKOUT0                                                                                                                                                                                                           | 4932  |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly                                                                              | MMCM_ADV:CLKOUT0                                                                                                                                                                                                           | 10017 |
mrx_clk_pad_i                                                                                                                                                                                                        | BUFGP                                                                                                                                                                                                                      | 287   |
mtx_clk_pad_i                                                                                                                                                                                                        | BUFGP                                                                                                                                                                                                                      | 225   |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly                                                                              | BUFR                                                                                                                                                                                                                       | 69    |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly                                                                              | BUFR                                                                                                                                                                                                                       | 69    |
cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk/adc_clk_ibufgds_dly                                                                              | BUFR                                                                                                                                                                                                                       | 69    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/sig00000423| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/blk0000015b)| 1     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/sig0000043f| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/blk0000015f)| 1     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/sig00000494| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000165)| 1     |
cmp_chipscope_icon_13/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                                                         | BUFG                                                                                                                                                                                                                       | 4057  |
cmp_chipscope_icon_13/CONTROL0<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                        | 1     |
cmp_chipscope_icon_13/CONTROL10<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[10].F_CMD[9].U_LCE:O)                                                                                                           | NONE(*)(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                | 1     |
cmp_chipscope_icon_13/CONTROL9<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[9].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                 | 1     |
cmp_chipscope_icon_13/CONTROL8<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[8].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                             | 1     |
cmp_chipscope_icon_13/CONTROL7<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[7].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                               | 1     |
cmp_chipscope_icon_13/CONTROL6<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[6].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                               | 1     |
cmp_chipscope_icon_13/CONTROL5<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                | 1     |
cmp_chipscope_icon_13/CONTROL4<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                | 1     |
cmp_chipscope_icon_13/CONTROL3<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                 | 1     |
cmp_chipscope_icon_13/CONTROL2<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                 | 1     |
cmp_chipscope_icon_13/CONTROL1<13>(cmp_chipscope_icon_13/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE:O)                                                                                                             | NONE(*)(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                 | 1     |
cmp_chipscope_icon_13/U0/iUPDATE_OUT                                                                                                                                                                                 | NONE(cmp_chipscope_icon_13/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                          | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                   | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/clk_swap_o(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                         | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc_cdc_fifo_tbt_phase/cmp_position_calc_cdc_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                      | 204   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                              | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                              | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                              | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                              | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)         | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                                | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)           | 124   |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 124   |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                              | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 124   |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 124   |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 124   |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 124   |
cmp_dds_adc_input/sig00000001(cmp_dds_adc_input/blk00000001:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_dds_adc_input/blk000002a3)                                                                                                                                                                                                                                                                                                                               | 124   |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                               | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                               | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                               | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                               | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)         | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                                 | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)           | 72    |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                 | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)   | 72    |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                               | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 72    |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                           | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                           | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                           | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                           | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 72    |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 72    |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)                                                                                                                                                                   | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 72    |
cmp_dds_adc_input/sig00000002(cmp_dds_adc_input/blk00000002:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_dds_adc_input/blk000002a3)                                                                                                                                                                                                                                                                                                                               | 72    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/s_axis_config_tready(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000001:P)                                                                                                                                                           | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000323)                                                                                                                                                            | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/s_axis_config_tready(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000001:P)                                                                                                                                                           | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000323)                                                                                                                                                            | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/s_axis_config_tready(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000001:P)                                                                                                                                                           | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000323)                                                                                                                                                            | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/s_axis_config_tready(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000001:P)                                                                                                                                                           | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000323)                                                                                                                                                            | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/sig0000037e(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/blk0000014a:P)                                                                                      | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/blk0000014b)                                                                                                                     | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/sig000003a0(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/blk00000154:P)                                                                                      | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/blk00000155)                                                                                                                     | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/sig00002209(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031a:P)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031b)                                                                          | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/sig00002301(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000385:P)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000386)                                                                          | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/sig00002209(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031a:P)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031b)                                                                          | 62    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/sig00002301(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000385:P)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000386)                                                                          | 62    |
cmp_ethmac_buf_ram/U_DPRAM/gen_single_clk.U_RAM_SC/s_we_b<0>(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(cmp_eb_slave_core/EB/RX_FIFO/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                                                                                                                                                                              | 58    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_0_adc/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)           | 56    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/sig00000275(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000002:G)                                                                                                                                                                    | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch0/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000324)                                                                                                                                                            | 38    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/sig00000275(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000002:G)                                                                                                                                                                    | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch1/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000324)                                                                                                                                                            | 38    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/sig00000275(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000002:G)                                                                                                                                                                    | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch2/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000324)                                                                                                                                                            | 38    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/sig00000275(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000002:G)                                                                                                                                                                    | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/dds_ch3/dds_cmplr_v5_0_757016b8a434f5d8_instance/blk00000324)                                                                                                                                                            | 38    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/sig0000037d(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/blk00000149:G)                                                                                      | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk00000148/blk0000014b)                                                                                                                     | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/sig0000039f(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/blk00000153:G)                                                                                      | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793ea71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000152/blk00000155)                                                                                                                     | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/sig00002208(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk00000319:G)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031b)                                                                          | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/sig00002300(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000384:G)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/tbt_poly_decim_4477ec06c2/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000386)                                                                          | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/sig00002208(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk00000319:G)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk000002d5/blk00000318/blk0000031b)                                                                          | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/sig00002300(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000384:G)| NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/tbt_poly_decim_bb6f6b5b6a/tbt_poly/fr_cmplr_v6_3_1463b5af78ac5ae9_instance/blk00000001/blk00000340/blk00000383/blk00000386)                                                                          | 36    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/sig0000043f(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/blk0000015e:G)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/blk0000015f)                                                                                                                                       | 20    |
cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_bpf_mix/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_bpf_mix/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 16    |
cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_fofb_amp/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(cmp_chipscope_ila_1024_fofb_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 16    |
cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_fofb_pha/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(cmp_chipscope_ila_1024_fofb_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)   | 16    |
cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_fofb_pos/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                        | NONE(cmp_chipscope_ila_1024_fofb_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)   | 16    |
cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_monit_amp/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(cmp_chipscope_ila_1024_monit_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 16    |
cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_monit_pos/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                      | NONE(cmp_chipscope_ila_1024_monit_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 16    |
cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_monit_pos_1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(cmp_chipscope_ila_1024_monit_pos_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 16    |
cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_tbt_amp/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_tbt_amp/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)    | 16    |
cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_tbt_pha/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_tbt_pha/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)    | 16    |
cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(cmp_chipscope_ila_1024_tbt_pos/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                          | NONE(cmp_chipscope_ila_1024_tbt_pos/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)    | 16    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/sig00000423(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/blk0000015a:G)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/blk0000015b)                                                                                                                                       | 16    |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/sig00000494(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000164:G)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000165)                                                                                                                                       | 16    |
cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/iCAP_WR_EN(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(cmp_chipscope_ila_0_adc/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1)                                                                                                                                                                                  | 8     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/sig00000424(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/blk0000015c:P)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000159/blk0000015b)                                                                                                                                       | 8     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/sig00000440(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/blk00000160:P)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000015d/blk0000015f)                                                                                                                                       | 8     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/sig00000495(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000166:P)                                                                                                                          | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000165)                                                                                                                                       | 8     |
cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/sig0000026a(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk000000ff:Q)                                                                                                                                                  | NONE(cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk00000163/blk00000165)                                                                                                                                       | 8     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/ram_we<0>(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/ram_we<0>1:O)                                                                                                                                                                                                                                                                                                                                                                                                               | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/bd_ram/Mram_mem1)                                                                                                                                                                                                                                                                           | 6     |
Mram_dsp_ksum_in(XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | NONE(cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_bufr.cmp_adc_clk_bufr)                                                                                                                                                                                                          | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0_write(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0_write1:O)                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo0/Mram_fifo)                                                                                                                                                                                                                                                                         | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1_write(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1_write1:O)                                                                                                                                                                                                                                                                                                                                                                                                     | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/rx_fifo1/Mram_fifo)                                                                                                                                                                                                                                                                         | 4     |
cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/write_full_AND_10099_o(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/write_full_AND_10099_o1:O)                                                                                                                                                                                                                                                                                                                                                                     | NONE(cmp_xwb_ethmac/cmp_wrapper_wb_ethmac/cmp_wrapper_ethmac/wishbone/tx_fifo/Mram_fifo)                                                                                                                                                                                                                                                                          | 4     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.081ns (Maximum Frequency: 141.223MHz)
   Minimum input arrival time before clock: 4.871ns
   Maximum output required time after clock: 2.853ns
   Maximum combinational path delay: 0.411ns

=========================================================================

Process "Synthesize - XST" completed successfully

Started : "Translate".
Running ngdbuild...
Command Line: ngdbuild -intstyle ise -dd _ngo -sd ../../platform/virtex6/chipscope/icon_1_port -sd ../../platform/virtex6/chipscope/icon_2_port -sd ../../platform/virtex6/chipscope/icon_4_port -sd ../../platform/virtex6/chipscope/icon_7_port -sd ../../platform/virtex6/chipscope/icon_8_port -sd ../../platform/virtex6/chipscope/icon_13_port -sd ../../platform/virtex6/chipscope/ila -sd ../../platform/virtex6/chipscope/vio -sd ../../platform/virtex6/ip_cores -sd ../../modules/dbe_wishbone/wb_fmc150/netlist -sd ../../ip_cores/dsp-cores/hdl/platform/virtex6 -sd ../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6 -nt timestamp -uc /home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.ucf -uc /home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/position_calc_core.ucf -p xc6vlx240t-ff1156-1 dbe_bpm_dsp.ngc dbe_bpm_dsp.ngd

Command Line: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -sd ../../platform/virtex6/chipscope/icon_1_port -sd
../../platform/virtex6/chipscope/icon_2_port -sd
../../platform/virtex6/chipscope/icon_4_port -sd
../../platform/virtex6/chipscope/icon_7_port -sd
../../platform/virtex6/chipscope/icon_8_port -sd
../../platform/virtex6/chipscope/icon_13_port -sd
../../platform/virtex6/chipscope/ila -sd ../../platform/virtex6/chipscope/vio
-sd ../../platform/virtex6/ip_cores -sd
../../modules/dbe_wishbone/wb_fmc150/netlist -sd
../../ip_cores/dsp-cores/hdl/platform/virtex6 -sd
../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6 -nt
timestamp -uc
/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.ucf
-uc
/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/po
sition_calc_core.ucf -p xc6vlx240t-ff1156-1 dbe_bpm_dsp.ngc dbe_bpm_dsp.ngd

Reading NGO file
"/home/lerwys/Repos/bpm-sw/hdl/syn/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.ngc" ...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0
_26986301a9f671cd.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0
_e1825854b6ed410d.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0
_6f80dffc6505f52d.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0
_8b0747970e52f130.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/addsb_11_0
_239e4f614ba09ab1.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0
_f359164f94f65852.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dv_gn_v4_0
_7ef58ec245a610b4.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/dds_cmplr_
v5_0_757016b8a434f5d8.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/mult_11_2_
6d8e463c710483da.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v
6_3_ef8269b30b0e0deb.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v
3_0_06e2cdeaeaa4a078.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/crdc_v5_0_
19fb63dead3076ad.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cmpy_v5_0_
fc1d91881e8e8ae6.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v
6_3_0c61ac74cf3e5cc7.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cc_cmplr_v
3_0_f380cf0963b63169.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v
6_3_95e3c24666ebc2c9.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v
6_3_7533d5f0521a268c.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fr_cmplr_v
6_3_1463b5af78ac5ae9.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/cntr_11_0_
3166d4cc5b09c744.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/xlpersiste
ntdff.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/modules/position_calc/generated/virtex6/fifo_gener
ator_virtex6_8_4_784d0e5148f6dbe1.ngc"...
Loading design module "../../platform/virtex6/ip_cores/dds_adc_input.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_16x10_DSP.ngc"...
Loading design module
"../../platform/virtex6/chipscope/ila/chipscope_ila.ngc"...
Loading design module
"../../platform/virtex6/chipscope/ila/chipscope_ila_1024.ngc"...
Loading design module
"../../platform/virtex6/chipscope/icon_13_port/chipscope_icon_13_port.ngc"...
Loading design module
"../../platform/virtex6/chipscope/vio/chipscope_vio_256.ngc"...
Loading design module
"../../ip_cores/dsp-cores/hdl/platform/virtex6/multiplier_u16x16_DSP.ngc"...
	/dbe_bpm_dsp/cmp_chipscope_ila_0_adc
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_fofb_pha
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_tbt_pha
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_monit_pos_1
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_monit_pos
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_monit_amp
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_fofb_pos
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_fofb_amp
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_tbt_pos
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_tbt_amp
	/dbe_bpm_dsp/cmp_chipscope_ila_1024_bpf_mix

	/dbe_bpm_dsp/cmp_chipscope_vio_256_dsp_config
	/dbe_bpm_dsp/cmp_chipscope_vio_256

-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/lerwys/Repos/bpm-sw/hdl/top/ml_605/dbe_bpm_dsp_fmc130m_4ch/dbe_bpm_dsp.uc
f" ...
Annotating constraints to design from ucf file
"/home/lerwys/Repos/bpm-sw/hdl/ip_cores/dsp-cores/hdl/modules/wb_position_calc/p
osition_calc_core.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...




Done...

WARNING:NgdBuild:1440 - User specified non-default attribute value (8.88) was
   detected for the CLKIN1_PERIOD attribute on MMCM
   "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1]
   .gen_clock_chains_check.cmp_fmc_adc_clk/gen_with_ref_clk.cmp_mmcm_adc_clk". 
   This does not match the PERIOD constraint value (112.583 MHz.).  The
   uncertainty calculation will use the PERIOD constraint value.  This could
   result in incorrect uncertainty calculated for MMCM output clocks.
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e932714
   1fc/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_mix_54ce67e6e8/tdm_mix_ch0_2_e932714
   1fc/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73d
   d5f/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_mix_54ce67e6e8/tdm_mix_ch0_1_b9bb73d
   d5f/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782
   ff6a42a/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch23_sine_782
   ff6a42a/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_3
   98d5cee32/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch23_cosine_3
   98d5cee32/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch01_sine_112
   9eb9762/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch01_sine_112
   9eb9762/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4
   b8bfc9243/up_sample_ch0/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/dds_sub_a4b6b880f6/tdm_dds_ch01_cosine_4
   b8bfc9243/up_sample_ch1/sel_gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_amp_f70fcc8ed9/cic_fofb_579902476d/cic_fofb_i/m_axis_data_tuser_chan_sy
   nc_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].b
   it_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_amp_f70fcc8ed9/cic_fofb_579902476d/cic_fofb_i/m_axis_data_tlast_ps_net_
   synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fd
   re_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_amp_f70fcc8ed9/cic_fofb_579902476d/cic_fofb_q/m_axis_data_tuser_chan_ou
   t_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bi
   t_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_amp_f70fcc8ed9/cic_fofb_579902476d/cic_fofb_q/m_axis_data_tuser_chan_sy
   nc_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].b
   it_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_amp_f70fcc8ed9/cic_fofb_579902476d/cic_fofb_q/m_axis_data_tlast_ps_net_
   synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fd
   re_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/cic_fofb_i/m_axis_data_tuser_chan_sy
   nc_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].b
   it_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/cic_fofb_i/m_axis_data_tlast_ps_net_
   synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fd
   re_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/cic_fofb_q/m_axis_data_tuser_chan_ou
   t_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bi
   t_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/cic_fofb_q/m_axis_data_tuser_chan_sy
   nc_ps_net_synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].b
   it_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_amp_078cdb1842/cic_fofb_2ed6a6e00c/cic_fofb_q/m_axis_data_tlast_ps_net_
   synchronizer_1/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fd
   re_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_i_f95b8f24ad/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer0_q_2c5e18f496/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_i_1afc4ccdba/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample1/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[0].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[1].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/mixer_a1cd828545/tddm_mixer_8537ade7b6/t
   ddm_mixer1_q_ee4acbed30/down_sample2/latency_gt_0.latency_pipe/partial_one.la
   st_srl17e/reg_array[2].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/m_axis_data_tdata_ps_net_synchronizer/latency_gt_0.fd_array[1]
   .reg_comp/fd_prim_array[24].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/m_axis_data_tdata_ps_net_synchronizer/latency_gt_0.fd_array[1]
   .reg_comp/fd_prim_array[23].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/m_axis_data_tdata_ps_net_synchronizer/latency_gt_0.fd_array[1]
   .reg_comp/fd_prim_array[24].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/m_axis_data_tdata_ps_net_synchronizer/latency_gt_0.fd_array[1]
   .reg_comp/fd_prim_array[23].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cic/m_axis_data_tuser_chan_sync_ps_net_synchronizer_1/latency_gt_0.
   fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cic/m_axis_data_tlast_ps_net_synchronizer_1/latency_gt_0.fd_array[1
   ].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample4/
   latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample3/
   latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample2/
   latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/tddm_monit_amp_c_5b2613eff7/tddm_monit_amp_c_int_554a834349/down_sample1/
   latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array[0].fde_used.u2'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_1_746ecf54b0/downsample1_312d5
   31c6b/down_sample/latency_gt_0.latency_pipe/partial_one.last_srl17e/reg_array
   [25].fde_used.u2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_1_746ecf54b0/up_sample_ch0/sel
   _gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_1_746ecf54b0/up_sample_ch1/sel
   _gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_1_746ecf54b0/up_sample_ch2/sel
   _gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_1_746ecf54b0/up_sample_ch3/sel
   _gen' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_6e38292ecb/up_sample_ch0/sel_g
   en' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_6e38292ecb/up_sample_ch1/sel_g
   en' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_6e38292ecb/up_sample_ch2/sel_g
   en' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tdm_monit_6e38292ecb/up_sample_ch3/sel_g
   en' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "blk00000324" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "blk00000324" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "blk00000324" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "blk00000324" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/default_clock_driver_x0/xlclockdriver_1/clr_reg/latency_gt_
   0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   efault_clock_driver/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp
   /fd_prim_array[0].bit_is_0.fdre_comp' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_chipscope_vio_256_dsp_config/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'cmp_chipscope_vio_256/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT' has unconnected
   output pin
WARNING:NgdBuild:452 - logical net 'N2326' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig00002578' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig00002579' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig0000257a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig0000257c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig0000257d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4c/sig0000257e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4d/sig00002584' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4d/sig00002585' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4d/sig00002586' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4d/sig00002588' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4d/sig00002589' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4e/sig00002590' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4e/sig00002591' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4e/sig00002592' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4e/sig00002594' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4e/sig00002595' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4f/sig0000259c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4f/sig0000259d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4f/sig0000259e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4f/sig000025a0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c4f/sig000025a1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c50/sig000025a8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c50/sig000025a9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c50/sig000025aa' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c50/sig000025ac' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c50/sig000025ad' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c51/sig000025b4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c51/sig000025b5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c51/sig000025b6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c51/sig000025b8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c51/sig000025b9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c52/sig000025c0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c52/sig000025c1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c52/sig000025c2' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c52/sig000025c4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c52/sig000025c5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c53/sig000025cc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c53/sig000025cd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c53/sig000025ce' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c53/sig000025d0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c53/sig000025d1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c54/sig000025d8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c54/sig000025d9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c54/sig000025da' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c54/sig000025dc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c54/sig000025dd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c55/sig000025e4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c55/sig000025e5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c55/sig000025e6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c55/sig000025e8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c55/sig000025e9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f2' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c56/sig000025f6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c57/sig000025fc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c57/sig000025fd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c57/sig000025fe' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c57/sig00002600' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c57/sig00002601' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c58/sig00002608' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c58/sig00002609' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c58/sig0000260a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c58/sig0000260c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c58/sig0000260d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c59/sig00002614' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c59/sig00002615' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c59/sig00002616' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c59/sig00002618' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c59/sig00002619' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5a/sig00002620' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5a/sig00002621' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5a/sig00002622' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5a/sig00002624' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5a/sig00002625' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5b/sig0000262c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5b/sig0000262d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5b/sig0000262e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5b/sig00002630' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5b/sig00002631' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5c/sig00002638' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5c/sig00002639' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5c/sig0000263a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5c/sig0000263c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5c/sig0000263d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5d/sig00002644' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5d/sig00002645' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5d/sig00002646' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5d/sig00002648' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5d/sig00002649' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5e/sig00002650' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5e/sig00002651' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5e/sig00002652' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5e/sig00002654' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5e/sig00002655' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5f/sig0000265c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5f/sig0000265d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5f/sig0000265e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5f/sig00002660' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c5f/sig00002661' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig00002668' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig00002669' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig0000266a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig0000266c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig0000266d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c60/sig0000266e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c61/sig00002674' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c61/sig00002675' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c61/sig00002676' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c61/sig00002678' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c61/sig00002679' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c62/sig00002680' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c62/sig00002681' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c62/sig00002682' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c62/sig00002684' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c62/sig00002685' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c63/sig0000268c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c63/sig0000268d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c63/sig0000268e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c63/sig00002690' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c63/sig00002691' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c64/sig00002698' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c64/sig00002699' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c64/sig0000269a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c64/sig0000269c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c64/sig0000269d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c65/sig000026a4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c65/sig000026a5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c65/sig000026a6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c65/sig000026a8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c65/sig000026a9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c66/sig000026b0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c66/sig000026b1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c66/sig000026b2' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c66/sig000026b4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c66/sig000026b5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c67/sig000026bc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c67/sig000026bd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c67/sig000026be' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c67/sig000026c0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c67/sig000026c1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c68/sig000026c8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c68/sig000026c9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c68/sig000026ca' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c68/sig000026cc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c68/sig000026cd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c69/sig000026d4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c69/sig000026d5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c69/sig000026d6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c69/sig000026d8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c69/sig000026d9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e2' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6a/sig000026e6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6b/sig000026ec' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6b/sig000026ed' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6b/sig000026ee' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6b/sig000026f0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6b/sig000026f1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6c/sig000026f8' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6c/sig000026f9' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6c/sig000026fa' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6c/sig000026fc' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6c/sig000026fd' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6d/sig00002704' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6d/sig00002705' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6d/sig00002706' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6d/sig00002708' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6d/sig00002709' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6e/sig00002710' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6e/sig00002711' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6e/sig00002712' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6e/sig00002714' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6e/sig00002715' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6f/sig0000271c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6f/sig0000271d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6f/sig0000271e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6f/sig00002720' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c6f/sig00002721' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c70/sig00002728' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c70/sig00002729' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c70/sig0000272a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c70/sig0000272c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c70/sig0000272d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c71/sig00002734' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c71/sig00002735' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c71/sig00002736' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c71/sig00002738' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c71/sig00002739' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c72/sig00002740' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c72/sig00002741' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c72/sig00002742' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c72/sig00002744' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c72/sig00002745' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c73/sig0000274c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c73/sig0000274d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c73/sig0000274e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c73/sig00002750' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/bpf_d31c4af409/bpf_fpga/fr_cmplr_v6_3_ef
   8269b30b0e0deb_instance/blk00000c73/sig00002751' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000257f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002580' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002581' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002582' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002583' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002584' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002585' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002586' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002587' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002588' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002589' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258b' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002590' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002591' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002592' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002593' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002594' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002595' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002596' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002597' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002598' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp1_6e98f85f9f/t
   bt_cordic_9dc3371de2/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002599' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000257f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002580' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002581' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002582' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002583' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002584' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002585' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002586' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002587' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002588' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002589' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258b' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig0000258f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002590' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002591' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002592' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002593' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002594' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002595' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002596' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002597' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002598' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/tbt_amp_cbd277bb0c/tbt_amp0_88b1c45f0e/t
   bt_cordic_232cb2e43e/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001bd4
   /sig00002599' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000257f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002580' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002581' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002582' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002583' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002584' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002585' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002586' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002587' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002588' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002589' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258b' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002590' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002591' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002592' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002593' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002594' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002595' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002596' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002597' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002598' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp1_a049562dde
   /fofb_cordic_e4c0810ec7/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002599' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000257f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002580' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002581' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002582' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002583' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002584' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002585' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002586' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002587' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002588' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002589' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258a' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258b' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258e' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig0000258f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002590' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002591' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002592' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002593' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002594' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002595' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002596' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002597' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002598' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/fofb_amp_8b25d4b0b6/fofb_amp0_95b23bfc2c
   /fofb_cordic_fad57e49ce/rect2pol/crdc_v5_0_19fb63dead3076ad_instance/blk00001
   bd4/sig00002599' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk0000017d/sig000003b
   c' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk0000017d/sig000003b
   d' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk0000017d/sig000003b
   f' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk0000017d/sig000003c
   0' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/blk0000017d/sig000003c
   1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_cfir/fr_cmplr_v6_3_0c61ac74cf3e5cc7_instance/sig000001a1' has no
   driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000188/sig000003e
   1' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000188/sig000003e
   2' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000188/sig000003e
   4' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000188/sig000003e
   5' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/blk00000188/sig000003e
   6' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_amp_44da74e268/monit_amp_c_c83793e
   a71/monit_pfir/fr_cmplr_v6_3_95e3c24666ebc2c9_instance/sig000001ad' has no
   driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000161/sig00000453' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000161/sig00000455' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000161/sig00000456' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000162/sig00000469' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000162/sig0000046b' has no driver
WARNING:NgdBuild:452 - logical net
   'cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1_c/fr_
   cmplr_v6_3_7533d5f0521a268c_instance/blk00000162/sig0000046c' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 405

Writing NGD file "dbe_bpm_dsp.ngd" ...
Total REAL time to NGDBUILD completion: 4 min  4 sec
Total CPU time to NGDBUILD completion:  4 min  3 sec

Writing NGDBUILD log file "dbe_bpm_dsp.bld"...

NGDBUILD done.

Process "Translate" completed successfully

Started : "Map".
Running map...
Command Line: map -intstyle ise -p xc6vlx240t-ff1156-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication on -r 4 -global_opt off -mt 2 -ir off -pr off -lc off -power off -o dbe_bpm_dsp_map.ncd dbe_bpm_dsp.ngd dbe_bpm_dsp.pcf
Using target part "6vlx240tff1156-1".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part
'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:1186 - One or more I/O components have conflicting property values.
    For each occurrence, the system will use the property value attached to the
   pad.  Otherwise, the system will use the first property value read.  To view
   each occurrence, create a detailed map report (run map using the -detail
   option).
WARNING:Pack:2573 - The F7 multiplexer symbol
   "cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/default_clock_driver_x0/xlclockdriver_22240000/cnt_clr2"
   and its I0 input driver
   "cmp_xwb_position_calc_core/cmp_wb_position_calc_core/fs_rst_n_i_inv1_INV_0"
   were implemented suboptimally in the same slice component. The function
   generator could not be placed directly driving the F7 multiplexer. The design
   will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group"
   TO TIMEGRP "ce_2500_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group" TO
   TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group"
   TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group"
   TO TIMEGRP "ce_5000_cc71cef7_group" 35.5292874 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group"
   TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_1112_cc71cef7_group"
   TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 98771418.8 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 246928547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 24692854.7 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 98771418.8 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 49385709.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 24692854.7 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2224_cc71cef7_group"
   TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2224_cc71cef7_group"
   TO TIMEGRP "ce_2500_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2224_cc71cef7_group"
   TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2224_cc71cef7_group"
   TO TIMEGRP "ce_5000_cc71cef7_group" 35.5292874 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2224_cc71cef7_group"
   TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_1112_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_2224_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group" TO
   TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_5000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2500_cc71cef7_group"
   TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_1112_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_1390000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group"
   TO TIMEGRP "ce_222400000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group"
   TO TIMEGRP "ce_22240000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_2500_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_2780000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group"
   TO TIMEGRP "ce_55600000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_5560000_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_2_cc71cef7_group" TO
   TIMEGRP "ce_556_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_1112_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_1390000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_22240000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_2224_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_2500_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_2780000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_2_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_5000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_55600000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_5560000_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_35_cc71cef7_group" TO
   TIMEGRP "ce_556_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_1112_cc71cef7_group" 35.5292874 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_2224_cc71cef7_group" 35.5292874 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group" TO
   TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_5000_cc71cef7_group"
   TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 49385709.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 24692854.7 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4938.57094 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 6173213.68 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 24692854.7 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 9877.14188 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 11102.9023 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 12346427.4 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22205.8046 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 24692854.7 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group"
   TO TIMEGRP "ce_1112_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group"
   TO TIMEGRP "ce_2224_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group"
   TO TIMEGRP "ce_2500_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group" TO
   TIMEGRP "ce_2_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group" TO
   TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group"
   TO TIMEGRP "ce_5000_cc71cef7_group" 17.7646437 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group" 2469.28547 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_556_cc71cef7_group" TO
   TIMEGRP "ce_70_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_1112_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group"
   TO TIMEGRP "ce_1390000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group"
   TO TIMEGRP "ce_22240000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_2224_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_2500_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group"
   TO TIMEGRP "ce_2780000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_35_cc71cef7_group" 155.440632 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_5000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group"
   TO TIMEGRP "ce_55600000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group"
   TO TIMEGRP "ce_5560000_cc71cef7_group" 44.4116092 ns ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP "ce_70_cc71cef7_group" TO
   TIMEGRP "ce_556_cc71cef7_group" 8.88232184 ns ignored during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 6 mins 50 secs 
Total CPU  time at the beginning of Placer: 6 mins 39 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c2b67aa1) REAL time: 7 mins 24 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c2b67aa1) REAL time: 7 mins 33 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7f78b40c) REAL time: 7 mins 33 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7f78b40c) REAL time: 7 mins 33 secs 

Phase 5.2  Initial Placement for Architecture Specific Features

......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 2 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 4 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 2 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 4 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y0>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 4/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/      |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 0/4; bufrs - 2/4; regional-clock-spines - 4/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   1  |  0  |  0 |    0   |    0   |    32 |    16 |     0 |   0  |   0  |  0  |   0  | "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 4 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" driven
by "BUFR_X0Y2"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[3].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y2" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[3]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y0;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" driven
by "BUFR_X1Y0"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[2].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y0" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[2]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" driven
by "BUFR_X0Y1"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[1].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X0Y1" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[1]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y0, CLOCKREGION_X0Y1;


# Regional-Clock "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" driven
by "BUFR_X1Y3"
INST
"cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/gen_clock_chains[0].gen_clock_chains_check.cmp_fmc_adc_clk/gen
_with_bufr.cmp_adc_clk_bufr" LOC = "BUFR_X1Y3" ;
NET "cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" TNM_NET =
"TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" ;
TIMEGRP "TN_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" AREA_GROUP =
"CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" ;
AREA_GROUP "CLKAG_cmp_xwb_fmc130m_4ch/cmp_wb_fmc130m_4ch/cmp_fmc_adc_iface/adc_clk_chain_priv[0]_adc_clk_bufio" RANGE =
CLOCKREGION_X0Y1, CLOCKREGION_X0Y2, CLOCKREGION_X0Y0;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:f0a05c2e) REAL time: 8 mins 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:f0a05c2e) REAL time: 8 mins 47 secs 

Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:f0a05c2e) REAL time: 8 mins 47 secs 

Phase 8.3  Local Placement Optimization
Phase 8.3  Local Placement Optimization (Checksum:f0a05c2e) REAL time: 8 mins 49 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:f0a05c2e) REAL time: 8 mins 50 secs 

Phase 10.8  Global Placement
......................................
.................................................................................................................................................
........................................................................................................................................................................................................
..................................................................................................................................................................................................
............................................
Phase 10.8  Global Placement (Checksum:99e6e541) REAL time: 17 mins 40 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:99e6e541) REAL time: 17 mins 45 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:4d0dbc8f) REAL time: 21 mins 17 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:4d0dbc8f) REAL time: 21 mins 18 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:1cfa9226) REAL time: 21 mins 22 secs 

Total REAL time to Placer completion: 21 mins 27 secs 
Total CPU  time to Placer completion: 22 mins 36 secs 
Running physical synthesis...
....................................................................................................................................................
Physical synthesis completed.
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  271
Slice Logic Utilization:
  Number of Slice Registers:                77,648 out of 301,440   25%
    Number used as Flip Flops:              77,635
    Number used as Latches:                     13
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     65,012 out of 150,720   43%
    Number used as logic:                   43,885 out of 150,720   29%
      Number using O6 output only:          32,710
      Number using O5 output only:           1,739
      Number using O5 and O6:                9,436
      Number used as ROM:                        0
    Number used as Memory:                  14,012 out of  58,400   23%
      Number used as Dual Port RAM:            696
        Number using O6 output only:            52
        Number using O5 output only:             0
        Number using O5 and O6:                644
      Number used as Single Port RAM:          628
        Number using O6 output only:           624
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:        12,688
        Number using O6 output only:         8,171
        Number using O5 output only:         2,418
        Number using O5 and O6:              2,099
    Number used exclusively as route-thrus:  7,115
      Number with same-slice register load:  6,403
      Number with same-slice carry load:       711
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                23,681 out of  37,680   62%
  Number of LUT Flip Flop pairs used:       79,464
    Number with an unused Flip Flop:        13,946 out of  79,464   17%
    Number with an unused LUT:              14,452 out of  79,464   18%
    Number of fully used LUT-FF pairs:      51,066 out of  79,464   64%
    Number of unique control sets:           2,272
    Number of slice register sites lost
      to control set restrictions:           9,057 out of 301,440    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       146 out of     600   24%
    Number of LOCed IOBs:                      146 out of     146  100%
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                128 out of     416   30%
    Number using RAMB36E1 only:                128
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 20 out of     832    2%
    Number using RAMB18E1 only:                 20
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 2 out of     720    1%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               4 out of      36   11%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          205 out of     768   26%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         4 out of      18   22%
  Number of IODELAYE1s:                         68 out of     720    9%
  Number of MMCM_ADVs:                           2 out of      12   16%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

  Number of RPM macros:          142
Average Fanout of Non-Clock Nets:                3.02

Peak Memory Usage:  4029 MB
Total REAL time to MAP completion:  52 mins 57 secs 
Total CPU time to MAP completion (all processors):   52 mins 21 secs 

Mapping completed.
See MAP report file "dbe_bpm_dsp_map.mrp" for details.

Process "Map" completed successfully

Started : "Place & Route".
Running par...
Command Line: par -w -intstyle ise -ol high -mt off dbe_bpm_dsp_map.ncd dbe_bpm_dsp.ncd dbe_bpm_dsp.pcf



Constraints file: dbe_bpm_dsp.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment /opt/Xilinx/13.4/ISE_DS/ISE/.
   "dbe_bpm_dsp" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6vlx240t' is not a WebPack part.
WARNING:Security:9b - No 'ISE' feature version 2012.01 was available for part 'xc6vlx240t'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2012-01-07".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                77,648 out of 301,440   25%
    Number used as Flip Flops:              77,635
    Number used as Latches:                     13
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     65,012 out of 150,720   43%
    Number used as logic:                   43,885 out of 150,720   29%
      Number using O6 output only:          32,710
      Number using O5 output only:           1,739
      Number using O5 and O6:                9,436
      Number used as ROM:                        0
    Number used as Memory:                  14,012 out of  58,400   23%
      Number used as Dual Port RAM:            696
        Number using O6 output only:            52
        Number using O5 output only:             0
        Number using O5 and O6:                644
      Number used as Single Port RAM:          628
        Number using O6 output only:           624
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:        12,688
        Number using O6 output only:         8,171
        Number using O5 output only:         2,418
        Number using O5 and O6:              2,099
    Number used exclusively as route-thrus:  7,115
      Number with same-slice register load:  6,403
      Number with same-slice carry load:       711
      Number with other load:                    1

Slice Logic Distribution:
  Number of occupied Slices:                23,681 out of  37,680   62%
  Number of LUT Flip Flop pairs used:       79,464
    Number with an unused Flip Flop:        13,946 out of  79,464   17%
    Number with an unused LUT:              14,452 out of  79,464   18%
    Number of fully used LUT-FF pairs:      51,066 out of  79,464   64%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       146 out of     600   24%
    Number of LOCed IOBs:                      146 out of     146  100%
    IOB Master Pads:                             1
    IOB Slave Pads:                              1

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                128 out of     416   30%
    Number using RAMB36E1 only:                128
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 20 out of     832    2%
    Number using RAMB18E1 only:                 20
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31%
    Number used as BUFGs:                       10
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                 0 out of     720    0%
  Number of OLOGICE1/OSERDESE1s:                 2 out of     720    1%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                   0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           0 out of      72    0%
  Number of BUFRs:                               4 out of      36   11%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                          205 out of     768   26%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         4 out of      18   22%
  Number of IODELAYE1s:                         68 out of     720    9%
  Number of MMCM_ADVs:                           2 out of      12   16%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 212 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these
   constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1112_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1112_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP        "ce_2780000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_1390000_cc71cef7_group" TO TIMEGRP        "ce_5560000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_1390000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 98771418.8 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_2500_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 246928547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_222400000_cc71cef7_group" TO TIMEGRP        "ce_556_cc71cef7_group" 2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_222400000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_222400000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 98771418.8 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 49385709.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_22240000_cc71cef7_group" TO TIMEGRP        "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_22240000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2224_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2224_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"        17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2500_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2500_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP        "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_2780000_cc71cef7_group" TO TIMEGRP        "ce_5560000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2780000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP        "ce_2_cc71cef7_group"
   TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_2_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP        "ce_2_cc71cef7_group"
   TO TIMEGRP "ce_556_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 22.2058046        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP        "ce_35_cc71cef7_group"
   TO TIMEGRP "ce_2_cc71cef7_group" 4.44116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22.2058046        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_35_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"        35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_22240000_cc71cef7_group" 49385709.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_2500_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_55600000_cc71cef7_group" TO TIMEGRP        "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_55600000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP        "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP        "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"        8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_5560000_cc71cef7_group" TO TIMEGRP        "ce_55600000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_5560000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 2469.28547        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM        TIMEGRP
   "ce_556_cc71cef7_group" TO TIMEGRP        "ce_222400000_cc71cef7_group" 2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 2469.28547        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 17.7646437        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 17.7646437        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_556_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 44.4116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 155.440632        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 44.4116092        ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_ce_70_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_70_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 8.88232184        ns; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 3 mins 50 secs 
Finished initial Timing Analysis.  REAL time: 3 mins 54 secs 

WARNING:Par:288 - The signal fmc_adc0_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc1_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc2_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fmc_adc3_of_i_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<252> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<253> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<254> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<255> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<248> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<249> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<250> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<251> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<244> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<245> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<246> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<247> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<240> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<241> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<242> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<243> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<252> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<253> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<254> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<255> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<238> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<239> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<248> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<249> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<250> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<251> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/reset_f_edge/iDOUT<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<244> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<245> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<246> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<247> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<41> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<42> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<43> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/reset_f_edge/iDOUT<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<44> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<45> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<46> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<47> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<48> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal cmp_chipscope_vio_256/U0/I_VIO/UPDATE<49> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfi
   fo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gco
   nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_ddc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 422764 unrouted;      REAL time: 4 mins 3 secs 

Phase  2  : 282525 unrouted;      REAL time: 4 mins 37 secs 

Phase  3  : 82839 unrouted;      REAL time: 6 mins 8 secs 

Phase  4  : 83037 unrouted; (Setup:123437, Hold:32400, Component Switching Limit:0)     REAL time: 6 mins 49 secs 

Updating file: dbe_bpm_dsp.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:123575, Hold:26475, Component Switching Limit:0)     REAL time: 9 mins 59 secs 

Phase  6  : 0 unrouted; (Setup:123556, Hold:26475, Component Switching Limit:0)     REAL time: 10 mins 18 secs 

Updating file: dbe_bpm_dsp.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:123556, Hold:26475, Component Switching Limit:0)     REAL time: 12 mins 9 secs 

Phase  8  : 0 unrouted; (Setup:123556, Hold:26475, Component Switching Limit:0)     REAL time: 12 mins 9 secs 

Phase  9  : 0 unrouted; (Setup:123556, Hold:121, Component Switching Limit:0)     REAL time: 12 mins 14 secs 

Phase 10  : 0 unrouted; (Setup:123552, Hold:121, Component Switching Limit:0)     REAL time: 12 mins 47 secs 
Total REAL time to Router completion: 12 mins 47 secs 
Total CPU time to Router completion: 13 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   clk_swap2x_o_OBUF | BUFGCTRL_X0Y0| No   |16882 |  0.440     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_swap_o_OBUF | BUFGCTRL_X0Y1| No   | 2242 |  0.463     |  2.045      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_sys | BUFGCTRL_X0Y6| No   | 1754 |  0.335     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|         CONTROL0<0> |BUFGCTRL_X0Y30| No   | 1578 |  0.457     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
| mrx_clk_pad_i_BUFGP | BUFGCTRL_X0Y3| No   |   98 |  0.206     |  1.921      |
+---------------------+--------------+------+------+------------+-------------+
| mtx_clk_pad_i_BUFGP | BUFGCTRL_X0Y4| No   |   90 |  0.208     |  1.929      |
+---------------------+--------------+------+------+------------+-------------+
|         sys_clk_gen |BUFGCTRL_X0Y31| No   |    5 |  0.001     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[3]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   24 |  0.300     |  1.150      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[2]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   21 |  0.244     |  1.093      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[1]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   20 |  0.301     |  1.208      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/adc |              |      |      |            |             |
|_clk_chain_priv[0]_a |              |      |      |            |             |
|        dc_clk_bufio |  Regional Clk| No   |   19 |  0.201     |  1.050      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_200mhz | BUFGCTRL_X0Y7| No   |    4 |  0.260     |  1.826      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_2478_ML_N |              |      |      |            |             |
|              EW_CLK |         Local|      |    3 |  0.090     |  0.748      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_2470_ML_N |              |      |      |            |             |
|              EW_CLK |         Local|      |    3 |  0.008     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/gen |              |      |      |            |             |
|_clock_chains[1].gen |              |      |      |            |             |
|_clock_chains_check. |              |      |      |            |             |
|cmp_fmc_adc_clk/gen_ |              |      |      |            |             |
|with_ref_clk.cmp_mmc |              |      |      |            |             |
|m_adc_clk_ML_NEW_OUT |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.354      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_sys_pll_inst/cmp |              |      |      |            |             |
|    _mmcm_ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.522      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL1<13> |         Local|      |    5 |  0.000     |  0.826      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL2<13> |         Local|      |    5 |  0.000     |  0.508      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL3<13> |         Local|      |    5 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL4<13> |         Local|      |    5 |  0.000     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL5<13> |         Local|      |    5 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL6<13> |         Local|      |    5 |  0.000     |  0.755      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL7<13> |         Local|      |    5 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL8<13> |         Local|      |    5 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL9<13> |         Local|      |    5 |  0.000     |  0.503      |
+---------------------+--------------+------+------+------------+-------------+
|       CONTROL10<13> |         Local|      |    5 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|        CONTROL0<13> |         Local|      |    5 |  0.000     |  0.499      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_sys_pll_inst/cmp |              |      |      |            |             |
|     _mmcm_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.541      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_chipscope_icon_1 |              |      |      |            |             |
|    3/U0/iUPDATE_OUT |         Local|      |    1 |  0.000     |  0.718      |
+---------------------+--------------+------+------+------------+-------------+
|cmp_xwb_fmc130m_4ch/ |              |      |      |            |             |
|cmp_wb_fmc130m_4ch/c |              |      |      |            |             |
|mp_fmc_adc_iface/gen |              |      |      |            |             |
|_clock_chains[1].gen |              |      |      |            |             |
|_clock_chains_check. |              |      |      |            |             |
|cmp_fmc_adc_clk/gen_ |              |      |      |            |             |
|with_ref_clk.cmp_mmc |              |      |      |            |             |
| m_adc_clk_ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 123673 (Setup: 123552, Hold: 121, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 173

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc0_data_i" OFFSET = IN -0. | SETUP       |    -3.292ns|     2.592ns|      16|       40615
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     8.171ns|            |       0|           0
  c_adc0_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc3_data_i" OFFSET = IN -0. | SETUP       |    -2.622ns|     1.922ns|      16|       31343
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     7.675ns|            |       0|           0
  c_adc3_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc1_data_i" OFFSET = IN -0. | SETUP       |    -2.569ns|     1.869ns|      16|       25629
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     5.097ns|            |       0|           0
  c_adc1_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TIMEGRP "fmc_adc2_data_i" OFFSET = IN -0. | SETUP       |    -1.884ns|     1.184ns|      16|       24155
  7 ns VALID 7.6 ns BEFORE COMP         "fm | HOLD        |     7.736ns|            |       0|           0
  c_adc2_clk_i"                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_cmp_xwb_fmc130m_4ch_cmp_wb_fmc130m_4ch | SETUP       |    -0.370ns|     4.811ns|      13|        1810
  _cmp_fmc_adc_iface_gen_clock_chains_1__ge | HOLD        |    -0.083ns|            |       2|         121
  n_clock_chains_check_cmp_fmc_adc_clk_adc_ |             |            |            |        |            
  clk2x_mmcm_out         = PERIOD TIMEGRP   |             |            |            |        |            
         "cmp_xwb_fmc130m_4ch_cmp_wb_fmc130 |             |            |            |        |            
  m_4ch_cmp_fmc_adc_iface_gen_clock_chains_ |             |            |            |        |            
  1__gen_clock_chains_check_cmp_fmc_adc_clk |             |            |            |        |            
  _adc_clk2x_mmcm_out"         TS_fmc_adc1_ |             |            |            |        |            
  clk_i * 2 HIGH 50% INPUT_JITTER 0.05 ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_xwb_fmc130m_4ch_cmp_wb_fmc130m_4ch | SETUP       |     0.010ns|     8.862ns|       0|           0
  _cmp_fmc_adc_iface_gen_clock_chains_1__ge | HOLD        |     0.003ns|            |       0|           0
  n_clock_chains_check_cmp_fmc_adc_clk_adc_ |             |            |            |        |            
  clk_mmcm_out         = PERIOD TIMEGRP     |             |            |            |        |            
       "cmp_xwb_fmc130m_4ch_cmp_wb_fmc130m_ |             |            |            |        |            
  4ch_cmp_fmc_adc_iface_gen_clock_chains_1_ |             |            |            |        |            
  _gen_clock_chains_check_cmp_fmc_adc_clk_a |             |            |            |        |            
  dc_clk_mmcm_out"         TS_fmc_adc1_clk_ |             |            |            |        |            
  i HIGH 50% INPUT_JITTER 0.05 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEG | SETUP       |     0.186ns|     9.814ns|       0|           0
  RP "cmp_sys_pll_inst_s_clk0"         TS_s | HOLD        |     0.015ns|            |       0|           0
  ys_clk_p_i * 0.5 HIGH 50% INPUT_JITTER 0. |             |            |            |        |            
  05 ns                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk200_group = PERIOD TIMEGRP "sys | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  _clk200_group" 5 ns HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_cmp_sys_pll_inst_s_clk1 = PERIOD TIMEG | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  RP "cmp_sys_pll_inst_s_clk1"         TS_s |             |            |            |        |            
  ys_clk_p_i HIGH 50% INPUT_JITTER 0.05 ns  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_cc71cef7 = PERIOD TIMEGRP "clk_cc7 | MINPERIOD   |     0.636ns|     3.805ns|       0|           0
  1cef7" 4.44116092 ns HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_ | SETUP       |     2.555ns|     2.445ns|       0|           0
  p_i" 200 MHz HIGH 50% INPUT_JITTER        | HOLD        |     0.125ns|            |       0|           0
    0.05 ns                                 | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc1_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.424ns|     2.458ns|       0|           0
  dc1_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.091ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINLOWPULSE |     4.882ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_2_cc71cef | SETUP       |     3.116ns|     5.766ns|       0|           0
  7_group = MAXDELAY FROM TIMEGRP         " | HOLD        |     0.288ns|            |       0|           0
  ce_2224_cc71cef7_group" TO TIMEGRP "ce_2_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_2_cc7 | SETUP       |     3.533ns|     5.349ns|       0|           0
  1cef7_group = MAXDELAY FROM TIMEGRP       | HOLD        |     0.215ns|            |       0|           0
     "ce_22240000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P "ce_2_cc71cef7_group"         8.8823218 |             |            |            |        |            
  4 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2_cc | SETUP       |     4.268ns|     4.614ns|       0|           0
  71cef7_group = MAXDELAY FROM TIMEGRP      | HOLD        |     0.275ns|            |       0|           0
      "ce_222400000_cc71cef7_group" TO TIME |             |            |            |        |            
  GRP "ce_2_cc71cef7_group"         8.88232 |             |            |            |        |            
  184 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_2_cc71cef7_ | SETUP       |     4.327ns|     4.555ns|       0|           0
  group = MAXDELAY FROM TIMEGRP         "ce | HOLD        |     0.130ns|            |       0|           0
  _70_cc71cef7_group" TO TIMEGRP "ce_2_cc71 |             |            |            |        |            
  cef7_group" 8.88232184 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_2_cc71cef7_g | SETUP       |     4.741ns|     4.141ns|       0|           0
  roup = MAXDELAY FROM TIMEGRP         "ce_ | HOLD        |     0.015ns|            |       0|           0
  2_cc71cef7_group" TO TIMEGRP "ce_2_cc71ce |             |            |            |        |            
  f7_group" 8.88232184 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc0_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.434ns|     2.448ns|       0|           0
  dc0_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.084ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc2_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.399ns|     2.483ns|       0|           0
  dc2_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.078ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_fmc_adc3_clk_i = PERIOD TIMEGRP "fmc_a | SETUP       |     6.065ns|     2.817ns|       0|           0
  dc3_clk_i" 112.583 MHz HIGH 50%         I | HOLD        |     0.097ns|            |       0|           0
  NPUT_JITTER 0.05 ns                       | MINPERIOD   |     5.550ns|     3.332ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_2224_cc71cef | SETUP       |     6.750ns|     2.132ns|       0|           0
  7_group = MAXDELAY FROM TIMEGRP         " | HOLD        |     0.602ns|            |       0|           0
  ce_2_cc71cef7_group" TO TIMEGRP "ce_2224_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_5000_cc71cef | SETUP       |     7.103ns|     1.779ns|       0|           0
  7_group = MAXDELAY FROM TIMEGRP         " | HOLD        |     0.449ns|            |       0|           0
  ce_2_cc71cef7_group" TO TIMEGRP "ce_5000_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_70_cc71cef7_ | SETUP       |     7.130ns|     1.752ns|       0|           0
  group = MAXDELAY FROM TIMEGRP         "ce | HOLD        |     0.601ns|            |       0|           0
  _2_cc71cef7_group" TO TIMEGRP "ce_70_cc71 |             |            |            |        |            
  cef7_group" 8.88232184 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_group = PERIOD TIMEGRP "sys_cl | MINPERIOD   |     7.500ns|     2.500ns|       0|           0
  k_group" 10 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_35_cc71cef7 | SETUP       |   149.745ns|     5.695ns|       0|           0
  _group = MAXDELAY FROM TIMEGRP         "c | HOLD        |     0.071ns|            |       0|           0
  e_35_cc71cef7_group" TO TIMEGRP "ce_35_cc |             |            |            |        |            
  71cef7_group" 155.440632         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_70_cc71cef7 | SETUP       |   152.949ns|     2.491ns|       0|           0
  _group = MAXDELAY FROM TIMEGRP         "c | HOLD        |     0.104ns|            |       0|           0
  e_35_cc71cef7_group" TO TIMEGRP "ce_70_cc |             |            |            |        |            
  71cef7_group" 155.440632         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_70_cc71cef7 | SETUP       |   307.314ns|     3.567ns|       0|           0
  _group = MAXDELAY FROM TIMEGRP         "c | HOLD        |     0.054ns|            |       0|           0
  e_70_cc71cef7_group" TO TIMEGRP "ce_70_cc |             |            |            |        |            
  71cef7_group" 310.881264         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_556_cc71c | SETUP       |  2467.146ns|     2.139ns|       0|           0
  ef7_group = MAXDELAY FROM TIMEGRP         | HOLD        |     0.138ns|            |       0|           0
   "ce_2224_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  556_cc71cef7_group" 2469.28547         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_556_cc71ce | SETUP       |  2467.610ns|     1.675ns|       0|           0
  f7_group = MAXDELAY FROM TIMEGRP          | HOLD        |     0.210ns|            |       0|           0
  "ce_556_cc71cef7_group" TO TIMEGRP "ce_55 |             |            |            |        |            
  6_cc71cef7_group" 2469.28547         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_1112_cc71 | SETUP       |  4932.148ns|     6.422ns|       0|           0
  cef7_group = MAXDELAY FROM TIMEGRP        | HOLD        |     0.051ns|            |       0|           0
    "ce_1112_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _1112_cc71cef7_group"         4938.57094  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_2224_cc71 | SETUP       |  4936.067ns|     2.503ns|       0|           0
  cef7_group = MAXDELAY FROM TIMEGRP        | HOLD        |     0.105ns|            |       0|           0
    "ce_1112_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2224_cc71cef7_group"         4938.57094  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_2224_cc71 | SETUP       |  9873.439ns|     3.702ns|       0|           0
  cef7_group = MAXDELAY FROM TIMEGRP        | HOLD        |     0.051ns|            |       0|           0
    "ce_2224_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2224_cc71cef7_group"         9877.14188  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_2500_ | SETUP       | 11096.541ns|     6.361ns|       0|           0
  cc71cef7_group = MAXDELAY FROM         TI | HOLD        |     0.192ns|            |       0|           0
  MEGRP "ce_22240000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_2500_cc71cef7_group" 111 |             |            |            |        |            
  02.9023 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_5560000_c | SETUP       | 11101.364ns|     1.538ns|       0|           0
  c71cef7_group = MAXDELAY FROM TIMEGRP     | HOLD        |     0.137ns|            |       0|           0
       "ce_2500_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_5560000_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_22240000_ | SETUP       | 22203.303ns|     2.501ns|       0|           0
  cc71cef7_group = MAXDELAY FROM         TI | HOLD        |     0.066ns|            |       0|           0
  MEGRP "ce_5000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_22240000_cc71cef7_group" 222 |             |            |            |        |            
  05.8046 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_139000 | SETUP       | 2147478.262ns|     5.386ns|       0|           0
  0_cc71cef7_group = MAXDELAY FROM          | HOLD        |     0.289ns|            |       0|           0
  TIMEGRP "ce_1390000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_1390000_cc71cef7_group" |             |            |            |        |            
   6173213.68 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_556000 | SETUP       | 2147479.693ns|     3.955ns|       0|           0
  0_cc71cef7_group = MAXDELAY FROM          | HOLD        |     0.068ns|            |       0|           0
  TIMEGRP "ce_5560000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_5560000_cc71cef7_group" |             |            |            |        |            
   24692854.7 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_22240 | SETUP       | 2147480.336ns|     3.312ns|       0|           0
  000_cc71cef7_group = MAXDELAY FROM        | HOLD        |     0.021ns|            |       0|           0
    TIMEGRP "ce_22240000_cc71cef7_group" TO |             |            |            |        |            
   TIMEGRP         "ce_22240000_cc71cef7_gr |             |            |            |        |            
  oup" 98771418.8 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_22240 | SETUP       | 2147480.873ns|     2.775ns|       0|           0
  0000_cc71cef7_group = MAXDELAY FROM       | HOLD        |     0.089ns|            |       0|           0
     TIMEGRP "ce_55600000_cc71cef7_group" T |             |            |            |        |            
  O TIMEGRP         "ce_222400000_cc71cef7_ |             |            |            |        |            
  group" 246928547 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_55600 | SETUP       | 2147481.003ns|     2.645ns|       0|           0
  000_cc71cef7_group = MAXDELAY FROM        | HOLD        |     0.078ns|            |       0|           0
    TIMEGRP "ce_55600000_cc71cef7_group" TO |             |            |            |        |            
   TIMEGRP         "ce_55600000_cc71cef7_gr |             |            |            |        |            
  oup" 246928547 ns                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_222400 | SETUP       | 2147481.464ns|     2.184ns|       0|           0
  00_cc71cef7_group = MAXDELAY FROM         | HOLD        |     0.068ns|            |       0|           0
   TIMEGRP "ce_5560000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_22240000_cc71cef7_grou |             |            |            |        |            
  p" 24692854.7 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_278000 | SETUP       | 2147481.500ns|     2.148ns|       0|           0
  0_cc71cef7_group = MAXDELAY FROM          | HOLD        |     0.193ns|            |       0|           0
  TIMEGRP "ce_2780000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_2780000_cc71cef7_group" |             |            |            |        |            
   12346427.4 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2224 | SETUP       | 2147481.801ns|     1.847ns|       0|           0
  00000_cc71cef7_group = MAXDELAY FROM      | HOLD        |     0.483ns|            |       0|           0
      TIMEGRP "ce_222400000_cc71cef7_group" |             |            |            |        |            
   TO TIMEGRP         "ce_222400000_cc71cef |             |            |            |        |            
  7_group" 987714188 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_2_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_5000_cc71cef7_group" TO TIMEGRP "ce_2_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_35_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_5000_cc71cef7_group" TO TIMEGRP "ce_3 |             |            |            |        |            
  5_cc71cef7_group" 22.2058046         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_55600000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_5000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_55600000_cc71cef7_group" 222 |             |            |            |        |            
  05.8046 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_5560000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_5560000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_556_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_5000_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  556_cc71cef7_group" 17.7646437         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_70_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_5000_cc71cef7_group" TO TIMEGRP "ce_7 |             |            |            |        |            
  0_cc71cef7_group" 44.4116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_1112_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_55600000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_1112_cc71cef7_group" 493 |             |            |            |        |            
  8.57094 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_13900 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_55600000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_1390000_cc71cef7_grou |             |            |            |        |            
  p" 6173213.68 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_22240 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_55600000_cc71cef7_group" TO |             |            |            |        |            
   TIMEGRP         "ce_22240000_cc71cef7_gr |             |            |            |        |            
  oup" 49385709.4 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_2224_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_55600000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_2224_cc71cef7_group" 987 |             |            |            |        |            
  7.14188 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_2500_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_55600000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_2500_cc71cef7_group" 111 |             |            |            |        |            
  02.9023 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_27800 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_55600000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_2780000_cc71cef7_grou |             |            |            |        |            
  p" 12346427.4 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_2_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_55600000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P "ce_2_cc71cef7_group"         8.8823218 |             |            |            |        |            
  4 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_35_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_55600000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_35_cc71cef7_group"         22.2058 |             |            |            |        |            
  046 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_5000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_55600000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_5000_cc71cef7_group" 222 |             |            |            |        |            
  05.8046 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_55600 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_55600000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_5560000_cc71cef7_grou |             |            |            |        |            
  p" 24692854.7 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_556_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_55600000_cc71cef7_group" TO TIME |             |            |            |        |            
  GRP "ce_556_cc71cef7_group"         2469. |             |            |            |        |            
  28547 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_55600000_cc71cef7_group_to_ce_70_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_55600000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_70_cc71cef7_group"         44.4116 |             |            |            |        |            
  092 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_1112_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5560000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_1112_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_5000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_5000_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _5000_cc71cef7_group"         22205.8046  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_1112_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_35_cc71cef7_group" TO TIMEGRP "ce_111 |             |            |            |        |            
  2_cc71cef7_group" 4.44116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_1390000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_35_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  1390000_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_222400000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_35_cc71cef7_group" TO TIMEGRP "c |             |            |            |        |            
  e_222400000_cc71cef7_group"         22.20 |             |            |            |        |            
  58046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_22240000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_35_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _22240000_cc71cef7_group"         22.2058 |             |            |            |        |            
  046 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_2224_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_35_cc71cef7_group" TO TIMEGRP "ce_222 |             |            |            |        |            
  4_cc71cef7_group" 4.44116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_2500_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_35_cc71cef7_group" TO TIMEGRP "ce_250 |             |            |            |        |            
  0_cc71cef7_group" 22.2058046         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_2780000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_35_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  2780000_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_2_cc71cef7_ | N/A         |         N/A|         N/A|     N/A|         N/A
  group = MAXDELAY FROM TIMEGRP         "ce |             |            |            |        |            
  _35_cc71cef7_group" TO TIMEGRP "ce_2_cc71 |             |            |            |        |            
  cef7_group" 4.44116092 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_5000_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_35_cc71cef7_group" TO TIMEGRP "ce_500 |             |            |            |        |            
  0_cc71cef7_group" 22.2058046         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_55600000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_35_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _55600000_cc71cef7_group"         22.2058 |             |            |            |        |            
  046 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_5560000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_35_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  5560000_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_35_cc71cef7_group_to_ce_556_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_35_cc71cef7_group" TO TIMEGRP "ce_556_ |             |            |            |        |            
  cc71cef7_group" 4.44116092         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_5000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_1112_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _5000_cc71cef7_group"         35.5292874  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_1112_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_5000_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _1112_cc71cef7_group"         35.5292874  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_1390000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_1390000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_222400000 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_5000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P         "ce_222400000_cc71cef7_group" 2 |             |            |            |        |            
  2205.8046 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_35_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_1112_cc71cef7_group" TO TIMEGRP "ce_3 |             |            |            |        |            
  5_cc71cef7_group" 4.44116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_2224_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_5000_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2224_cc71cef7_group"         35.5292874  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_2500_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_5000_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2500_cc71cef7_group"         11102.9023  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5000_cc71cef7_group_to_ce_2780000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2780000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_55600000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_556_cc71cef7_group" TO TIMEGRP " |             |            |            |        |            
  ce_55600000_cc71cef7_group"         2469. |             |            |            |        |            
  28547 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_5560000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_556_cc71cef7_group" TO TIMEGRP "c |             |            |            |        |            
  e_5560000_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_70_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_556_cc71cef7_group" TO TIMEGRP "ce_70_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_1112_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_70_cc71cef7_group" TO TIMEGRP "ce_111 |             |            |            |        |            
  2_cc71cef7_group" 8.88232184         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_1390000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_70_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  1390000_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_222400000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_70_cc71cef7_group" TO TIMEGRP "c |             |            |            |        |            
  e_222400000_cc71cef7_group"         44.41 |             |            |            |        |            
  16092 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_22240000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_70_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _22240000_cc71cef7_group"         44.4116 |             |            |            |        |            
  092 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_2224_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_70_cc71cef7_group" TO TIMEGRP "ce_222 |             |            |            |        |            
  4_cc71cef7_group" 8.88232184         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_2500_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_70_cc71cef7_group" TO TIMEGRP "ce_250 |             |            |            |        |            
  0_cc71cef7_group" 44.4116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_2780000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_70_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  2780000_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_2_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_1112_cc71cef7_group" TO TIMEGRP "ce_2_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_35_cc71cef7 | N/A         |         N/A|         N/A|     N/A|         N/A
  _group = MAXDELAY FROM TIMEGRP         "c |             |            |            |        |            
  e_70_cc71cef7_group" TO TIMEGRP "ce_35_cc |             |            |            |        |            
  71cef7_group" 155.440632         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_5000_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_70_cc71cef7_group" TO TIMEGRP "ce_500 |             |            |            |        |            
  0_cc71cef7_group" 44.4116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_55600000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_70_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _55600000_cc71cef7_group"         44.4116 |             |            |            |        |            
  092 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_5560000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_70_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  5560000_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_70_cc71cef7_group_to_ce_556_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_70_cc71cef7_group" TO TIMEGRP "ce_556_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_2500_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2500_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2500_cc71cef7_group"         11102.9023  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_2780000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1112_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2780000_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_2500_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_1112_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2500_cc71cef7_group"         17.7646437  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_22240000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_1112_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_22240000_cc71cef7_group" 493 |             |            |            |        |            
  8.57094 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_222400000 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_1112_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P         "ce_222400000_cc71cef7_group" 4 |             |            |            |        |            
  938.57094 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_139000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_5560000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_1390000_cc71cef7_group" |             |            |            |        |            
   6173213.68 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_222400 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_5560000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_222400000_cc71cef7_gr |             |            |            |        |            
  oup" 24692854.7 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_2224_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5560000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2224_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_2500_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5560000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2500_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_278000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_5560000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_2780000_cc71cef7_group" |             |            |            |        |            
   12346427.4 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_2_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_5560000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_35_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_5560000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_35_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_5000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_5560000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_5000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_556000 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_5560000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_55600000_cc71cef7_grou |             |            |            |        |            
  p" 24692854.7 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_556_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_5560000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P "ce_556_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_5560000_cc71cef7_group_to_ce_70_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_5560000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_70_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_1112_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_1 |             |            |            |        |            
  112_cc71cef7_group" 2469.28547         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_1390000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_556_cc71cef7_group" TO TIMEGRP "c |             |            |            |        |            
  e_1390000_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_222400000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_556_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
          "ce_222400000_cc71cef7_group" 246 |             |            |            |        |            
  9.28547 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_22240000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_556_cc71cef7_group" TO TIMEGRP " |             |            |            |        |            
  ce_22240000_cc71cef7_group"         2469. |             |            |            |        |            
  28547 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_2224_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2 |             |            |            |        |            
  224_cc71cef7_group" 2469.28547         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_2500_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_2 |             |            |            |        |            
  500_cc71cef7_group" 17.7646437         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_2780000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_556_cc71cef7_group" TO TIMEGRP "c |             |            |            |        |            
  e_2780000_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_2_cc71cef7 | N/A         |         N/A|         N/A|     N/A|         N/A
  _group = MAXDELAY FROM TIMEGRP         "c |             |            |            |        |            
  e_556_cc71cef7_group" TO TIMEGRP "ce_2_cc |             |            |            |        |            
  71cef7_group" 8.88232184         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_35_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_556_cc71cef7_group" TO TIMEGRP "ce_35_ |             |            |            |        |            
  cc71cef7_group" 4.44116092         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_556_cc71cef7_group_to_ce_5000_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_556_cc71cef7_group" TO TIMEGRP "ce_5 |             |            |            |        |            
  000_cc71cef7_group" 17.7646437         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_556_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_222400000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_556_cc71cef7_group" 246 |             |            |            |        |            
  9.28547 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_70_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_222400000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP "ce_70_cc71cef7_group"         44.41 |             |            |            |        |            
  16092 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_1112_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_22240000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_1112_cc71cef7_group" 493 |             |            |            |        |            
  8.57094 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_13900 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_22240000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_1390000_cc71cef7_grou |             |            |            |        |            
  p" 6173213.68 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_22240 | N/A         |         N/A|         N/A|     N/A|         N/A
  0000_cc71cef7_group = MAXDELAY FROM       |             |            |            |        |            
     TIMEGRP "ce_22240000_cc71cef7_group" T |             |            |            |        |            
  O TIMEGRP         "ce_222400000_cc71cef7_ |             |            |            |        |            
  group" 98771418.8 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_2224_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_22240000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_2224_cc71cef7_group" 987 |             |            |            |        |            
  7.14188 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_222400 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_1390000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_222400000_cc71cef7_gr |             |            |            |        |            
  oup" 6173213.68 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_27800 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_22240000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_2780000_cc71cef7_grou |             |            |            |        |            
  p" 12346427.4 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_1112_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1390000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_1112_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_35_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_22240000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_35_cc71cef7_group"         22.2058 |             |            |            |        |            
  046 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_5000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_22240000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP         "ce_5000_cc71cef7_group" 222 |             |            |            |        |            
  05.8046 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_55600 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_22240000_cc71cef7_group" TO |             |            |            |        |            
   TIMEGRP         "ce_55600000_cc71cef7_gr |             |            |            |        |            
  oup" 49385709.4 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_55600 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_22240000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_5560000_cc71cef7_grou |             |            |            |        |            
  p" 24692854.7 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_556_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_22240000_cc71cef7_group" TO TIME |             |            |            |        |            
  GRP "ce_556_cc71cef7_group"         2469. |             |            |            |        |            
  28547 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_22240000_cc71cef7_group_to_ce_70_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_22240000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_70_cc71cef7_group"         44.4116 |             |            |            |        |            
  092 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_1112_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2224_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _1112_cc71cef7_group"         4938.57094  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_1390000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2224_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_1390000_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_222400000 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_2224_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P         "ce_222400000_cc71cef7_group" 9 |             |            |            |        |            
  877.14188 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_22240000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_2224_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_22240000_cc71cef7_group" 987 |             |            |            |        |            
  7.14188 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_2500_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2224_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2500_cc71cef7_group"         17.7646437  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_2780000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2224_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2780000_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_222400 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_1390000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_22240000_cc71cef7_grou |             |            |            |        |            
  p" 6173213.68 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_2224_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1390000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2224_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_2500_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1390000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2500_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_278000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_1390000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_2780000_cc71cef7_group" |             |            |            |        |            
   6173213.68 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_2_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_1390000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_35_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_1390000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_35_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_5000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1390000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_5000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_556000 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_1390000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_55600000_cc71cef7_grou |             |            |            |        |            
  p" 6173213.68 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_556000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_1390000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_5560000_cc71cef7_group" |             |            |            |        |            
   6173213.68 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_556_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_1390000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P "ce_556_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1390000_cc71cef7_group_to_ce_70_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_1390000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_70_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_1112 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_222400000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_1112_cc71cef7_group" 4 |             |            |            |        |            
  938.57094 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_1390 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_222400000_cc71cef7_group" T |             |            |            |        |            
  O TIMEGRP         "ce_1390000_cc71cef7_gr |             |            |            |        |            
  oup" 6173213.68 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2224 | N/A         |         N/A|         N/A|     N/A|         N/A
  0000_cc71cef7_group = MAXDELAY FROM       |             |            |            |        |            
     TIMEGRP "ce_222400000_cc71cef7_group"  |             |            |            |        |            
  TO TIMEGRP         "ce_22240000_cc71cef7_ |             |            |            |        |            
  group" 98771418.8 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2224 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_222400000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_2224_cc71cef7_group" 9 |             |            |            |        |            
  877.14188 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2500 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_222400000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_2500_cc71cef7_group" 1 |             |            |            |        |            
  1102.9023 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_2780 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_222400000_cc71cef7_group" T |             |            |            |        |            
  O TIMEGRP         "ce_2780000_cc71cef7_gr |             |            |            |        |            
  oup" 12346427.4 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_1390000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1112_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_1390000_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_35_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_222400000_cc71cef7_group" TO TIM |             |            |            |        |            
  EGRP "ce_35_cc71cef7_group"         22.20 |             |            |            |        |            
  58046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_5000 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_222400000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_5000_cc71cef7_group" 2 |             |            |            |        |            
  2205.8046 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_5560 | N/A         |         N/A|         N/A|     N/A|         N/A
  0000_cc71cef7_group = MAXDELAY FROM       |             |            |            |        |            
     TIMEGRP "ce_222400000_cc71cef7_group"  |             |            |            |        |            
  TO TIMEGRP         "ce_55600000_cc71cef7_ |             |            |            |        |            
  group" 246928547 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_222400000_cc71cef7_group_to_ce_5560 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_222400000_cc71cef7_group" T |             |            |            |        |            
  O TIMEGRP         "ce_5560000_cc71cef7_gr |             |            |            |        |            
  oup" 24692854.7 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_222400 | N/A         |         N/A|         N/A|     N/A|         N/A
  000_cc71cef7_group = MAXDELAY FROM        |             |            |            |        |            
    TIMEGRP "ce_2780000_cc71cef7_group" TO  |             |            |            |        |            
  TIMEGRP         "ce_222400000_cc71cef7_gr |             |            |            |        |            
  oup" 12346427.4 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_222400 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_2780000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_22240000_cc71cef7_grou |             |            |            |        |            
  p" 12346427.4 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_2224_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2780000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2224_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_2500_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2780000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_2500_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_2_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2780000_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_35_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_2780000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_35_cc71cef7_group"         22.205804 |             |            |            |        |            
  6 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_5000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2780000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_5000_cc71cef7_group"         22205 |             |            |            |        |            
  .8046 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_556000 | N/A         |         N/A|         N/A|     N/A|         N/A
  00_cc71cef7_group = MAXDELAY FROM         |             |            |            |        |            
   TIMEGRP "ce_2780000_cc71cef7_group" TO T |             |            |            |        |            
  IMEGRP         "ce_55600000_cc71cef7_grou |             |            |            |        |            
  p" 12346427.4 ns                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_556000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_2780000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_5560000_cc71cef7_group" |             |            |            |        |            
   12346427.4 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_556_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_2780000_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P "ce_556_cc71cef7_group"         2469.28 |             |            |            |        |            
  547 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_70_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_2780000_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
   "ce_70_cc71cef7_group"         44.411609 |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_1112_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_2_cc71cef7_group" TO TIMEGRP "ce_1112_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_1390000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2_cc71cef7_group" TO TIMEGRP "ce_13 |             |            |            |        |            
  90000_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_222400000_cc | N/A         |         N/A|         N/A|     N/A|         N/A
  71cef7_group = MAXDELAY FROM TIMEGRP      |             |            |            |        |            
      "ce_2_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  222400000_cc71cef7_group"         8.88232 |             |            |            |        |            
  184 ns                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_22240000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_2_cc71cef7_group" TO TIMEGRP "ce_2 |             |            |            |        |            
  2240000_cc71cef7_group"         8.8823218 |             |            |            |        |            
  4 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_55600000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_1112_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_55600000_cc71cef7_group" 493 |             |            |            |        |            
  8.57094 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_2500_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_2_cc71cef7_group" TO TIMEGRP "ce_2500_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_2780000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2_cc71cef7_group" TO TIMEGRP "ce_27 |             |            |            |        |            
  80000_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_35_cc71cef7_ | N/A         |         N/A|         N/A|     N/A|         N/A
  group = MAXDELAY FROM TIMEGRP         "ce |             |            |            |        |            
  _2_cc71cef7_group" TO TIMEGRP "ce_35_cc71 |             |            |            |        |            
  cef7_group" 4.44116092 ns                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_55600000_cc7 | N/A         |         N/A|         N/A|     N/A|         N/A
  1cef7_group = MAXDELAY FROM TIMEGRP       |             |            |            |        |            
     "ce_2_cc71cef7_group" TO TIMEGRP "ce_5 |             |            |            |        |            
  5600000_cc71cef7_group"         8.8823218 |             |            |            |        |            
  4 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_5560000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2_cc71cef7_group" TO TIMEGRP "ce_55 |             |            |            |        |            
  60000_cc71cef7_group"         8.88232184  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2_cc71cef7_group_to_ce_556_cc71cef7 | N/A         |         N/A|         N/A|     N/A|         N/A
  _group = MAXDELAY FROM TIMEGRP         "c |             |            |            |        |            
  e_2_cc71cef7_group" TO TIMEGRP "ce_556_cc |             |            |            |        |            
  71cef7_group" 8.88232184         ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_70_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_1112_cc71cef7_group" TO TIMEGRP "ce_7 |             |            |            |        |            
  0_cc71cef7_group" 8.88232184         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_35_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_2224_cc71cef7_group" TO TIMEGRP "ce_3 |             |            |            |        |            
  5_cc71cef7_group" 4.44116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_5000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2224_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _5000_cc71cef7_group"         35.5292874  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_55600000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_2224_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_55600000_cc71cef7_group" 987 |             |            |            |        |            
  7.14188 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_5560000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2224_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_5560000_cc71cef7_group"         9877. |             |            |            |        |            
  14188 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_556_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_1112_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  556_cc71cef7_group" 2469.28547         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2224_cc71cef7_group_to_ce_70_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_2224_cc71cef7_group" TO TIMEGRP "ce_7 |             |            |            |        |            
  0_cc71cef7_group" 8.88232184         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_1112_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2500_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _1112_cc71cef7_group"         17.7646437  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_1390000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2500_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_1390000_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_222400000 | N/A         |         N/A|         N/A|     N/A|         N/A
  _cc71cef7_group = MAXDELAY FROM         T |             |            |            |        |            
  IMEGRP "ce_2500_cc71cef7_group" TO TIMEGR |             |            |            |        |            
  P         "ce_222400000_cc71cef7_group" 1 |             |            |            |        |            
  1102.9023 ns                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_22240000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_2500_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_22240000_cc71cef7_group" 111 |             |            |            |        |            
  02.9023 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_2224_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2500_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _2224_cc71cef7_group"         17.7646437  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_2780000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2500_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_2780000_cc71cef7_group"         11102 |             |            |            |        |            
  .9023 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_2_cc71cef | N/A         |         N/A|         N/A|     N/A|         N/A
  7_group = MAXDELAY FROM TIMEGRP         " |             |            |            |        |            
  ce_2500_cc71cef7_group" TO TIMEGRP "ce_2_ |             |            |            |        |            
  cc71cef7_group" 8.88232184         ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_35_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_2500_cc71cef7_group" TO TIMEGRP "ce_3 |             |            |            |        |            
  5_cc71cef7_group" 22.2058046         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_5000_cc71 | N/A         |         N/A|         N/A|     N/A|         N/A
  cef7_group = MAXDELAY FROM TIMEGRP        |             |            |            |        |            
    "ce_2500_cc71cef7_group" TO TIMEGRP "ce |             |            |            |        |            
  _5000_cc71cef7_group"         11102.9023  |             |            |            |        |            
  ns                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_55600000_ | N/A         |         N/A|         N/A|     N/A|         N/A
  cc71cef7_group = MAXDELAY FROM         TI |             |            |            |        |            
  MEGRP "ce_2500_cc71cef7_group" TO TIMEGRP |             |            |            |        |            
           "ce_55600000_cc71cef7_group" 111 |             |            |            |        |            
  02.9023 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_1112_cc71cef7_group_to_ce_5560000_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_1112_cc71cef7_group" TO TIMEGRP  |             |            |            |        |            
  "ce_5560000_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_556_cc71c | N/A         |         N/A|         N/A|     N/A|         N/A
  ef7_group = MAXDELAY FROM TIMEGRP         |             |            |            |        |            
   "ce_2500_cc71cef7_group" TO TIMEGRP "ce_ |             |            |            |        |            
  556_cc71cef7_group" 17.7646437         ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2500_cc71cef7_group_to_ce_70_cc71ce | N/A         |         N/A|         N/A|     N/A|         N/A
  f7_group = MAXDELAY FROM TIMEGRP          |             |            |            |        |            
  "ce_2500_cc71cef7_group" TO TIMEGRP "ce_7 |             |            |            |        |            
  0_cc71cef7_group" 44.4116092         ns   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_1112_c | N/A         |         N/A|         N/A|     N/A|         N/A
  c71cef7_group = MAXDELAY FROM TIMEGRP     |             |            |            |        |            
       "ce_2780000_cc71cef7_group" TO TIMEG |             |            |            |        |            
  RP "ce_1112_cc71cef7_group"         4938. |             |            |            |        |            
  57094 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ce_2780000_cc71cef7_group_to_ce_139000 | N/A         |         N/A|         N/A|     N/A|         N/A
  0_cc71cef7_group = MAXDELAY FROM          |             |            |            |        |            
  TIMEGRP "ce_2780000_cc71cef7_group" TO TI |             |            |            |        |            
  MEGRP         "ce_1390000_cc71cef7_group" |             |            |            |        |            
   6173213.68 ns                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      2.800ns|      4.907ns|            0|            0|          165|      1801201|
| TS_cmp_sys_pll_inst_s_clk1    |      5.000ns|      4.761ns|          N/A|            0|            0|            0|            0|
| TS_cmp_sys_pll_inst_s_clk0    |     10.000ns|      9.814ns|          N/A|            0|            0|      1801201|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fmc_adc1_clk_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fmc_adc1_clk_i              |      8.882ns|      4.000ns|      9.622ns|            0|           15|          104|       917397|
| TS_cmp_xwb_fmc130m_4ch_cmp_wb_|      4.441ns|      4.811ns|          N/A|           15|            0|       828201|            0|
| fmc130m_4ch_cmp_fmc_adc_iface_|             |             |             |             |             |             |             |
| gen_clock_chains_1__gen_clock_|             |             |             |             |             |             |             |
| chains_check_cmp_fmc_adc_clk_a|             |             |             |             |             |             |             |
| dc_clk2x_mmcm_out             |             |             |             |             |             |             |             |
| TS_cmp_xwb_fmc130m_4ch_cmp_wb_|      8.882ns|      8.862ns|          N/A|            0|            0|        89196|            0|
| fmc130m_4ch_cmp_fmc_adc_iface_|             |             |             |             |             |             |             |
| gen_clock_chains_1__gen_clock_|             |             |             |             |             |             |             |
| chains_check_cmp_fmc_adc_clk_a|             |             |             |             |             |             |             |
| dc_clk_mmcm_out               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 93 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 13 mins 13 secs 
Total CPU time to PAR completion: 13 mins 45 secs 

Peak Memory Usage:  3329 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 79 errors found.

Number of error messages: 0
Number of warning messages: 265
Number of info messages: 2

Writing design to file dbe_bpm_dsp.ncd



PAR done!

Process "Place & Route" completed successfully

Started : "Generate Post-Place & Route Static Timing".
Running trce...
Command Line: trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml dbe_bpm_dsp.twx dbe_bpm_dsp.ncd -o dbe_bpm_dsp.twr dbe_bpm_dsp.pcf
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/.
   "dbe_bpm_dsp" is an NCD, version 3.2, device xc6vlx240t, package ff1156,
speed -1
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"       
   11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_5000_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"       
   22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1112_cc71cef7_group" TO TIMEGRP
   "ce_1390000_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_1112_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_1112_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"       
   17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1112_cc71cef7_group" TO TIMEGRP
   "ce_2780000_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_1112_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_1112_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_1112_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"       
   35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_1112_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1112_cc71cef7_group" TO TIMEGRP
   "ce_5560000_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_1112_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 2469.28547   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1112_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_1112_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1390000_cc71cef7_group" TO TIMEGRP
   "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_1390000_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_1390000_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1390000_cc71cef7_group" TO TIMEGRP
   "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1390000_cc71cef7_group" TO TIMEGRP
   "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_1390000_cc71cef7_group" TO TIMEGRP       
   "ce_2780000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_1390000_cc71cef7_group" TO TIMEGRP
   "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_1390000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_1390000_cc71cef7_group" TO TIMEGRP       
   "ce_5560000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_1390000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_1390000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM 
         TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 98771418.8 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_2500_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_222400000_cc71cef7_group" TO TIMEGRP
   "ce_35_cc71cef7_group"        22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM 
         TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 246928547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_222400000_cc71cef7_group" TO TIMEGRP       
   "ce_556_cc71cef7_group" 2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_222400000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_222400000_cc71cef7_group" TO TIMEGRP
   "ce_70_cc71cef7_group"        44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM 
         TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 98771418.8 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 49385709.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_22240000_cc71cef7_group" TO TIMEGRP       
   "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_22240000_cc71cef7_group" TO TIMEGRP
   "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_22240000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_22240000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2224_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"       
   4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2224_cc71cef7_group" TO TIMEGRP
   "ce_1390000_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_2224_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_2224_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2224_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"       
   17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2224_cc71cef7_group" TO TIMEGRP
   "ce_2780000_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_2224_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2224_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"       
   35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_2224_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2224_cc71cef7_group" TO TIMEGRP
   "ce_5560000_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2224_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_2224_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2500_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"       
   17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2500_cc71cef7_group" TO TIMEGRP
   "ce_1390000_cc71cef7_group"        11102.9023 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_2500_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_2500_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"       
   17.7646437 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2500_cc71cef7_group" TO TIMEGRP
   "ce_2780000_cc71cef7_group"        11102.9023 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_2500_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_2500_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2500_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group"       
   11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_2500_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_2500_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2500_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_2500_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2780000_cc71cef7_group" TO TIMEGRP
   "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_2780000_cc71cef7_group" TO TIMEGRP       
   "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_2780000_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_2780000_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2780000_cc71cef7_group" TO TIMEGRP
   "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2780000_cc71cef7_group" TO TIMEGRP
   "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_2780000_cc71cef7_group" TO TIMEGRP
   "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_2780000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_2780000_cc71cef7_group" TO TIMEGRP       
   "ce_5560000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2780000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_2780000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_2_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_2_cc71cef7_group" TO TIMEGRP "ce_222400000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_2_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_2_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_2_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092 ns;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_2_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_2_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP      
    "ce_2_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_35_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 4.44116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_35_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_35_cc71cef7_group" TO TIMEGRP
   "ce_222400000_cc71cef7_group"        22.2058046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_35_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_35_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 4.44116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_35_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 22.2058046     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_35_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP       
   "ce_35_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 4.44116092 ns;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_35_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 22.2058046     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_35_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_35_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_35_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_35_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 4.44116092       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_5000_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group"       
   35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5000_cc71cef7_group" TO TIMEGRP
   "ce_1390000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM     
     TIMEGRP "ce_5000_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group"       
   35.5292874 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group"       
   11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5000_cc71cef7_group" TO TIMEGRP
   "ce_2780000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_5000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_5000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 22.2058046     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_5000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5000_cc71cef7_group" TO TIMEGRP
   "ce_5560000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_5000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 17.7646437   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_5000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 44.4116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_1112_cc71cef7_group" 4938.57094 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_22240000_cc71cef7_group" 49385709.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_2224_cc71cef7_group" 9877.14188 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_2500_cc71cef7_group" 11102.9023 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_5000_cc71cef7_group" 22205.8046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_55600000_cc71cef7_group" TO TIMEGRP       
   "ce_5560000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_55600000_cc71cef7_group" TO TIMEGRP
   "ce_556_cc71cef7_group"        2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_55600000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_55600000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5560000_cc71cef7_group" TO TIMEGRP
   "ce_1112_cc71cef7_group"        4938.57094 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_5560000_cc71cef7_group" TO TIMEGRP       
   "ce_1390000_cc71cef7_group" 6173213.68 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM  
        TIMEGRP "ce_5560000_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5560000_cc71cef7_group" TO TIMEGRP
   "ce_2224_cc71cef7_group"        9877.14188 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5560000_cc71cef7_group" TO TIMEGRP
   "ce_2500_cc71cef7_group"        11102.9023 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM    
      TIMEGRP "ce_5560000_cc71cef7_group" TO TIMEGRP       
   "ce_2780000_cc71cef7_group" 12346427.4 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP  
        "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group"       
   8.88232184 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group"       
   22.2058046 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_5560000_cc71cef7_group" TO TIMEGRP
   "ce_5000_cc71cef7_group"        22205.8046 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM   
       TIMEGRP "ce_5560000_cc71cef7_group" TO TIMEGRP       
   "ce_55600000_cc71cef7_group" 24692854.7 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_5560000_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_5560000_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_556_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 2469.28547   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_556_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM      
    TIMEGRP "ce_556_cc71cef7_group" TO TIMEGRP       
   "ce_222400000_cc71cef7_group" 2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_556_cc71cef7_group" TO TIMEGRP
   "ce_22240000_cc71cef7_group"        2469.28547 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_556_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 2469.28547   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_556_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 17.7646437   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_556_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_2_cc71cef7_group = MAXDELAY FROM TIMEGRP      
    "ce_556_cc71cef7_group" TO TIMEGRP "ce_2_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_556_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 4.44116092       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP   
       "ce_556_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 17.7646437   
       ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_556_cc71cef7_group" TO TIMEGRP
   "ce_55600000_cc71cef7_group"        2469.28547 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_556_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"       
   2469.28547 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_556_cc71cef7_group_to_ce_70_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_556_cc71cef7_group" TO TIMEGRP "ce_70_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_1112_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_70_cc71cef7_group" TO TIMEGRP "ce_1112_cc71cef7_group" 8.88232184     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_1390000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_70_cc71cef7_group" TO TIMEGRP "ce_1390000_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_222400000_cc71cef7_group = MAXDELAY FROM
   TIMEGRP        "ce_70_cc71cef7_group" TO TIMEGRP
   "ce_222400000_cc71cef7_group"        44.4116092 ns; ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_22240000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_70_cc71cef7_group" TO TIMEGRP "ce_22240000_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_2224_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_70_cc71cef7_group" TO TIMEGRP "ce_2224_cc71cef7_group" 8.88232184     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_2500_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_70_cc71cef7_group" TO TIMEGRP "ce_2500_cc71cef7_group" 44.4116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_2780000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_70_cc71cef7_group" TO TIMEGRP "ce_2780000_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_35_cc71cef7_group = MAXDELAY FROM TIMEGRP      
    "ce_70_cc71cef7_group" TO TIMEGRP "ce_35_cc71cef7_group" 155.440632       
   ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_5000_cc71cef7_group = MAXDELAY FROM TIMEGRP    
      "ce_70_cc71cef7_group" TO TIMEGRP "ce_5000_cc71cef7_group" 44.4116092     
     ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_55600000_cc71cef7_group = MAXDELAY FROM TIMEGRP
          "ce_70_cc71cef7_group" TO TIMEGRP "ce_55600000_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_5560000_cc71cef7_group = MAXDELAY FROM TIMEGRP 
         "ce_70_cc71cef7_group" TO TIMEGRP "ce_5560000_cc71cef7_group"       
   44.4116092 ns; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_70_cc71cef7_group_to_ce_556_cc71cef7_group = MAXDELAY FROM TIMEGRP     
     "ce_70_cc71cef7_group" TO TIMEGRP "ce_556_cc71cef7_group" 8.88232184       
   ns; ignored during timing analysis.

Analysis completed Thu Sep 26 14:56:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 169
Total time: 4 mins 35 secs 

Process "Generate Post-Place & Route Static Timing" completed successfully

Started : "Generate Programming File".
Running bitgen...
Command Line: bitgen -intstyle ise -f dbe_bpm_dsp.ut dbe_bpm_dsp.ncd
INFO:Bitgen:40 - Replacing "Auto" with "NoWait" for option "Match_cycle".  Most
   commonly, bitgen has determined and will use a specific value instead of the
   generic command-line value of "Auto".  Alternately, this message appears if
   the same option is specified multiple times on the command-line.  In this
   case, the option listed last will be used.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL1<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL2<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL3<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL4<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL5<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL6<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL7<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL8<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL9<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL10<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net CONTROL0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<252>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<253>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<254>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<255>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<248>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<249>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<250>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<251>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<244>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<245>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<246>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<247>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<240>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<241>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<242>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<243>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<252>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<253>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<254>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<255>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<238>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<239>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<248>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<249>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<250>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<251>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/reset_f_edge/iDOUT<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<244>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<245>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<246>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256_dsp_config/U0/I_VIO/UPDATE<247>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<41>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<42>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<43>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/reset_f_edge/iDOUT<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<44>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<45>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<46>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<47>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
   gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<48>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_chipscope_vio_256/U0/I_VIO/UPDATE<49>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_tbt_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
   v_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_fofb_ds_y/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
   tv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_sum/U0/xst_fifo_generator/gconvfifo.rf/grf.rf
   /gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc/cmp_d
   dc_bpm_476_066_cw/fifo_monit_ds_x/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
   ntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
INFO:PhysDesignRules:1949 - Issue with pin connections and/or configuration on
   block:<cmp_xwb_position_calc_core/cmp_wb_position_calc_core/cmp_position_calc
   /cmp_ddc_bpm_476_066_cw/ddc_bpm_476_066_x0/monit_pos_1_522c8cf08d/monit_pos_1
   _c/fr_cmplr_v6_3_7533d5f0521a268c_instance/blk0000001f>:<DSP48E1_DSP48E1>. 
   To save power with this DSP48E1 OPMODE input pin programming the USE_MULT
   attribute should be set to NONE.

Process "Generate Programming File" completed successfully
