library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity ALUControlUnit is
	port(ALUop : in std_logic_vector(1 downto 0);
	     funct : in std_logic_vector(5 downto 0);
		  ALUcontrol : out std_logic_vector(2 downto 0));
end ALUControlUnit;