#! /foss/tools/iverilog/77d7f0b/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/77d7f0b/lib/ivl/va_math.vpi";
S_0x556c27d45770 .scope module, "tb_clock_divider" "tb_clock_divider" 2 3;
 .timescale 0 0;
P_0x556c27d475f0 .param/l "CLK_PERIOD" 1 2 6, +C4<00000000000000000000000000001010>;
P_0x556c27d47630 .param/l "WIDTH" 1 2 5, +C4<00000000000000000000000000001000>;
v0x556c27d71600_0 .var "clk_in", 0 0;
v0x556c27d716c0_0 .net "clk_out", 0 0, L_0x556c27d81c40;  1 drivers
v0x556c27d71790_0 .var "nrst", 0 0;
v0x556c27d71890_0 .var "scale", 7 0;
S_0x556c27d59590 .scope module, "clock_divider_0" "clock_divider" 2 18, 3 1 0, S_0x556c27d45770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "nrst";
    .port_info 2 /INPUT 8 "scale";
    .port_info 3 /OUTPUT 1 "clk_out";
P_0x556c27d59770 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x556c27d59870_0 .var/i "CONST", 31 0;
v0x556c27d70b40_0 .net *"_ivl_0", 31 0, L_0x556c27d71960;  1 drivers
L_0x7ff8405ec018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556c27d70c20_0 .net *"_ivl_3", 15 0, L_0x7ff8405ec018;  1 drivers
L_0x7ff8405ec060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556c27d70d10_0 .net/2u *"_ivl_4", 31 0, L_0x7ff8405ec060;  1 drivers
v0x556c27d70df0_0 .net *"_ivl_6", 0 0, L_0x556c27d81ad0;  1 drivers
v0x556c27d70f00_0 .net "clk_in", 0 0, v0x556c27d71600_0;  1 drivers
v0x556c27d70fc0_0 .net "clk_out", 0 0, L_0x556c27d81c40;  alias, 1 drivers
v0x556c27d71080_0 .var/i "count", 31 0;
v0x556c27d71160_0 .net "nrst", 0 0, v0x556c27d71790_0;  1 drivers
v0x556c27d71220_0 .net "scale", 7 0, v0x556c27d71890_0;  1 drivers
v0x556c27d71300_0 .var "scale_reg", 7 0;
v0x556c27d713e0_0 .var "signal_clk_out", 0 0;
v0x556c27d714a0_0 .var "true_scale", 15 0;
E_0x556c27d55810/0 .event negedge, v0x556c27d71160_0;
E_0x556c27d55810/1 .event posedge, v0x556c27d70f00_0;
E_0x556c27d55810 .event/or E_0x556c27d55810/0, E_0x556c27d55810/1;
L_0x556c27d71960 .concat [ 16 16 0 0], v0x556c27d714a0_0, L_0x7ff8405ec018;
L_0x556c27d81ad0 .cmp/eq 32, L_0x556c27d71960, L_0x7ff8405ec060;
L_0x556c27d81c40 .functor MUXZ 1, v0x556c27d713e0_0, v0x556c27d71600_0, L_0x556c27d81ad0, C4<>;
    .scope S_0x556c27d59590;
T_0 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x556c27d59870_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x556c27d59590;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c27d713e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556c27d71080_0, 0, 32;
    %load/vec4 v0x556c27d71220_0;
    %store/vec4 v0x556c27d71300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c27d713e0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x556c27d59590;
T_2 ;
    %wait E_0x556c27d55810;
    %load/vec4 v0x556c27d71160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556c27d713e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556c27d71080_0, 0;
    %load/vec4 v0x556c27d71220_0;
    %assign/vec4 v0x556c27d71300_0, 0;
    %load/vec4 v0x556c27d71220_0;
    %pad/u 32;
    %load/vec4 v0x556c27d59870_0;
    %mul;
    %pad/u 16;
    %assign/vec4 v0x556c27d714a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556c27d71080_0;
    %load/vec4 v0x556c27d714a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x556c27d713e0_0;
    %inv;
    %assign/vec4 v0x556c27d713e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556c27d71080_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x556c27d71080_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x556c27d71080_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556c27d45770;
T_3 ;
    %vpi_call 2 27 "$display", "Dumping vars" {0 0 0};
    %vpi_call 2 28 "$dumpfile", "tb_clock_divider.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556c27d59590 {0 0 0};
    %vpi_call 2 31 "$display", "Initializing..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c27d71790_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x556c27d71890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c27d71600_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c27d71790_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c27d71790_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x556c27d71890_0, 0, 8;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556c27d71790_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556c27d71790_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x556c27d45770;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x556c27d71600_0;
    %inv;
    %store/vec4 v0x556c27d71600_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556c27d45770;
T_5 ;
    %delay 400, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_clock_divider.v";
    "././clock_divider.v";
