

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Fri Apr 19 11:04:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2235|     2235|  22.350 us|  22.350 us|  2236|  2236|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                       |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance               |           Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242  |mmult_Pipeline_LOOP1_LOOP2  |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
        |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284  |mmult_Pipeline_LOOP3_LOOP4  |     1191|     1191|  11.910 us|  11.910 us|  1191|  1191|       no|
        +---------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|  160|   20381|  26635|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1768|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       76|  160|   20587|  28405|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       27|   72|      19|     53|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |                Instance               |           Module           | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |A_m_axi_U                              |A_m_axi                     |        4|    0|    830|    734|    0|
    |B_m_axi_U                              |B_m_axi                     |        4|    0|    830|    734|    0|
    |C_m_axi_U                              |C_m_axi                     |        4|    0|    830|    734|    0|
    |control_s_axi_U                        |control_s_axi               |        0|    0|    246|    424|    0|
    |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242  |mmult_Pipeline_LOOP1_LOOP2  |        0|    0|    130|    179|    0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284  |mmult_Pipeline_LOOP3_LOOP4  |        0|  160|  17515|  23830|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+
    |Total                                  |                            |       12|  160|  20381|  26635|    0|
    +---------------------------------------+----------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Abuf_U     |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_1_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_2_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_3_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_4_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_5_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_6_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_7_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_8_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_9_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_10_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_11_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_12_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_13_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_14_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Abuf_15_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_U     |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_1_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_2_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_3_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_4_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_5_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_6_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_7_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_8_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_9_U   |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_10_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_11_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_12_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_13_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_14_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    |Bbuf_15_U  |Abuf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                    |       64|  0|   0|    0|  2048| 1024|    32|        65536|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_ARADDR          |  14|          3|   64|        192|
    |A_ARLEN           |  14|          3|   32|         96|
    |A_ARVALID         |  14|          3|    1|          3|
    |A_RREADY          |   9|          2|    1|          2|
    |A_blk_n_AR        |   9|          2|    1|          2|
    |Abuf_10_address0  |  14|          3|    6|         18|
    |Abuf_10_ce0       |  14|          3|    1|          3|
    |Abuf_10_ce1       |   9|          2|    1|          2|
    |Abuf_10_we0       |   9|          2|    1|          2|
    |Abuf_11_address0  |  14|          3|    6|         18|
    |Abuf_11_ce0       |  14|          3|    1|          3|
    |Abuf_11_ce1       |   9|          2|    1|          2|
    |Abuf_11_we0       |   9|          2|    1|          2|
    |Abuf_12_address0  |  14|          3|    6|         18|
    |Abuf_12_ce0       |  14|          3|    1|          3|
    |Abuf_12_ce1       |   9|          2|    1|          2|
    |Abuf_12_we0       |   9|          2|    1|          2|
    |Abuf_13_address0  |  14|          3|    6|         18|
    |Abuf_13_ce0       |  14|          3|    1|          3|
    |Abuf_13_ce1       |   9|          2|    1|          2|
    |Abuf_13_we0       |   9|          2|    1|          2|
    |Abuf_14_address0  |  14|          3|    6|         18|
    |Abuf_14_ce0       |  14|          3|    1|          3|
    |Abuf_14_ce1       |   9|          2|    1|          2|
    |Abuf_14_we0       |   9|          2|    1|          2|
    |Abuf_15_address0  |  14|          3|    6|         18|
    |Abuf_15_ce0       |  14|          3|    1|          3|
    |Abuf_15_ce1       |   9|          2|    1|          2|
    |Abuf_15_we0       |   9|          2|    1|          2|
    |Abuf_1_address0   |  14|          3|    6|         18|
    |Abuf_1_ce0        |  14|          3|    1|          3|
    |Abuf_1_ce1        |   9|          2|    1|          2|
    |Abuf_1_we0        |   9|          2|    1|          2|
    |Abuf_2_address0   |  14|          3|    6|         18|
    |Abuf_2_ce0        |  14|          3|    1|          3|
    |Abuf_2_ce1        |   9|          2|    1|          2|
    |Abuf_2_we0        |   9|          2|    1|          2|
    |Abuf_3_address0   |  14|          3|    6|         18|
    |Abuf_3_ce0        |  14|          3|    1|          3|
    |Abuf_3_ce1        |   9|          2|    1|          2|
    |Abuf_3_we0        |   9|          2|    1|          2|
    |Abuf_4_address0   |  14|          3|    6|         18|
    |Abuf_4_ce0        |  14|          3|    1|          3|
    |Abuf_4_ce1        |   9|          2|    1|          2|
    |Abuf_4_we0        |   9|          2|    1|          2|
    |Abuf_5_address0   |  14|          3|    6|         18|
    |Abuf_5_ce0        |  14|          3|    1|          3|
    |Abuf_5_ce1        |   9|          2|    1|          2|
    |Abuf_5_we0        |   9|          2|    1|          2|
    |Abuf_6_address0   |  14|          3|    6|         18|
    |Abuf_6_ce0        |  14|          3|    1|          3|
    |Abuf_6_ce1        |   9|          2|    1|          2|
    |Abuf_6_we0        |   9|          2|    1|          2|
    |Abuf_7_address0   |  14|          3|    6|         18|
    |Abuf_7_ce0        |  14|          3|    1|          3|
    |Abuf_7_ce1        |   9|          2|    1|          2|
    |Abuf_7_we0        |   9|          2|    1|          2|
    |Abuf_8_address0   |  14|          3|    6|         18|
    |Abuf_8_ce0        |  14|          3|    1|          3|
    |Abuf_8_ce1        |   9|          2|    1|          2|
    |Abuf_8_we0        |   9|          2|    1|          2|
    |Abuf_9_address0   |  14|          3|    6|         18|
    |Abuf_9_ce0        |  14|          3|    1|          3|
    |Abuf_9_ce1        |   9|          2|    1|          2|
    |Abuf_9_we0        |   9|          2|    1|          2|
    |Abuf_address0     |  14|          3|    6|         18|
    |Abuf_ce0          |  14|          3|    1|          3|
    |Abuf_ce1          |   9|          2|    1|          2|
    |Abuf_we0          |   9|          2|    1|          2|
    |B_ARADDR          |  14|          3|   64|        192|
    |B_ARLEN           |  14|          3|   32|         96|
    |B_ARVALID         |  14|          3|    1|          3|
    |B_RREADY          |   9|          2|    1|          2|
    |B_blk_n_AR        |   9|          2|    1|          2|
    |Bbuf_10_address0  |  14|          3|    6|         18|
    |Bbuf_10_ce0       |  14|          3|    1|          3|
    |Bbuf_10_ce1       |   9|          2|    1|          2|
    |Bbuf_10_we0       |   9|          2|    1|          2|
    |Bbuf_11_address0  |  14|          3|    6|         18|
    |Bbuf_11_ce0       |  14|          3|    1|          3|
    |Bbuf_11_ce1       |   9|          2|    1|          2|
    |Bbuf_11_we0       |   9|          2|    1|          2|
    |Bbuf_12_address0  |  14|          3|    6|         18|
    |Bbuf_12_ce0       |  14|          3|    1|          3|
    |Bbuf_12_ce1       |   9|          2|    1|          2|
    |Bbuf_12_we0       |   9|          2|    1|          2|
    |Bbuf_13_address0  |  14|          3|    6|         18|
    |Bbuf_13_ce0       |  14|          3|    1|          3|
    |Bbuf_13_ce1       |   9|          2|    1|          2|
    |Bbuf_13_we0       |   9|          2|    1|          2|
    |Bbuf_14_address0  |  14|          3|    6|         18|
    |Bbuf_14_ce0       |  14|          3|    1|          3|
    |Bbuf_14_ce1       |   9|          2|    1|          2|
    |Bbuf_14_we0       |   9|          2|    1|          2|
    |Bbuf_15_address0  |  14|          3|    6|         18|
    |Bbuf_15_ce0       |  14|          3|    1|          3|
    |Bbuf_15_ce1       |   9|          2|    1|          2|
    |Bbuf_15_we0       |   9|          2|    1|          2|
    |Bbuf_1_address0   |  14|          3|    6|         18|
    |Bbuf_1_ce0        |  14|          3|    1|          3|
    |Bbuf_1_ce1        |   9|          2|    1|          2|
    |Bbuf_1_we0        |   9|          2|    1|          2|
    |Bbuf_2_address0   |  14|          3|    6|         18|
    |Bbuf_2_ce0        |  14|          3|    1|          3|
    |Bbuf_2_ce1        |   9|          2|    1|          2|
    |Bbuf_2_we0        |   9|          2|    1|          2|
    |Bbuf_3_address0   |  14|          3|    6|         18|
    |Bbuf_3_ce0        |  14|          3|    1|          3|
    |Bbuf_3_ce1        |   9|          2|    1|          2|
    |Bbuf_3_we0        |   9|          2|    1|          2|
    |Bbuf_4_address0   |  14|          3|    6|         18|
    |Bbuf_4_ce0        |  14|          3|    1|          3|
    |Bbuf_4_ce1        |   9|          2|    1|          2|
    |Bbuf_4_we0        |   9|          2|    1|          2|
    |Bbuf_5_address0   |  14|          3|    6|         18|
    |Bbuf_5_ce0        |  14|          3|    1|          3|
    |Bbuf_5_ce1        |   9|          2|    1|          2|
    |Bbuf_5_we0        |   9|          2|    1|          2|
    |Bbuf_6_address0   |  14|          3|    6|         18|
    |Bbuf_6_ce0        |  14|          3|    1|          3|
    |Bbuf_6_ce1        |   9|          2|    1|          2|
    |Bbuf_6_we0        |   9|          2|    1|          2|
    |Bbuf_7_address0   |  14|          3|    6|         18|
    |Bbuf_7_ce0        |  14|          3|    1|          3|
    |Bbuf_7_ce1        |   9|          2|    1|          2|
    |Bbuf_7_we0        |   9|          2|    1|          2|
    |Bbuf_8_address0   |  14|          3|    6|         18|
    |Bbuf_8_ce0        |  14|          3|    1|          3|
    |Bbuf_8_ce1        |   9|          2|    1|          2|
    |Bbuf_8_we0        |   9|          2|    1|          2|
    |Bbuf_9_address0   |  14|          3|    6|         18|
    |Bbuf_9_ce0        |  14|          3|    1|          3|
    |Bbuf_9_ce1        |   9|          2|    1|          2|
    |Bbuf_9_we0        |   9|          2|    1|          2|
    |Bbuf_address0     |  14|          3|    6|         18|
    |Bbuf_ce0          |  14|          3|    1|          3|
    |Bbuf_ce1          |   9|          2|    1|          2|
    |Bbuf_we0          |   9|          2|    1|          2|
    |C_AWADDR          |  14|          3|   64|        192|
    |C_AWLEN           |  14|          3|   32|         96|
    |C_AWVALID         |  14|          3|    1|          3|
    |C_BREADY          |  14|          3|    1|          3|
    |C_WVALID          |   9|          2|    1|          2|
    |C_blk_n_AW        |   9|          2|    1|          2|
    |C_blk_n_B         |   9|          2|    1|          2|
    |ap_NS_fsm         |  93|         19|    1|         19|
    +------------------+----+-----------+-----+-----------+
    |Total             |1768|        383|  588|       1709|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |  18|   0|   18|          0|
    |grp_mmult_Pipeline_LOOP1_LOOP2_fu_242_ap_start_reg  |   1|   0|    1|          0|
    |grp_mmult_Pipeline_LOOP3_LOOP4_fu_284_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln29_1_reg_383                                |  62|   0|   62|          0|
    |trunc_ln29_2_reg_389                                |  62|   0|   62|          0|
    |trunc_ln_reg_395                                    |  62|   0|   62|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 206|   0|  206|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         mmult|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         mmult|  return value|
|m_axi_A_AWVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_AWADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_AWID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_AWLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_AWSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_AWCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_AWQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_AWUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WVALID         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WREADY         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_WDATA          |  out|   32|       m_axi|             A|       pointer|
|m_axi_A_WSTRB          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_WLAST          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WID            |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_WUSER          |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARVALID        |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARREADY        |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_ARADDR         |  out|   64|       m_axi|             A|       pointer|
|m_axi_A_ARID           |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_ARLEN          |  out|    8|       m_axi|             A|       pointer|
|m_axi_A_ARSIZE         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARBURST        |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARLOCK         |  out|    2|       m_axi|             A|       pointer|
|m_axi_A_ARCACHE        |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARPROT         |  out|    3|       m_axi|             A|       pointer|
|m_axi_A_ARQOS          |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARREGION       |  out|    4|       m_axi|             A|       pointer|
|m_axi_A_ARUSER         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_RDATA          |   in|   32|       m_axi|             A|       pointer|
|m_axi_A_RLAST          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_RRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BVALID         |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BREADY         |  out|    1|       m_axi|             A|       pointer|
|m_axi_A_BRESP          |   in|    2|       m_axi|             A|       pointer|
|m_axi_A_BID            |   in|    1|       m_axi|             A|       pointer|
|m_axi_A_BUSER          |   in|    1|       m_axi|             A|       pointer|
|m_axi_B_AWVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_AWADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_AWID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_AWLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_AWSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_AWCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_AWQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_AWUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WVALID         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WREADY         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_WDATA          |  out|   32|       m_axi|             B|       pointer|
|m_axi_B_WSTRB          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_WLAST          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WID            |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_WUSER          |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARVALID        |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARREADY        |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_ARADDR         |  out|   64|       m_axi|             B|       pointer|
|m_axi_B_ARID           |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_ARLEN          |  out|    8|       m_axi|             B|       pointer|
|m_axi_B_ARSIZE         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARBURST        |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARLOCK         |  out|    2|       m_axi|             B|       pointer|
|m_axi_B_ARCACHE        |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARPROT         |  out|    3|       m_axi|             B|       pointer|
|m_axi_B_ARQOS          |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARREGION       |  out|    4|       m_axi|             B|       pointer|
|m_axi_B_ARUSER         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_RDATA          |   in|   32|       m_axi|             B|       pointer|
|m_axi_B_RLAST          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_RRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BVALID         |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BREADY         |  out|    1|       m_axi|             B|       pointer|
|m_axi_B_BRESP          |   in|    2|       m_axi|             B|       pointer|
|m_axi_B_BID            |   in|    1|       m_axi|             B|       pointer|
|m_axi_B_BUSER          |   in|    1|       m_axi|             B|       pointer|
|m_axi_C_AWVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_AWADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_AWID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_AWLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_AWSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_AWCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_AWQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_AWUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WVALID         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WREADY         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_WDATA          |  out|   32|       m_axi|             C|       pointer|
|m_axi_C_WSTRB          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_WLAST          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WID            |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_WUSER          |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARVALID        |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARREADY        |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_ARADDR         |  out|   64|       m_axi|             C|       pointer|
|m_axi_C_ARID           |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_ARLEN          |  out|    8|       m_axi|             C|       pointer|
|m_axi_C_ARSIZE         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARBURST        |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARLOCK         |  out|    2|       m_axi|             C|       pointer|
|m_axi_C_ARCACHE        |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARPROT         |  out|    3|       m_axi|             C|       pointer|
|m_axi_C_ARQOS          |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARREGION       |  out|    4|       m_axi|             C|       pointer|
|m_axi_C_ARUSER         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_RDATA          |   in|   32|       m_axi|             C|       pointer|
|m_axi_C_RLAST          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RUSER          |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_RRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BVALID         |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BREADY         |  out|    1|       m_axi|             C|       pointer|
|m_axi_C_BRESP          |   in|    2|       m_axi|             C|       pointer|
|m_axi_C_BID            |   in|    1|       m_axi|             C|       pointer|
|m_axi_C_BUSER          |   in|    1|       m_axi|             C|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

