[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2643639",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7817891",
        "articleTitle": "Design of Power and Area Efficient Approximate Multipliers",
        "volume": "25",
        "issue": "5",
        "startPage": "1782",
        "endPage": "1786",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086159896,
                "preferredName": "Suganthi Venkatachalam",
                "firstName": "Suganthi",
                "lastName": "Venkatachalam"
            },
            {
                "id": 37400893500,
                "preferredName": "Seok-Bum Ko",
                "firstName": "Seok-Bum",
                "lastName": "Ko"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2655079",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7851085",
        "articleTitle": "Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology",
        "volume": "25",
        "issue": "6",
        "startPage": "1978",
        "endPage": "1982",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085495911,
                "preferredName": "Aibin Yan",
                "firstName": "Aibin",
                "lastName": "Yan"
            },
            {
                "id": 37630683200,
                "preferredName": "Zhengfeng Huang",
                "firstName": "Zhengfeng",
                "lastName": "Huang"
            },
            {
                "id": 37592607800,
                "preferredName": "Maoxiang Yi",
                "firstName": "Maoxiang",
                "lastName": "Yi"
            },
            {
                "id": 37086126067,
                "preferredName": "Xiumin Xu",
                "firstName": "Xiumin",
                "lastName": "Xu"
            },
            {
                "id": 37085811326,
                "preferredName": "Yiming Ouyang",
                "firstName": "Yiming",
                "lastName": "Ouyang"
            },
            {
                "id": 37628471800,
                "preferredName": "Huaguo Liang",
                "firstName": "Huaguo",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2636294",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7797247",
        "articleTitle": "Resource-Efficient SRAM-Based Ternary Content Addressable Memory",
        "volume": "25",
        "issue": "4",
        "startPage": "1583",
        "endPage": "1587",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086187602,
                "preferredName": "Ali Ahmed",
                "firstName": "Ali",
                "lastName": "Ahmed"
            },
            {
                "id": 37085536804,
                "preferredName": "Kyungbae Park",
                "firstName": "Kyungbae",
                "lastName": "Park"
            },
            {
                "id": 37353172300,
                "preferredName": "Sanghyeon Baeg",
                "firstName": "Sanghyeon",
                "lastName": "Baeg"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2604377",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7572972",
        "articleTitle": "A High-Speed and Power-Efficient Voltage Level Shifter for Dual-Supply Applications",
        "volume": "25",
        "issue": "3",
        "startPage": "1154",
        "endPage": "1158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074720600,
                "preferredName": "Seyed Rasool Hosseini",
                "firstName": "Seyed Rasool",
                "lastName": "Hosseini"
            },
            {
                "id": 37409835800,
                "preferredName": "Mehdi Saberi",
                "firstName": "Mehdi",
                "lastName": "Saberi"
            },
            {
                "id": 37270066800,
                "preferredName": "Reza Lotfi",
                "firstName": "Reza",
                "lastName": "Lotfi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2723475",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7981402",
        "articleTitle": "Fast Binary Counters Based on Symmetric Stacking",
        "volume": "25",
        "issue": "10",
        "startPage": "2971",
        "endPage": "2975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074638400,
                "preferredName": "Christopher Fritz",
                "firstName": "Christopher",
                "lastName": "Fritz"
            },
            {
                "id": 37296552500,
                "preferredName": "Adly T. Fam",
                "firstName": "Adly T.",
                "lastName": "Fam"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2567784",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480381",
        "articleTitle": "A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices",
        "volume": "25",
        "issue": "1",
        "startPage": "375",
        "endPage": "379",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424933800,
                "preferredName": "Mario Garrido",
                "firstName": "Mario",
                "lastName": "Garrido"
            },
            {
                "id": 38275366900,
                "preferredName": "Miguel \u00c1ngel S\u00e1nchez",
                "firstName": "Miguel \u00c1ngel",
                "lastName": "S\u00e1nchez"
            },
            {
                "id": 38271150400,
                "preferredName": "Mar\u00eda Luisa L\u00f3pez-Vallejo",
                "firstName": "Mar\u00eda Luisa",
                "lastName": "L\u00f3pez-Vallejo"
            },
            {
                "id": 37272875700,
                "preferredName": "Jes\u00fas Grajal",
                "firstName": "Jes\u00fas",
                "lastName": "Grajal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2685427",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7892983",
        "articleTitle": "Self-Controlled High-Performance Precharge-Free Content-Addressable Memory",
        "volume": "25",
        "issue": "8",
        "startPage": "2388",
        "endPage": "2392",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086194995,
                "preferredName": "Telajala Venkata Mahendra",
                "firstName": "Telajala",
                "lastName": "Venkata Mahendra"
            },
            {
                "id": 37085777972,
                "preferredName": "Sandeep Mishra",
                "firstName": "Sandeep",
                "lastName": "Mishra"
            },
            {
                "id": 37394701400,
                "preferredName": "Anup Dandapat",
                "firstName": "Anup",
                "lastName": "Dandapat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2622404",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7744664",
        "articleTitle": "Hardware Implementation for Real-Time Haze Removal",
        "volume": "25",
        "issue": "3",
        "startPage": "1188",
        "endPage": "1192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38195306600,
                "preferredName": "Bin Zhang",
                "firstName": "Bin",
                "lastName": "Zhang"
            },
            {
                "id": 37310097900,
                "preferredName": "Jizhong Zhao",
                "firstName": "Jizhong",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2620460",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7742975",
        "articleTitle": "An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias",
        "volume": "25",
        "issue": "3",
        "startPage": "1164",
        "endPage": "1167",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085877411,
                "preferredName": "Fengjuan Wang",
                "firstName": "Fengjuan",
                "lastName": "Wang"
            },
            {
                "id": 37588111700,
                "preferredName": "Ningmei Yu",
                "firstName": "Ningmei",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2608921",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7576672",
        "articleTitle": "High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations",
        "volume": "25",
        "issue": "3",
        "startPage": "1159",
        "endPage": "1163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085725932,
                "preferredName": "Guanghui Hu",
                "firstName": "Guanghui",
                "lastName": "Hu"
            },
            {
                "id": 37293859700,
                "preferredName": "Jin Sha",
                "firstName": "Jin",
                "lastName": "Sha"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2748228",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8031975",
        "articleTitle": "An Energy-Efficient and Wide-Range Voltage Level Shifter With Dual Current Mirror",
        "volume": "25",
        "issue": "12",
        "startPage": "3534",
        "endPage": "3538",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085392652,
                "preferredName": "Zhenqiang Yong",
                "firstName": "Zhenqiang",
                "lastName": "Yong"
            },
            {
                "id": 37085778394,
                "preferredName": "Xiaoyan Xiang",
                "firstName": "Xiaoyan",
                "lastName": "Xiang"
            },
            {
                "id": 37085770662,
                "preferredName": "Chen Chen",
                "firstName": "Chen",
                "lastName": "Chen"
            },
            {
                "id": 37085616657,
                "preferredName": "Jianyi Meng",
                "firstName": "Jianyi",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2670537",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7867034",
        "articleTitle": "Security-Adaptive Voltage Conversion as a Lightweight Countermeasure Against LPA Attacks",
        "volume": "25",
        "issue": "7",
        "startPage": "2183",
        "endPage": "2187",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085363514,
                "preferredName": "Weize Yu",
                "firstName": "Weize",
                "lastName": "Yu"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2748603",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8038064",
        "articleTitle": "Design and FPGA Implementation of a Reconfigurable Digital Down Converter for Wideband Applications",
        "volume": "25",
        "issue": "12",
        "startPage": "3548",
        "endPage": "3552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085493092,
                "preferredName": "Xue Liu",
                "firstName": "Xue",
                "lastName": "Liu"
            },
            {
                "id": 37086229155,
                "preferredName": "Xin-Xin Yan",
                "firstName": "Xin-Xin",
                "lastName": "Yan"
            },
            {
                "id": 37085463191,
                "preferredName": "Ze-Ke Wang",
                "firstName": "Ze-Ke",
                "lastName": "Wang"
            },
            {
                "id": 37319889900,
                "preferredName": "Qing-Xu Deng",
                "firstName": "Qing-Xu",
                "lastName": "Deng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2727528",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7995135",
        "articleTitle": "Low-VDD Operation of SRAM Synaptic Array for Implementing Ternary Neural Network",
        "volume": "25",
        "issue": "10",
        "startPage": "2962",
        "endPage": "2965",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086082018,
                "preferredName": "Xiaoyu Sun",
                "firstName": "Xiaoyu",
                "lastName": "Sun"
            },
            {
                "id": 38469480300,
                "preferredName": "Rui Liu",
                "firstName": "Rui",
                "lastName": "Liu"
            },
            {
                "id": 37061585000,
                "preferredName": "Yi-Ju Chen",
                "firstName": "Yi-Ju",
                "lastName": "Chen"
            },
            {
                "id": 37086024577,
                "preferredName": "Hsiao-Yun Chiu",
                "firstName": "Hsiao-Yun",
                "lastName": "Chiu"
            },
            {
                "id": 37085743938,
                "preferredName": "Wei-Hao Chen",
                "firstName": "Wei-Hao",
                "lastName": "Chen"
            },
            {
                "id": 37420875800,
                "preferredName": "Meng-Fan Chang",
                "firstName": "Meng-Fan",
                "lastName": "Chang"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2681758",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7888595",
        "articleTitle": "A Residue-to-Binary Converter for the Extended Four-Moduli Set $\\{2^{n}-1, 2^{n}+1, 2^{2n}+1, 2^{2n+p}\\} $",
        "volume": "25",
        "issue": "7",
        "startPage": "2188",
        "endPage": "2192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352363100,
                "preferredName": "Ahmad Hiasat",
                "firstName": "Ahmad",
                "lastName": "Hiasat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2740343",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8017492",
        "articleTitle": "Low-Complexity Methodology for Complex Square-Root Computation",
        "volume": "25",
        "issue": "11",
        "startPage": "3255",
        "endPage": "3259",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085588574,
                "preferredName": "Suresh Mopuri",
                "firstName": "Suresh",
                "lastName": "Mopuri"
            },
            {
                "id": 37541105800,
                "preferredName": "Amit Acharyya",
                "firstName": "Amit",
                "lastName": "Acharyya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2647985",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7822934",
        "articleTitle": "Two-Extra-Column Trellis Min\u2013Max Decoder Architecture for Nonbinary LDPC Codes",
        "volume": "25",
        "issue": "5",
        "startPage": "1787",
        "endPage": "1791",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085376368,
                "preferredName": "Huyen Pham Thi",
                "firstName": "Huyen Pham",
                "lastName": "Thi"
            },
            {
                "id": 37280126500,
                "preferredName": "Hanho Lee",
                "firstName": "Hanho",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2661754",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7857093",
        "articleTitle": "Preweighted Linearized VCO Analog-to-Digital Converter",
        "volume": "25",
        "issue": "6",
        "startPage": "1983",
        "endPage": "1987",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085563877,
                "preferredName": "Karama M. AL-Tamimi",
                "firstName": "Karama M.",
                "lastName": "AL-Tamimi"
            },
            {
                "id": 38356570700,
                "preferredName": "Kamal El-Sankary",
                "firstName": "Kamal",
                "lastName": "El-Sankary"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2631981",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7782868",
        "articleTitle": "Fast and Disturb-Free Nonvolatile Flip-Flop Using Complementary Polarizer MTJ",
        "volume": "25",
        "issue": "4",
        "startPage": "1573",
        "endPage": "1577",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085533787,
                "preferredName": "Yeongkyo Seo",
                "firstName": "Yeongkyo",
                "lastName": "Seo"
            },
            {
                "id": 37542410100,
                "preferredName": "Xuanyao Fong",
                "firstName": "Xuanyao",
                "lastName": "Fong"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2691727",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7904749",
        "articleTitle": "Design of an Area-Effcient Million-Bit Integer Multiplier Using Double Modulus NTT",
        "volume": "25",
        "issue": "9",
        "startPage": "2658",
        "endPage": "2662",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086054511,
                "preferredName": "Xiang Feng",
                "firstName": "Xiang",
                "lastName": "Feng"
            },
            {
                "id": 37405422500,
                "preferredName": "Shuguo Li",
                "firstName": "Shuguo",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2707119",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7955018",
        "articleTitle": "Thermomechanical Stress-Aware Management for 3-D IC Designs",
        "volume": "25",
        "issue": "9",
        "startPage": "2678",
        "endPage": "2682",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38018805100,
                "preferredName": "Qiaosha Zou",
                "firstName": "Qiaosha",
                "lastName": "Zou"
            },
            {
                "id": 37328658500,
                "preferredName": "Eren Kursun",
                "firstName": "Eren",
                "lastName": "Kursun"
            },
            {
                "id": 37275778900,
                "preferredName": "Yuan Xie",
                "firstName": "Yuan",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2700519",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7931578",
        "articleTitle": "A Fast and Low-Complexity Operator for the Computation of the Arctangent of a Complex Number",
        "volume": "25",
        "issue": "9",
        "startPage": "2663",
        "endPage": "2667",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38328275500,
                "preferredName": "Vicente Torres",
                "firstName": "Vicente",
                "lastName": "Torres"
            },
            {
                "id": 37271831000,
                "preferredName": "Javier Valls",
                "firstName": "Javier",
                "lastName": "Valls"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2566927",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480415",
        "articleTitle": "A 5-Gb/s Digital Clock and Data Recovery Circuit With Reduced DCO Supply Noise Sensitivity Utilizing Coupling Network",
        "volume": "25",
        "issue": "1",
        "startPage": "380",
        "endPage": "384",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085369952,
                "preferredName": "Taeho Lee",
                "firstName": "Taeho",
                "lastName": "Lee"
            },
            {
                "id": 37089293332,
                "preferredName": "Yong-Hun Kim",
                "firstName": "Yong-Hun",
                "lastName": "Kim"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2614004",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7589084",
        "articleTitle": "Probability-Driven Multibit Flip-Flop Integration With Clock Gating",
        "volume": "25",
        "issue": "3",
        "startPage": "1173",
        "endPage": "1177",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086189381,
                "preferredName": "Doron Gluzer",
                "firstName": "Doron",
                "lastName": "Gluzer"
            },
            {
                "id": 37294219200,
                "preferredName": "Shmuel Wimer",
                "firstName": "Shmuel",
                "lastName": "Wimer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736063",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8030347",
        "articleTitle": "Multiradix Trivium Implementations for Low-Power IoT Hardware",
        "volume": "25",
        "issue": "12",
        "startPage": "3401",
        "endPage": "3405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38294492900,
                "preferredName": "J. M. Mora-Guti\u00e9rrez",
                "firstName": "J. M.",
                "lastName": "Mora-Guti\u00e9rrez"
            },
            {
                "id": 37085844021,
                "preferredName": "C. J. Jim\u00e9nez-Fern\u00e1ndez",
                "firstName": "C. J.",
                "lastName": "Jim\u00e9nez-Fern\u00e1ndez"
            },
            {
                "id": 37085866821,
                "preferredName": "M. Valencia-Barrero",
                "firstName": "M.",
                "lastName": "Valencia-Barrero"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2641259",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7809130",
        "articleTitle": "A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs",
        "volume": "25",
        "issue": "4",
        "startPage": "1563",
        "endPage": "1567",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085496890,
                "preferredName": "Mohammad Ali Montazerolghaem",
                "firstName": "Mohammad Ali",
                "lastName": "Montazerolghaem"
            },
            {
                "id": 37541454100,
                "preferredName": "Tohid Moosazadeh",
                "firstName": "Tohid",
                "lastName": "Moosazadeh"
            },
            {
                "id": 37269863600,
                "preferredName": "Mohammad Yavari",
                "firstName": "Mohammad",
                "lastName": "Yavari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2576281",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7494634",
        "articleTitle": "Content Addressable Memory\u2014Early Predict and Terminate Precharge of Match-Line",
        "volume": "25",
        "issue": "1",
        "startPage": "385",
        "endPage": "387",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087231173,
                "preferredName": "Mohammed V. Zackriya",
                "firstName": "Mohammed V.",
                "lastName": "Zackriya"
            },
            {
                "id": 37845561100,
                "preferredName": "Harish M. Kittur",
                "firstName": "Harish M.",
                "lastName": "Kittur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2574962",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7492270",
        "articleTitle": "Nonlinearity Estimation for Compensation of Phase Interpolator in Bang\u2013Bang CDRs",
        "volume": "25",
        "issue": "1",
        "startPage": "388",
        "endPage": "392",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37878548400,
                "preferredName": "Archit Joshi",
                "firstName": "Archit",
                "lastName": "Joshi"
            },
            {
                "id": 37394227700,
                "preferredName": "Mukul Sarkar",
                "firstName": "Mukul",
                "lastName": "Sarkar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2747157",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8030349",
        "articleTitle": "Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis",
        "volume": "25",
        "issue": "12",
        "startPage": "3543",
        "endPage": "3547",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085349747,
                "preferredName": "Woorham Bae",
                "firstName": "Woorham",
                "lastName": "Bae"
            },
            {
                "id": 37268296200,
                "preferredName": "Borivoje Nikoli\u0107",
                "firstName": "Borivoje",
                "lastName": "Nikoli\u0107"
            },
            {
                "id": 37274430800,
                "preferredName": "Deog-Kyoon Jeong",
                "firstName": "Deog-Kyoon",
                "lastName": "Jeong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2584387",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7516701",
        "articleTitle": "Closed-Form Expressions for I/O Simultaneous Switching Noise Revisited",
        "volume": "25",
        "issue": "2",
        "startPage": "769",
        "endPage": "773",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085443313,
                "preferredName": "Hailang Wang",
                "firstName": "Hailang",
                "lastName": "Wang"
            },
            {
                "id": 37296015600,
                "preferredName": "Emre Salman",
                "firstName": "Emre",
                "lastName": "Salman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2589548",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7522078",
        "articleTitle": "Optimized Design of an LSSD Scan Cell",
        "volume": "25",
        "issue": "2",
        "startPage": "765",
        "endPage": "768",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085577703,
                "preferredName": "Leonardo Rezende Juracy",
                "firstName": "Leonardo Rezende",
                "lastName": "Juracy"
            },
            {
                "id": 38070554700,
                "preferredName": "Matheus Trevisan Moreira",
                "firstName": "Matheus Trevisan",
                "lastName": "Moreira"
            },
            {
                "id": 37085530919,
                "preferredName": "Felipe Augusto Kuentzer",
                "firstName": "Felipe Augusto",
                "lastName": "Kuentzer"
            },
            {
                "id": 37086065167,
                "preferredName": "Alexandre de Morais Amory",
                "firstName": "Alexandre",
                "lastName": "de Morais Amory"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2649886",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7831427",
        "articleTitle": "28-nm Latch-Type Sense Amplifier Modification for Coupling Suppression",
        "volume": "25",
        "issue": "5",
        "startPage": "1767",
        "endPage": "1773",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37599041300,
                "preferredName": "Yiping Zhang",
                "firstName": "Yiping",
                "lastName": "Zhang"
            },
            {
                "id": 37404921000,
                "preferredName": "Ziou Wang",
                "firstName": "Ziou",
                "lastName": "Wang"
            },
            {
                "id": 37089612850,
                "preferredName": "Canyan Zhu",
                "firstName": "Canyan",
                "lastName": "Zhu"
            },
            {
                "id": 37406074300,
                "preferredName": "Lijun Zhang",
                "firstName": "Lijun",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2670147",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7869420",
        "articleTitle": "Selecting Replacements for Undetectable Path Delay Faults",
        "volume": "25",
        "issue": "6",
        "startPage": "1988",
        "endPage": "1992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2600267",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7557069",
        "articleTitle": "All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface",
        "volume": "25",
        "issue": "2",
        "startPage": "788",
        "endPage": "792",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086077432,
                "preferredName": "Kihwan Seong",
                "firstName": "Kihwan",
                "lastName": "Seong"
            },
            {
                "id": 37086084360,
                "preferredName": "Won-Cheol Lee",
                "firstName": "Won-Cheol",
                "lastName": "Lee"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            },
            {
                "id": 37277119400,
                "preferredName": "Hong-June Park",
                "firstName": "Hong-June",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2737523",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012497",
        "articleTitle": "An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design",
        "volume": "25",
        "issue": "11",
        "startPage": "3260",
        "endPage": "3264",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085830946,
                "preferredName": "Boyu Hu",
                "firstName": "Boyu",
                "lastName": "Hu"
            },
            {
                "id": 37072435200,
                "preferredName": "Yuan Du",
                "firstName": "Yuan",
                "lastName": "Du"
            },
            {
                "id": 37085549114,
                "preferredName": "Rulin Huang",
                "firstName": "Rulin",
                "lastName": "Huang"
            },
            {
                "id": 37085435704,
                "preferredName": "Jeffrey Lee",
                "firstName": "Jeffrey",
                "lastName": "Lee"
            },
            {
                "id": 37281024200,
                "preferredName": "Young-Kai Chen",
                "firstName": "Young-Kai",
                "lastName": "Chen"
            },
            {
                "id": 38183724300,
                "preferredName": "Mau-Chung Frank Chang",
                "firstName": "Mau-Chung Frank",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2592537",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7527660",
        "articleTitle": "Digital Buck Converter With Switching Loss Reduction Scheme for Light Load Efficiency Enhancement",
        "volume": "25",
        "issue": "2",
        "startPage": "783",
        "endPage": "787",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085368356,
                "preferredName": "Chung-Shiang Wu",
                "firstName": "Chung-Shiang",
                "lastName": "Wu"
            },
            {
                "id": 37086094407,
                "preferredName": "Hui-Hsuan Lee",
                "firstName": "Hui-Hsuan",
                "lastName": "Lee"
            },
            {
                "id": 37085344773,
                "preferredName": "Po-Hung Chen",
                "firstName": "Po-Hung",
                "lastName": "Chen"
            },
            {
                "id": 37285310100,
                "preferredName": "Wei Hwang",
                "firstName": "Wei",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2746139",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8030351",
        "articleTitle": "An Algorithm for Improving the Throughput of Serial Low-Complexity Chase Soft-Decision Reed\u2013Solomon Decoder",
        "volume": "25",
        "issue": "12",
        "startPage": "3539",
        "endPage": "3542",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086113888,
                "preferredName": "Haowen Luo",
                "firstName": "Haowen",
                "lastName": "Luo"
            },
            {
                "id": 37085636945,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37086147308,
                "preferredName": "Yang Wang",
                "firstName": "Yang",
                "lastName": "Wang"
            },
            {
                "id": 37086237623,
                "preferredName": "Yan Hu",
                "firstName": "Yan",
                "lastName": "Hu"
            },
            {
                "id": 38240118000,
                "preferredName": "Yanyan Liu",
                "firstName": "Yanyan",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2595627",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7536621",
        "articleTitle": "Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application",
        "volume": "25",
        "issue": "2",
        "startPage": "779",
        "endPage": "782",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086197624,
                "preferredName": "Ji-Hoon Park",
                "firstName": "Ji-Hoon",
                "lastName": "Park"
            },
            {
                "id": 37086196297,
                "preferredName": "Hyun-Seung Seo",
                "firstName": "Hyun-Seung",
                "lastName": "Seo"
            },
            {
                "id": 37358397800,
                "preferredName": "Bai-Sun Kong",
                "firstName": "Bai-Sun",
                "lastName": "Kong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2597182",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7548299",
        "articleTitle": "Analysis and Reduction of Nonidealities in Stacked-Transistor Current Sources",
        "volume": "25",
        "issue": "2",
        "startPage": "774",
        "endPage": "778",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086129725,
                "preferredName": "Derui Kong",
                "firstName": "Derui",
                "lastName": "Kong"
            },
            {
                "id": 37292430900,
                "preferredName": "Dongwon Seo",
                "firstName": "Dongwon",
                "lastName": "Seo"
            },
            {
                "id": 38244522300,
                "preferredName": "Sang Min Lee",
                "firstName": "Sang Min",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2737646",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012563",
        "articleTitle": "In-DRAM Data Initialization",
        "volume": "25",
        "issue": "11",
        "startPage": "3251",
        "endPage": "3254",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38067364800,
                "preferredName": "Hoseok Seol",
                "firstName": "Hoseok",
                "lastName": "Seol"
            },
            {
                "id": 38580458900,
                "preferredName": "Wongyu Shin",
                "firstName": "Wongyu",
                "lastName": "Shin"
            },
            {
                "id": 37085704606,
                "preferredName": "Jaemin Jang",
                "firstName": "Jaemin",
                "lastName": "Jang"
            },
            {
                "id": 37085716383,
                "preferredName": "Jungwhan Choi",
                "firstName": "Jungwhan",
                "lastName": "Choi"
            },
            {
                "id": 37085710064,
                "preferredName": "Jinwoong Suh",
                "firstName": "Jinwoong",
                "lastName": "Suh"
            },
            {
                "id": 37278168900,
                "preferredName": "Lee-Sup Kim",
                "firstName": "Lee-Sup",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2623810",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7747508",
        "articleTitle": "Chain-Based Approach for Fast Through-Silicon-Via Coupling Delay Estimation",
        "volume": "25",
        "issue": "3",
        "startPage": "1178",
        "endPage": "1182",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37397563500,
                "preferredName": "Jaewon Jang",
                "firstName": "Jaewon",
                "lastName": "Jang"
            },
            {
                "id": 37085994580,
                "preferredName": "Minho Cheong",
                "firstName": "Minho",
                "lastName": "Cheong"
            },
            {
                "id": 37403230400,
                "preferredName": "Jin-Ho Ahn",
                "firstName": "Jin-Ho",
                "lastName": "Ahn"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2686600",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7895169",
        "articleTitle": "Design of Temperature-Aware Low-Voltage 8T SRAM in SOI Technology for High-Temperature Operation (25 %C\u2013300 %C)",
        "volume": "25",
        "issue": "8",
        "startPage": "2383",
        "endPage": "2387",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085550761,
                "preferredName": "Ngoc Le Ba",
                "firstName": "Ngoc",
                "lastName": "Le Ba"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2648639",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7817892",
        "articleTitle": "Design of a CMOS Chlorophyll Concentration Detector Based on Organic Chlorophyll Battery for Measuring Vegetable Chlorophyll Concentration",
        "volume": "25",
        "issue": "5",
        "startPage": "1725",
        "endPage": "1730",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277662700,
                "preferredName": "Cheng-Ta Chiang",
                "firstName": "Cheng-Ta",
                "lastName": "Chiang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2654506",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7864441",
        "articleTitle": "Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices",
        "volume": "25",
        "issue": "10",
        "startPage": "2700",
        "endPage": "2713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37658321700,
                "preferredName": "Michael Gautschi",
                "firstName": "Michael",
                "lastName": "Gautschi"
            },
            {
                "id": 37086128676,
                "preferredName": "Pasquale Davide Schiavone",
                "firstName": "Pasquale Davide",
                "lastName": "Schiavone"
            },
            {
                "id": 37085746354,
                "preferredName": "Andreas Traber",
                "firstName": "Andreas",
                "lastName": "Traber"
            },
            {
                "id": 37408507000,
                "preferredName": "Igor Loi",
                "firstName": "Igor",
                "lastName": "Loi"
            },
            {
                "id": 37541605100,
                "preferredName": "Antonio Pullini",
                "firstName": "Antonio",
                "lastName": "Pullini"
            },
            {
                "id": 37346212900,
                "preferredName": "Davide Rossi",
                "firstName": "Davide",
                "lastName": "Rossi"
            },
            {
                "id": 37937061600,
                "preferredName": "Eric Flamand",
                "firstName": "Eric",
                "lastName": "Flamand"
            },
            {
                "id": 37330625700,
                "preferredName": "Frank K. G\u00fcrkaynak",
                "firstName": "Frank K.",
                "lastName": "G\u00fcrkaynak"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2688340",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7898402",
        "articleTitle": "Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns",
        "volume": "25",
        "issue": "8",
        "startPage": "2220",
        "endPage": "2233",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085406101,
                "preferredName": "Fengbin Tu",
                "firstName": "Fengbin",
                "lastName": "Tu"
            },
            {
                "id": 37400289900,
                "preferredName": "Shouyi Yin",
                "firstName": "Shouyi",
                "lastName": "Yin"
            },
            {
                "id": 38057184600,
                "preferredName": "Peng Ouyang",
                "firstName": "Peng",
                "lastName": "Ouyang"
            },
            {
                "id": 37086017709,
                "preferredName": "Shibin Tang",
                "firstName": "Shibin",
                "lastName": "Tang"
            },
            {
                "id": 37280777600,
                "preferredName": "Leibo Liu",
                "firstName": "Leibo",
                "lastName": "Liu"
            },
            {
                "id": 37404117300,
                "preferredName": "Shaojun Wei",
                "firstName": "Shaojun",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2643003",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7817900",
        "articleTitle": "Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers",
        "volume": "25",
        "issue": "4",
        "startPage": "1352",
        "endPage": "1361",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086099369,
                "preferredName": "Omid Akbari",
                "firstName": "Omid",
                "lastName": "Akbari"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2654298",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7839313",
        "articleTitle": "VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing",
        "volume": "25",
        "issue": "10",
        "startPage": "2688",
        "endPage": "2699",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072519200,
                "preferredName": "Arash Ardakani",
                "firstName": "Arash",
                "lastName": "Ardakani"
            },
            {
                "id": 38273560300,
                "preferredName": "Fran\u00e7ois Leduc-Primeau",
                "firstName": "Fran\u00e7ois",
                "lastName": "Leduc-Primeau"
            },
            {
                "id": 37313173400,
                "preferredName": "Naoya Onizawa",
                "firstName": "Naoya",
                "lastName": "Onizawa"
            },
            {
                "id": 37283370100,
                "preferredName": "Takahiro Hanyu",
                "firstName": "Takahiro",
                "lastName": "Hanyu"
            },
            {
                "id": 37265461200,
                "preferredName": "Warren J. Gross",
                "firstName": "Warren J.",
                "lastName": "Gross"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2587696",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7517375",
        "articleTitle": "RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing",
        "volume": "25",
        "issue": "2",
        "startPage": "393",
        "endPage": "401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085767022,
                "preferredName": "Reza Zendegani",
                "firstName": "Reza",
                "lastName": "Zendegani"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 37089115382,
                "preferredName": "Milad Bahadori",
                "firstName": "Milad",
                "lastName": "Bahadori"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2727985",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7994702",
        "articleTitle": "Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical Analysis",
        "volume": "25",
        "issue": "10",
        "startPage": "2939",
        "endPage": "2948",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086054664,
                "preferredName": "Jiaji He",
                "firstName": "Jiaji",
                "lastName": "He"
            },
            {
                "id": 37086059582,
                "preferredName": "Yiqiang Zhao",
                "firstName": "Yiqiang",
                "lastName": "Zhao"
            },
            {
                "id": 37085473156,
                "preferredName": "Xiaolong Guo",
                "firstName": "Xiaolong",
                "lastName": "Guo"
            },
            {
                "id": 37402122400,
                "preferredName": "Yier Jin",
                "firstName": "Yier",
                "lastName": "Jin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606658",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7579621",
        "articleTitle": "DRAM-Based Intrinsic Physically Unclonable Functions for System-Level Security and Authentication",
        "volume": "25",
        "issue": "3",
        "startPage": "1085",
        "endPage": "1097",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085636408,
                "preferredName": "Fatemeh Tehranipoor",
                "firstName": "Fatemeh",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37085646006,
                "preferredName": "Nima Karimian",
                "firstName": "Nima",
                "lastName": "Karimian"
            },
            {
                "id": 37085742079,
                "preferredName": "Wei Yan",
                "firstName": "Wei",
                "lastName": "Yan"
            },
            {
                "id": 37265493600,
                "preferredName": "John A. Chandy",
                "firstName": "John A.",
                "lastName": "Chandy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633348",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7792718",
        "articleTitle": "Silicon Demonstration of Hardware Trojan Design and Detection in Wireless Cryptographic ICs",
        "volume": "25",
        "issue": "4",
        "startPage": "1506",
        "endPage": "1519",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085397690,
                "preferredName": "Yu Liu",
                "firstName": "Yu",
                "lastName": "Liu"
            },
            {
                "id": 37402122400,
                "preferredName": "Yier Jin",
                "firstName": "Yier",
                "lastName": "Jin"
            },
            {
                "id": 37269740500,
                "preferredName": "Aria Nosratinia",
                "firstName": "Aria",
                "lastName": "Nosratinia"
            },
            {
                "id": 37274481400,
                "preferredName": "Yiorgos Makris",
                "firstName": "Yiorgos",
                "lastName": "Makris"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2657799",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7850945",
        "articleTitle": "Design and Applications of Approximate Circuits by Gate-Level Pruning",
        "volume": "25",
        "issue": "5",
        "startPage": "1694",
        "endPage": "1702",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085420936,
                "preferredName": "Jeremy Schlachter",
                "firstName": "Jeremy",
                "lastName": "Schlachter"
            },
            {
                "id": 37085411128,
                "preferredName": "Vincent Camus",
                "firstName": "Vincent",
                "lastName": "Camus"
            },
            {
                "id": 37295453900,
                "preferredName": "Krishna V. Palem",
                "firstName": "Krishna V.",
                "lastName": "Palem"
            },
            {
                "id": 37269686200,
                "preferredName": "Christian Enz",
                "firstName": "Christian",
                "lastName": "Enz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2623601",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7747478",
        "articleTitle": "Power-Gated 9T SRAM Cell for Low-Energy Operation",
        "volume": "25",
        "issue": "3",
        "startPage": "1183",
        "endPage": "1187",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085877546,
                "preferredName": "Tae Woo Oh",
                "firstName": "Tae Woo",
                "lastName": "Oh"
            },
            {
                "id": 38475670800,
                "preferredName": "Hanwool Jeong",
                "firstName": "Hanwool",
                "lastName": "Jeong"
            },
            {
                "id": 37085563379,
                "preferredName": "Kyoman Kang",
                "firstName": "Kyoman",
                "lastName": "Kang"
            },
            {
                "id": 37085569008,
                "preferredName": "Juhyun Park",
                "firstName": "Juhyun",
                "lastName": "Park"
            },
            {
                "id": 38067140300,
                "preferredName": "Younghwi Yang",
                "firstName": "Younghwi",
                "lastName": "Yang"
            },
            {
                "id": 37983982700,
                "preferredName": "Seong-Ook Jung",
                "firstName": "Seong-Ook",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645282",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7819457",
        "articleTitle": "Novel Radiation-Hardened-by-Design (RHBD) 12T Memory Cell for Aerospace Applications in Nanoscale CMOS Technology",
        "volume": "25",
        "issue": "5",
        "startPage": "1593",
        "endPage": "1600",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085439915,
                "preferredName": "Jing Guo",
                "firstName": "Jing",
                "lastName": "Guo"
            },
            {
                "id": 37535030600,
                "preferredName": "Lei Zhu",
                "firstName": "Lei",
                "lastName": "Zhu"
            },
            {
                "id": 37086106771,
                "preferredName": "Wenyi Liu",
                "firstName": "Wenyi",
                "lastName": "Liu"
            },
            {
                "id": 37593438000,
                "preferredName": "Hai Huang",
                "firstName": "Hai",
                "lastName": "Huang"
            },
            {
                "id": 37085444285,
                "preferredName": "Shanshan Liu",
                "firstName": "Shanshan",
                "lastName": "Liu"
            },
            {
                "id": 38488508500,
                "preferredName": "Tianqi Wang",
                "firstName": "Tianqi",
                "lastName": "Wang"
            },
            {
                "id": 37539977500,
                "preferredName": "Liyi Xiao",
                "firstName": "Liyi",
                "lastName": "Xiao"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2717950",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7967731",
        "articleTitle": "Accelerating Recurrent Neural Networks: A Memory-Efficient Approach",
        "volume": "25",
        "issue": "10",
        "startPage": "2763",
        "endPage": "2775",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086056754,
                "preferredName": "Zhisheng Wang",
                "firstName": "Zhisheng",
                "lastName": "Wang"
            },
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2574620",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7491370",
        "articleTitle": "High-Speed and Low-Latency ECC Processor Implementation Over GF( $2^{m})$ on FPGA",
        "volume": "25",
        "issue": "1",
        "startPage": "165",
        "endPage": "176",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085730540,
                "preferredName": "Zia U. A. Khan",
                "firstName": "Zia U. A.",
                "lastName": "Khan"
            },
            {
                "id": 37271870100,
                "preferredName": "Mohammed Benaissa",
                "firstName": "Mohammed",
                "lastName": "Benaissa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2620998",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7742915",
        "articleTitle": "High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder",
        "volume": "25",
        "issue": "3",
        "startPage": "1098",
        "endPage": "1111",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085401983,
                "preferredName": "Syed Mohsin Abbas",
                "firstName": "Syed Mohsin",
                "lastName": "Abbas"
            },
            {
                "id": 38240983800,
                "preferredName": "YouZhe Fan",
                "firstName": "YouZhe",
                "lastName": "Fan"
            },
            {
                "id": 37085588040,
                "preferredName": "Ji Chen",
                "firstName": "Ji",
                "lastName": "Chen"
            },
            {
                "id": 37278549800,
                "preferredName": "Chi-Ying Tsui",
                "firstName": "Chi-Ying",
                "lastName": "Tsui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2716386",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7970126",
        "articleTitle": "AES Datapath Optimization Strategies for Low-Power Low-Energy Multisecurity-Level Internet-of-Things Applications",
        "volume": "25",
        "issue": "12",
        "startPage": "3281",
        "endPage": "3290",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085425723,
                "preferredName": "Duy-Hieu Bui",
                "firstName": "Duy-Hieu",
                "lastName": "Bui"
            },
            {
                "id": 37424213700,
                "preferredName": "Diego Puschini",
                "firstName": "Diego",
                "lastName": "Puschini"
            },
            {
                "id": 37085874055,
                "preferredName": "Simone Bacles-Min",
                "firstName": "Simone",
                "lastName": "Bacles-Min"
            },
            {
                "id": 37316772200,
                "preferredName": "Edith Beign\u00e9",
                "firstName": "Edith",
                "lastName": "Beign\u00e9"
            },
            {
                "id": 37667715300,
                "preferredName": "Xuan-Tu Tran",
                "firstName": "Xuan-Tu",
                "lastName": "Tran"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2656843",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7850943",
        "articleTitle": "Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems",
        "volume": "25",
        "issue": "6",
        "startPage": "1856",
        "endPage": "1865",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38667714300,
                "preferredName": "Sung Joo Park",
                "firstName": "Sung Joo",
                "lastName": "Park"
            },
            {
                "id": 37897363600,
                "preferredName": "Bumhee Bae",
                "firstName": "Bumhee",
                "lastName": "Bae"
            },
            {
                "id": 37281190400,
                "preferredName": "Joungho Kim",
                "firstName": "Joungho",
                "lastName": "Kim"
            },
            {
                "id": 37275519500,
                "preferredName": "Madhavan Swaminathan",
                "firstName": "Madhavan",
                "lastName": "Swaminathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2703141",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7932534",
        "articleTitle": "All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters",
        "volume": "25",
        "issue": "9",
        "startPage": "2552",
        "endPage": "2560",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086130752,
                "preferredName": "Shuai Chen",
                "firstName": "Shuai",
                "lastName": "Chen"
            },
            {
                "id": 37085370419,
                "preferredName": "Luke Wang",
                "firstName": "Luke",
                "lastName": "Wang"
            },
            {
                "id": 37423402800,
                "preferredName": "Hong Zhang",
                "firstName": "Hong",
                "lastName": "Zhang"
            },
            {
                "id": 37086127543,
                "preferredName": "Rosanah Murugesu",
                "firstName": "Rosanah",
                "lastName": "Murugesu"
            },
            {
                "id": 37273445200,
                "preferredName": "Dustin Dunwell",
                "firstName": "Dustin",
                "lastName": "Dunwell"
            },
            {
                "id": 37296785400,
                "preferredName": "Anthony Chan Carusone",
                "firstName": "Anthony Chan",
                "lastName": "Carusone"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645902",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7822930",
        "articleTitle": "Time-Encoded Values for Highly Efficient Stochastic Circuits",
        "volume": "25",
        "issue": "5",
        "startPage": "1644",
        "endPage": "1657",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626291,
                "preferredName": "M. Hassan Najafi",
                "firstName": "M. Hassan",
                "lastName": "Najafi"
            },
            {
                "id": 37086076551,
                "preferredName": "Shiva Jamali-Zavareh",
                "firstName": "Shiva",
                "lastName": "Jamali-Zavareh"
            },
            {
                "id": 37276950200,
                "preferredName": "David J. Lilja",
                "firstName": "David J.",
                "lastName": "Lilja"
            },
            {
                "id": 37346749600,
                "preferredName": "Marc D. Riedel",
                "firstName": "Marc D.",
                "lastName": "Riedel"
            },
            {
                "id": 38534813500,
                "preferredName": "Kia Bazargan",
                "firstName": "Kia",
                "lastName": "Bazargan"
            },
            {
                "id": 37275606500,
                "preferredName": "Ramesh Harjani",
                "firstName": "Ramesh",
                "lastName": "Harjani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2735299",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012466",
        "articleTitle": "Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level",
        "volume": "25",
        "issue": "11",
        "startPage": "3077",
        "endPage": "3088",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086017623,
                "preferredName": "Siyuan Xu",
                "firstName": "Siyuan",
                "lastName": "Xu"
            },
            {
                "id": 37409945500,
                "preferredName": "Benjamin Carrion Schafer",
                "firstName": "Benjamin Carrion",
                "lastName": "Schafer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2729884",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "7997755",
        "articleTitle": "Low-Power 19-Transistor True Single-Phase Clocking Flip-Flop Design Based on Logic Structure Reduction Schemes",
        "volume": "25",
        "issue": "11",
        "startPage": "3033",
        "endPage": "3044",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37291613300,
                "preferredName": "Jin-Fa Lin",
                "firstName": "Jin-Fa",
                "lastName": "Lin"
            },
            {
                "id": 37271383700,
                "preferredName": "Ming-Hwa Sheu",
                "firstName": "Ming-Hwa",
                "lastName": "Sheu"
            },
            {
                "id": 37333724200,
                "preferredName": "Yin-Tsung Hwang",
                "firstName": "Yin-Tsung",
                "lastName": "Hwang"
            },
            {
                "id": 37086058172,
                "preferredName": "Chen-Syuan Wong",
                "firstName": "Chen-Syuan",
                "lastName": "Wong"
            },
            {
                "id": 37086055701,
                "preferredName": "Ming-Yan Tsai",
                "firstName": "Ming-Yan",
                "lastName": "Tsai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2669144",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7875431",
        "articleTitle": "Improving System-Level Lifetime Reliability of Multicore Soft Real-Time Systems",
        "volume": "25",
        "issue": "6",
        "startPage": "1895",
        "endPage": "1905",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38021574800,
                "preferredName": "Yue Ma",
                "firstName": "Yue",
                "lastName": "Ma"
            },
            {
                "id": 37297210800,
                "preferredName": "Thidapat Chantem",
                "firstName": "Thidapat",
                "lastName": "Chantem"
            },
            {
                "id": 37282417600,
                "preferredName": "Robert P. Dick",
                "firstName": "Robert P.",
                "lastName": "Dick"
            },
            {
                "id": 37280709800,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": "Xiaobo Sharon",
                "lastName": "Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2697841",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7929413",
        "articleTitle": "High-Throughput Ring-LWE Cryptoprocessors",
        "volume": "25",
        "issue": "8",
        "startPage": "2332",
        "endPage": "2345",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38339791100,
                "preferredName": "Claudia Patricia Renter\u00eda-Mej\u00eda",
                "firstName": "Claudia Patricia",
                "lastName": "Renter\u00eda-Mej\u00eda"
            },
            {
                "id": 38269998900,
                "preferredName": "Jaime Velasco-Medina",
                "firstName": "Jaime",
                "lastName": "Velasco-Medina"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606248",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7571138",
        "articleTitle": "Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding",
        "volume": "25",
        "issue": "3",
        "startPage": "942",
        "endPage": "953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267408600,
                "preferredName": "Dong Xiang",
                "firstName": "Dong",
                "lastName": "Xiang"
            },
            {
                "id": 37416148800,
                "preferredName": "Xiaoqing Wen",
                "firstName": "Xiaoqing",
                "lastName": "Wen"
            },
            {
                "id": 37406756400,
                "preferredName": "Laung-Terng Wang",
                "firstName": "Laung-Terng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2700726",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7934357",
        "articleTitle": "Imitation Learning for Dynamic VFI Control in Large-Scale Manycore Systems",
        "volume": "25",
        "issue": "9",
        "startPage": "2458",
        "endPage": "2471",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085361593,
                "preferredName": "Ryan Gary Kim",
                "firstName": "Ryan Gary",
                "lastName": "Kim"
            },
            {
                "id": 37085538899,
                "preferredName": "Wonje Choi",
                "firstName": "Wonje",
                "lastName": "Choi"
            },
            {
                "id": 37085491168,
                "preferredName": "Zhuo Chen",
                "firstName": "Zhuo",
                "lastName": "Chen"
            },
            {
                "id": 37085667286,
                "preferredName": "Janardhan Rao Doppa",
                "firstName": "Janardhan Rao",
                "lastName": "Doppa"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            },
            {
                "id": 37273684500,
                "preferredName": "Diana Marculescu",
                "firstName": "Diana",
                "lastName": "Marculescu"
            },
            {
                "id": 37273691800,
                "preferredName": "Radu Marculescu",
                "firstName": "Radu",
                "lastName": "Marculescu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2746683",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8030353",
        "articleTitle": "A 32-nm Subthreshold 7T SRAM Bit Cell With Read Assist",
        "volume": "25",
        "issue": "12",
        "startPage": "3473",
        "endPage": "3483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086088779,
                "preferredName": "Shourya Gupta",
                "firstName": "Shourya",
                "lastName": "Gupta"
            },
            {
                "id": 37598510500,
                "preferredName": "Kirti Gupta",
                "firstName": "Kirti",
                "lastName": "Gupta"
            },
            {
                "id": 37411925000,
                "preferredName": "Neeta Pandey",
                "firstName": "Neeta",
                "lastName": "Pandey"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2611526",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7604081",
        "articleTitle": "Modular Active Charge Balancing for Scalable Battery Packs",
        "volume": "25",
        "issue": "3",
        "startPage": "974",
        "endPage": "987",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085335248,
                "preferredName": "Swaminathan Narayanaswamy",
                "firstName": "Swaminathan",
                "lastName": "Narayanaswamy"
            },
            {
                "id": 37062749400,
                "preferredName": "Matthias Kauer",
                "firstName": "Matthias",
                "lastName": "Kauer"
            },
            {
                "id": 37543141800,
                "preferredName": "Sebastian Steinhorst",
                "firstName": "Sebastian",
                "lastName": "Steinhorst"
            },
            {
                "id": 37391632800,
                "preferredName": "Martin Lukasiewycz",
                "firstName": "Martin",
                "lastName": "Lukasiewycz"
            },
            {
                "id": 37275896800,
                "preferredName": "Samarjit Chakraborty",
                "firstName": "Samarjit",
                "lastName": "Chakraborty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2612647",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7589086",
        "articleTitle": "Multicast-Aware High-Performance Wireless Network-on-Chip Architectures",
        "volume": "25",
        "issue": "3",
        "startPage": "1126",
        "endPage": "1139",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085353151,
                "preferredName": "Karthi Duraisamy",
                "firstName": "Karthi",
                "lastName": "Duraisamy"
            },
            {
                "id": 37085373940,
                "preferredName": "Yuankun Xue",
                "firstName": "Yuankun",
                "lastName": "Xue"
            },
            {
                "id": 37299894300,
                "preferredName": "Paul Bogdan",
                "firstName": "Paul",
                "lastName": "Bogdan"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633412",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7782870",
        "articleTitle": "Fault Diagnosis Schemes for Low-Energy Block Cipher Midori Benchmarked on FPGA",
        "volume": "25",
        "issue": "4",
        "startPage": "1528",
        "endPage": "1536",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085658337,
                "preferredName": "Anita Aghaie",
                "firstName": "Anita",
                "lastName": "Aghaie"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari Kermani",
                "firstName": "Mehran",
                "lastName": "Mozaffari Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2647853",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7827016",
        "articleTitle": "Statistical Timing Analysis Considering Device and Interconnect Variability for BEOL Requirements in the 5-nm Node and Beyond",
        "volume": "25",
        "issue": "5",
        "startPage": "1669",
        "endPage": "1680",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085522172,
                "preferredName": "Trong Huynh-Bao",
                "firstName": "Trong",
                "lastName": "Huynh-Bao"
            },
            {
                "id": 37282160900,
                "preferredName": "Julien Ryckaert",
                "firstName": "Julien",
                "lastName": "Ryckaert"
            },
            {
                "id": 37282556100,
                "preferredName": "Zsolt T\u0151kei",
                "firstName": "Zsolt",
                "lastName": "T\u0151kei"
            },
            {
                "id": 37268833600,
                "preferredName": "Abdelkarim Mercha",
                "firstName": "Abdelkarim",
                "lastName": "Mercha"
            },
            {
                "id": 37282471100,
                "preferredName": "Diederik Verkest",
                "firstName": "Diederik",
                "lastName": "Verkest"
            },
            {
                "id": 37268161200,
                "preferredName": "Aaron Voon-Yew Thean",
                "firstName": "Aaron Voon-Yew",
                "lastName": "Thean"
            },
            {
                "id": 37274342300,
                "preferredName": "Piet Wambacq",
                "firstName": "Piet",
                "lastName": "Wambacq"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2591798",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7530840",
        "articleTitle": "Reliability-Aware Runtime Power Management for Many-Core Systems in the Dark Silicon Era",
        "volume": "25",
        "issue": "2",
        "startPage": "427",
        "endPage": "440",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37529819100,
                "preferredName": "Amir M. Rahmani",
                "firstName": "Amir M.",
                "lastName": "Rahmani"
            },
            {
                "id": 37846916800,
                "preferredName": "Mohammad-Hashem Haghbayan",
                "firstName": "Mohammad-Hashem",
                "lastName": "Haghbayan"
            },
            {
                "id": 37273951700,
                "preferredName": "Antonio Miele",
                "firstName": "Antonio",
                "lastName": "Miele"
            },
            {
                "id": 37320771000,
                "preferredName": "Pasi Liljeberg",
                "firstName": "Pasi",
                "lastName": "Liljeberg"
            },
            {
                "id": 37282456900,
                "preferredName": "Axel Jantsch",
                "firstName": "Axel",
                "lastName": "Jantsch"
            },
            {
                "id": 37273474300,
                "preferredName": "Hannu Tenhunen",
                "firstName": "Hannu",
                "lastName": "Tenhunen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2630315",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7790858",
        "articleTitle": "Design of Defect and Fault-Tolerant Nonvolatile Spintronic Flip-Flops",
        "volume": "25",
        "issue": "4",
        "startPage": "1421",
        "endPage": "1432",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085431012,
                "preferredName": "Rajendra Bishnoi",
                "firstName": "Rajendra",
                "lastName": "Bishnoi"
            },
            {
                "id": 38234718900,
                "preferredName": "Fabian Oboril",
                "firstName": "Fabian",
                "lastName": "Oboril"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2596708",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7548368",
        "articleTitle": "A 100-mA, 99.11% Current Efficiency, 2-mVpp Ripple Digitally Controlled LDO With Active Ripple Suppression",
        "volume": "25",
        "issue": "2",
        "startPage": "696",
        "endPage": "704",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085650015,
                "preferredName": "Michael Cheah",
                "firstName": "Michael",
                "lastName": "Cheah"
            },
            {
                "id": 37408356600,
                "preferredName": "Debashis Mandal",
                "firstName": "Debashis",
                "lastName": "Mandal"
            },
            {
                "id": 37300724900,
                "preferredName": "Bertan Bakkaloglu",
                "firstName": "Bertan",
                "lastName": "Bakkaloglu"
            },
            {
                "id": 37270579400,
                "preferredName": "Sayfe Kiaei",
                "firstName": "Sayfe",
                "lastName": "Kiaei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2568755",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480410",
        "articleTitle": "Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding",
        "volume": "25",
        "issue": "1",
        "startPage": "308",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085342074,
                "preferredName": "Saikat Mondal",
                "firstName": "Saikat",
                "lastName": "Mondal"
            },
            {
                "id": 38468755300,
                "preferredName": "Sang-Bock Cho",
                "firstName": "Sang-Bock",
                "lastName": "Cho"
            },
            {
                "id": 37067974100,
                "preferredName": "Bruce C. Kim",
                "firstName": "Bruce C.",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2717844",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7967732",
        "articleTitle": "Embedded Deterministic Test Points",
        "volume": "25",
        "issue": "10",
        "startPage": "2949",
        "endPage": "2961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085658794,
                "preferredName": "Cesar Acero",
                "firstName": "Cesar",
                "lastName": "Acero"
            },
            {
                "id": 37372279200,
                "preferredName": "Derek Feltham",
                "firstName": "Derek",
                "lastName": "Feltham"
            },
            {
                "id": 37086018540,
                "preferredName": "Yingdi Liu",
                "firstName": "Yingdi",
                "lastName": "Liu"
            },
            {
                "id": 37391951600,
                "preferredName": "Elham Moghaddam",
                "firstName": "Elham",
                "lastName": "Moghaddam"
            },
            {
                "id": 37326892000,
                "preferredName": "Nilanjan Mukherjee",
                "firstName": "Nilanjan",
                "lastName": "Mukherjee"
            },
            {
                "id": 37283721300,
                "preferredName": "Marek Patyra",
                "firstName": "Marek",
                "lastName": "Patyra"
            },
            {
                "id": 37273805300,
                "preferredName": "Janusz Rajski",
                "firstName": "Janusz",
                "lastName": "Rajski"
            },
            {
                "id": 37276068300,
                "preferredName": "Sudhakar M. Reddy",
                "firstName": "Sudhakar M.",
                "lastName": "Reddy"
            },
            {
                "id": 37282711300,
                "preferredName": "Jerzy Tyszer",
                "firstName": "Jerzy",
                "lastName": "Tyszer"
            },
            {
                "id": 37085541011,
                "preferredName": "Justyna Zawada",
                "firstName": "Justyna",
                "lastName": "Zawada"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2627525",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7765099",
        "articleTitle": "An On-Chip Technique to Detect Hardware Trojans and Assist Counterfeit Identification",
        "volume": "25",
        "issue": "12",
        "startPage": "3317",
        "endPage": "3330",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085687904,
                "preferredName": "Maxime Lecomte",
                "firstName": "Maxime",
                "lastName": "Lecomte"
            },
            {
                "id": 38484921900,
                "preferredName": "Jacques Fournier",
                "firstName": "Jacques",
                "lastName": "Fournier"
            },
            {
                "id": 37265803500,
                "preferredName": "Philippe Maurine",
                "firstName": "Philippe",
                "lastName": "Maurine"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2637918",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7801981",
        "articleTitle": "10T SRAM Using Half- $V_{\\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage",
        "volume": "25",
        "issue": "4",
        "startPage": "1193",
        "endPage": "1203",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086144647,
                "preferredName": "Naeem Maroof",
                "firstName": "Naeem",
                "lastName": "Maroof"
            },
            {
                "id": 37358397800,
                "preferredName": "Bai-Sun Kong",
                "firstName": "Bai-Sun",
                "lastName": "Kong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2558842",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7470473",
        "articleTitle": "VLSI Extreme Learning Machine: A Design Space Exploration",
        "volume": "25",
        "issue": "1",
        "startPage": "60",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085468311,
                "preferredName": "Enyi Yao",
                "firstName": "Enyi",
                "lastName": "Yao"
            },
            {
                "id": 37272835500,
                "preferredName": "Arindam Basu",
                "firstName": "Arindam",
                "lastName": "Basu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2601606",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7564452",
        "articleTitle": "High-Dimensional and Multiple-Failure-Region Importance Sampling for SRAM Yield Analysis",
        "volume": "25",
        "issue": "3",
        "startPage": "806",
        "endPage": "819",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086053953,
                "preferredName": "Mengshuo Wang",
                "firstName": "Mengshuo",
                "lastName": "Wang"
            },
            {
                "id": 37853026600,
                "preferredName": "Changhao Yan",
                "firstName": "Changhao",
                "lastName": "Yan"
            },
            {
                "id": 37280872800,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 37277316800,
                "preferredName": "Dian Zhou",
                "firstName": "Dian",
                "lastName": "Zhou"
            },
            {
                "id": 37272246100,
                "preferredName": "Xuan Zeng",
                "firstName": "Xuan",
                "lastName": "Zeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2683260",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7912363",
        "articleTitle": "Interspike-Interval-Based Analog Spike-Time-Dependent Encoder for Neuromorphic Processors",
        "volume": "25",
        "issue": "8",
        "startPage": "2193",
        "endPage": "2205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085424592,
                "preferredName": "Chenyuan Zhao",
                "firstName": "Chenyuan",
                "lastName": "Zhao"
            },
            {
                "id": 37085405402,
                "preferredName": "Yang Yi",
                "firstName": "Yang",
                "lastName": "Yi"
            },
            {
                "id": 37086016809,
                "preferredName": "Jialing Li",
                "firstName": "Jialing",
                "lastName": "Li"
            },
            {
                "id": 37085352290,
                "preferredName": "Xin Fu",
                "firstName": "Xin",
                "lastName": "Fu"
            },
            {
                "id": 37293117400,
                "preferredName": "Lingjia Liu",
                "firstName": "Lingjia",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2750207",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8048001",
        "articleTitle": "Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies",
        "volume": "25",
        "issue": "12",
        "startPage": "3509",
        "endPage": "3520",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271531600,
                "preferredName": "Giuseppe Scotti",
                "firstName": "Giuseppe",
                "lastName": "Scotti"
            },
            {
                "id": 37085838604,
                "preferredName": "Davide Bellizia",
                "firstName": "Davide",
                "lastName": "Bellizia"
            },
            {
                "id": 37271530500,
                "preferredName": "Alessandro Trifiletti",
                "firstName": "Alessandro",
                "lastName": "Trifiletti"
            },
            {
                "id": 37269984500,
                "preferredName": "Gaetano Palumbo",
                "firstName": "Gaetano",
                "lastName": "Palumbo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2714171",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7959650",
        "articleTitle": "A Noise-Power-Area Optimized Biosensing Front End for Wireless Body Sensor Nodes and Medical Implantable Devices",
        "volume": "25",
        "issue": "10",
        "startPage": "2917",
        "endPage": "2928",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072490600,
                "preferredName": "Hansraj Bhamra",
                "firstName": "Hansraj",
                "lastName": "Bhamra"
            },
            {
                "id": 37085576429,
                "preferredName": "John Lynch",
                "firstName": "John",
                "lastName": "Lynch"
            },
            {
                "id": 37571337000,
                "preferredName": "Matthew Ward",
                "firstName": "Matthew",
                "lastName": "Ward"
            },
            {
                "id": 37303264300,
                "preferredName": "Pedro Irazoqui",
                "firstName": "Pedro",
                "lastName": "Irazoqui"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2569532",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480788",
        "articleTitle": "A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy",
        "volume": "25",
        "issue": "1",
        "startPage": "224",
        "endPage": "237",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086137046,
                "preferredName": "Ahmad T. Sheikh",
                "firstName": "Ahmad T.",
                "lastName": "Sheikh"
            },
            {
                "id": 38276302700,
                "preferredName": "Aiman H. El-Maleh",
                "firstName": "Aiman H.",
                "lastName": "El-Maleh"
            },
            {
                "id": 37265073100,
                "preferredName": "Muhammad E. S. Elrabaa",
                "firstName": "Muhammad E. S.",
                "lastName": "Elrabaa"
            },
            {
                "id": 37265812700,
                "preferredName": "Sadiq M. Sait",
                "firstName": "Sadiq M.",
                "lastName": "Sait"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2652979",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7840058",
        "articleTitle": "A General Digit-Serial Architecture for Montgomery Modular Multiplication",
        "volume": "25",
        "issue": "5",
        "startPage": "1658",
        "endPage": "1668",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37871190000,
                "preferredName": "Serdar S\u00fcer Erdem",
                "firstName": "Serdar S\u00fcer",
                "lastName": "Erdem"
            },
            {
                "id": 37064066800,
                "preferredName": "Tu\u011frul Yan\u0131k",
                "firstName": "Tu\u011frul",
                "lastName": "Yan\u0131k"
            },
            {
                "id": 37061730400,
                "preferredName": "An\u0131l \u00c7elebi",
                "firstName": "An\u0131l",
                "lastName": "\u00c7elebi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2608984",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7577861",
        "articleTitle": "Trimodal Scan-Based Test Paradigm",
        "volume": "25",
        "issue": "3",
        "startPage": "1112",
        "endPage": "1125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282711500,
                "preferredName": "Grzegorz Mrugalski",
                "firstName": "Grzegorz",
                "lastName": "Mrugalski"
            },
            {
                "id": 37273805300,
                "preferredName": "Janusz Rajski",
                "firstName": "Janusz",
                "lastName": "Rajski"
            },
            {
                "id": 37547882100,
                "preferredName": "J\u0119drzej Solecki",
                "firstName": "J\u0119drzej",
                "lastName": "Solecki"
            },
            {
                "id": 37282711300,
                "preferredName": "Jerzy Tyszer",
                "firstName": "Jerzy",
                "lastName": "Tyszer"
            },
            {
                "id": 37422659300,
                "preferredName": "Chen Wang",
                "firstName": "Chen",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2666820",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7870698",
        "articleTitle": "A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes",
        "volume": "25",
        "issue": "6",
        "startPage": "1919",
        "endPage": "1929",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085846644,
                "preferredName": "Kai-Feng Xia",
                "firstName": "Kai-Feng",
                "lastName": "Xia"
            },
            {
                "id": 37672145300,
                "preferredName": "Bin Wu",
                "firstName": "Bin",
                "lastName": "Wu"
            },
            {
                "id": 37085381914,
                "preferredName": "Tao Xiong",
                "firstName": "Tao",
                "lastName": "Xiong"
            },
            {
                "id": 37286688500,
                "preferredName": "Tian-Chun Ye",
                "firstName": "Tian-Chun",
                "lastName": "Ye"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2654452",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7839315",
        "articleTitle": "A 170-dB $\\Omega $ CMOS TIA With 52-pA Input-Referred Noise and 1-MHz Bandwidth for Very Low Current Sensing",
        "volume": "25",
        "issue": "5",
        "startPage": "1756",
        "endPage": "1766",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38273990000,
                "preferredName": "Mohammad Taherzadeh-Sani",
                "firstName": "Mohammad",
                "lastName": "Taherzadeh-Sani"
            },
            {
                "id": 37086141531,
                "preferredName": "Said M. Hussain Hussaini",
                "firstName": "Said M.",
                "lastName": "Hussain Hussaini"
            },
            {
                "id": 38274292100,
                "preferredName": "Hamidreza Rezaee-Dehsorkh",
                "firstName": "Hamidreza",
                "lastName": "Rezaee-Dehsorkh"
            },
            {
                "id": 37399950800,
                "preferredName": "Frederic Nabki",
                "firstName": "Frederic",
                "lastName": "Nabki"
            },
            {
                "id": 37276702600,
                "preferredName": "Mohamad Sawan",
                "firstName": "Mohamad",
                "lastName": "Sawan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2643618",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7819518",
        "articleTitle": "Integral Impact of BTI, PVT Variation, and Workload on SRAM Sense Amplifier",
        "volume": "25",
        "issue": "4",
        "startPage": "1444",
        "endPage": "1454",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38109224600,
                "preferredName": "Innocent Agbo",
                "firstName": "Innocent",
                "lastName": "Agbo"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 37086040312,
                "preferredName": "Dani\u00ebl Kraak",
                "firstName": "Dani\u00ebl",
                "lastName": "Kraak"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 37706121500,
                "preferredName": "Halil K\u00fckner",
                "firstName": "Halil",
                "lastName": "K\u00fckner"
            },
            {
                "id": 38543014200,
                "preferredName": "Pieter Weckx",
                "firstName": "Pieter",
                "lastName": "Weckx"
            },
            {
                "id": 37411797200,
                "preferredName": "Praveen Raghavan",
                "firstName": "Praveen",
                "lastName": "Raghavan"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2562361",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7478660",
        "articleTitle": "Floorplanning Automation for Partial-Reconfigurable FPGAs via Feasible Placements Generation",
        "volume": "25",
        "issue": "1",
        "startPage": "151",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085366233,
                "preferredName": "Marco Rabozzi",
                "firstName": "Marco",
                "lastName": "Rabozzi"
            },
            {
                "id": 38468986200,
                "preferredName": "Gianluca Carlo Durelli",
                "firstName": "Gianluca Carlo",
                "lastName": "Durelli"
            },
            {
                "id": 37273951700,
                "preferredName": "Antonio Miele",
                "firstName": "Antonio",
                "lastName": "Miele"
            },
            {
                "id": 37282434100,
                "preferredName": "John Lillis",
                "firstName": "John",
                "lastName": "Lillis"
            },
            {
                "id": 37300243700,
                "preferredName": "Marco Domenico Santambrogio",
                "firstName": "Marco Domenico",
                "lastName": "Santambrogio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2614438",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7589100",
        "articleTitle": "An All-MOSFET Sub-1-V Voltage Reference With a \u201451 \u2013dB PSR up to 60 MHz",
        "volume": "25",
        "issue": "3",
        "startPage": "919",
        "endPage": "928",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086191742,
                "preferredName": "Nashiru Alhasssan",
                "firstName": "Nashiru",
                "lastName": "Alhasssan"
            },
            {
                "id": 37536765500,
                "preferredName": "Zekun Zhou",
                "firstName": "Zekun",
                "lastName": "Zhou"
            },
            {
                "id": 37269843200,
                "preferredName": "Edgar S\u00e1nchez Sinencio",
                "firstName": "Edgar",
                "lastName": "S\u00e1nchez Sinencio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2588585",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7522092",
        "articleTitle": "STT-RAM Energy Reduction Using Self-Referenced Differential Write Termination Technique",
        "volume": "25",
        "issue": "2",
        "startPage": "476",
        "endPage": "487",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085391145,
                "preferredName": "Hooman Farkhani",
                "firstName": "Hooman",
                "lastName": "Farkhani"
            },
            {
                "id": 37085709049,
                "preferredName": "Mohammad Tohidi",
                "firstName": "Mohammad",
                "lastName": "Tohidi"
            },
            {
                "id": 37425877500,
                "preferredName": "Ali Peiravi",
                "firstName": "Ali",
                "lastName": "Peiravi"
            },
            {
                "id": 38246145100,
                "preferredName": "Jens Kargaard Madsen",
                "firstName": "Jens Kargaard",
                "lastName": "Madsen"
            },
            {
                "id": 37408663500,
                "preferredName": "Farshad Moradi",
                "firstName": "Farshad",
                "lastName": "Moradi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2690571",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7918601",
        "articleTitle": "On the Implementation of Computation-in-Memory Parallel Adder",
        "volume": "25",
        "issue": "8",
        "startPage": "2206",
        "endPage": "2219",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085394604,
                "preferredName": "Hoang Anh Du Nguyen",
                "firstName": "Hoang Anh",
                "lastName": "Du Nguyen"
            },
            {
                "id": 37085436143,
                "preferredName": "Lei Xie",
                "firstName": "Lei",
                "lastName": "Xie"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 37891517000,
                "preferredName": "Razvan Nane",
                "firstName": "Razvan",
                "lastName": "Nane"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 37284722300,
                "preferredName": "Koen Bertels",
                "firstName": "Koen",
                "lastName": "Bertels"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2682862",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7889005",
        "articleTitle": "A 50-mA 99.2% Peak Current Efficiency, 250-ns Settling Time Digital Low-Dropout Regulator With Transient Enhanced PI Controller",
        "volume": "25",
        "issue": "8",
        "startPage": "2360",
        "endPage": "2370",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086162714,
                "preferredName": "ChaiYong Lim",
                "firstName": "ChaiYong",
                "lastName": "Lim"
            },
            {
                "id": 37408356600,
                "preferredName": "Debashis Mandal",
                "firstName": "Debashis",
                "lastName": "Mandal"
            },
            {
                "id": 37300724900,
                "preferredName": "Bertan Bakkaloglu",
                "firstName": "Bertan",
                "lastName": "Bakkaloglu"
            },
            {
                "id": 37270579400,
                "preferredName": "Sayfe Kiaei",
                "firstName": "Sayfe",
                "lastName": "Kiaei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2603923",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7563385",
        "articleTitle": "Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications",
        "volume": "25",
        "issue": "2",
        "startPage": "502",
        "endPage": "509",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085363376,
                "preferredName": "Robert Giterman",
                "firstName": "Robert",
                "lastName": "Giterman"
            },
            {
                "id": 37085373572,
                "preferredName": "Lior Atias",
                "firstName": "Lior",
                "lastName": "Atias"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2654921",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7839307",
        "articleTitle": "Analytical Models of High-Speed RLC Interconnect Delay for Complex and Real Poles",
        "volume": "25",
        "issue": "6",
        "startPage": "1831",
        "endPage": "1841",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086163524,
                "preferredName": "Muhammad S. Ullah",
                "firstName": "Muhammad S.",
                "lastName": "Ullah"
            },
            {
                "id": 37276649400,
                "preferredName": "Masud H. Chowdhury",
                "firstName": "Masud H.",
                "lastName": "Chowdhury"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2569626",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7485854",
        "articleTitle": "A 2.5-ps Bin Size and 6.7-ps Resolution FPGA Time-to-Digital Converter Based on Delay Wrapping and Averaging",
        "volume": "25",
        "issue": "1",
        "startPage": "114",
        "endPage": "124",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280841000,
                "preferredName": "Poki Chen",
                "firstName": "Poki",
                "lastName": "Chen"
            },
            {
                "id": 37085837076,
                "preferredName": "Ya-Yun Hsiao",
                "firstName": "Ya-Yun",
                "lastName": "Hsiao"
            },
            {
                "id": 37085838804,
                "preferredName": "Yi-Su Chung",
                "firstName": "Yi-Su",
                "lastName": "Chung"
            },
            {
                "id": 37086123956,
                "preferredName": "Wei Xiang Tsai",
                "firstName": "Wei Xiang",
                "lastName": "Tsai"
            },
            {
                "id": 37086124078,
                "preferredName": "Jhih-Min Lin",
                "firstName": "Jhih-Min",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2669375",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7875441",
        "articleTitle": "Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing",
        "volume": "25",
        "issue": "7",
        "startPage": "2017",
        "endPage": "2026",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37541746100,
                "preferredName": "Saman Kiamehr",
                "firstName": "Saman",
                "lastName": "Kiamehr"
            },
            {
                "id": 37071522100,
                "preferredName": "Mojtaba Ebrahimi",
                "firstName": "Mojtaba",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37085455709,
                "preferredName": "Mohammad Saber Golanbari",
                "firstName": "Mohammad Saber",
                "lastName": "Golanbari"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2638826",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7805311",
        "articleTitle": "A 0.45 V 147\u2013375 nW ECG Compression Processor With Wavelet Shrinkage and Adaptive Temporal Decimation Architectures",
        "volume": "25",
        "issue": "4",
        "startPage": "1307",
        "endPage": "1319",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37601696300,
                "preferredName": "Chio-In Ieong",
                "firstName": "Chio-In",
                "lastName": "Ieong"
            },
            {
                "id": 37075040500,
                "preferredName": "Mingzhong Li",
                "firstName": "Mingzhong",
                "lastName": "Li"
            },
            {
                "id": 37072476800,
                "preferredName": "Man-Kay Law",
                "firstName": "Man-Kay",
                "lastName": "Law"
            },
            {
                "id": 37270203500,
                "preferredName": "Pui-In Mak",
                "firstName": "Pui-In",
                "lastName": "Mak"
            },
            {
                "id": 37281981500,
                "preferredName": "Mang I Vai",
                "firstName": "Mang I",
                "lastName": "Vai"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2747132",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8036292",
        "articleTitle": "A 400-MS/s 10-b 2-b/Step SAR ADC With 52-dB SNDR and 5.61-mW Power Dissipation in 65-nm CMOS",
        "volume": "25",
        "issue": "12",
        "startPage": "3444",
        "endPage": "3454",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089547755,
                "preferredName": "Qing Liu",
                "firstName": "Qing",
                "lastName": "Liu"
            },
            {
                "id": 37292423700,
                "preferredName": "Wei Shu",
                "firstName": "Wei",
                "lastName": "Shu"
            },
            {
                "id": 37280551800,
                "preferredName": "Joseph S. Chang",
                "firstName": "Joseph S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2617203",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7725525",
        "articleTitle": "Insights Into Tunnel FET-Based Charge Pumps and Rectifiers for Energy Harvesting Applications",
        "volume": "25",
        "issue": "3",
        "startPage": "988",
        "endPage": "997",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37887772500,
                "preferredName": "David Cavalheiro",
                "firstName": "David",
                "lastName": "Cavalheiro"
            },
            {
                "id": 37299201600,
                "preferredName": "Francesc Moll",
                "firstName": "Francesc",
                "lastName": "Moll"
            },
            {
                "id": 37543116600,
                "preferredName": "Stanimir Valtchev",
                "firstName": "Stanimir",
                "lastName": "Valtchev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2730283",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8000614",
        "articleTitle": "Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics",
        "volume": "25",
        "issue": "11",
        "startPage": "3057",
        "endPage": "3066",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38183058800,
                "preferredName": "Sumantra Sarkar",
                "firstName": "Sumantra",
                "lastName": "Sarkar"
            },
            {
                "id": 37086127545,
                "preferredName": "Ayan Biswas",
                "firstName": "Ayan",
                "lastName": "Biswas"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            },
            {
                "id": 37281259800,
                "preferredName": "Rahul M. Rao",
                "firstName": "Rahul M.",
                "lastName": "Rao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2587810",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7517226",
        "articleTitle": "Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput",
        "volume": "25",
        "issue": "2",
        "startPage": "670",
        "endPage": "682",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086166322,
                "preferredName": "Zhan-Hui Li",
                "firstName": "Zhan-Hui",
                "lastName": "Li"
            },
            {
                "id": 37085774626,
                "preferredName": "Tao-Tao Zhu",
                "firstName": "Tao-Tao",
                "lastName": "Zhu"
            },
            {
                "id": 37085381422,
                "preferredName": "Zhi-Jian Chen",
                "firstName": "Zhi-Jian",
                "lastName": "Chen"
            },
            {
                "id": 37085616657,
                "preferredName": "Jian-Yi Meng",
                "firstName": "Jian-Yi",
                "lastName": "Meng"
            },
            {
                "id": 37085778394,
                "preferredName": "Xiao-Yan Xiang",
                "firstName": "Xiao-Yan",
                "lastName": "Xiang"
            },
            {
                "id": 37275973800,
                "preferredName": "Xiao-Lang Yan",
                "firstName": "Xiao-Lang",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2616840",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7725551",
        "articleTitle": "A Fast Process-Variation-Aware Mask Optimization Algorithm With a Novel Intensity Modeling",
        "volume": "25",
        "issue": "3",
        "startPage": "998",
        "endPage": "1011",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085436306,
                "preferredName": "Ahmed Awad",
                "firstName": "Ahmed",
                "lastName": "Awad"
            },
            {
                "id": 37278947900,
                "preferredName": "Atsushi Takahashi",
                "firstName": "Atsushi",
                "lastName": "Takahashi"
            },
            {
                "id": 37441154600,
                "preferredName": "Satoshi Tanaka",
                "firstName": "Satoshi",
                "lastName": "Tanaka"
            },
            {
                "id": 37265659300,
                "preferredName": "Chikaaki Kodama",
                "firstName": "Chikaaki",
                "lastName": "Kodama"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2735864",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8011478",
        "articleTitle": "LoCCo-Based Scan Chain Stitching for Low-Power DFT",
        "volume": "25",
        "issue": "11",
        "startPage": "3227",
        "endPage": "3236",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086016242,
                "preferredName": "Shalini Pathak",
                "firstName": "Shalini",
                "lastName": "Pathak"
            },
            {
                "id": 37072617400,
                "preferredName": "Anuj Grover",
                "firstName": "Anuj",
                "lastName": "Grover"
            },
            {
                "id": 37085975711,
                "preferredName": "Mausumi Pohit",
                "firstName": "Mausumi",
                "lastName": "Pohit"
            },
            {
                "id": 37823924500,
                "preferredName": "Nitin Bansal",
                "firstName": "Nitin",
                "lastName": "Bansal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2723020",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7982688",
        "articleTitle": "Process/Voltage/Temperature-Variation-Aware Design and Comparative Study of Transition-Detector-Based Error-Detecting Latches for Timing-Error-Resilient Pipelined Systems",
        "volume": "25",
        "issue": "10",
        "startPage": "2893",
        "endPage": "2906",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280528600,
                "preferredName": "Jinn-Shyan Wang",
                "firstName": "Jinn-Shyan",
                "lastName": "Wang"
            },
            {
                "id": 38247713200,
                "preferredName": "Shih-Nung Wei",
                "firstName": "Shih-Nung",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642055",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7814316",
        "articleTitle": "Data-Pattern-Aware Error Prevention Technique to Improve System Reliability",
        "volume": "25",
        "issue": "4",
        "startPage": "1433",
        "endPage": "1443",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085531684,
                "preferredName": "Jie Guo",
                "firstName": "Jie",
                "lastName": "Guo"
            },
            {
                "id": 37405349100,
                "preferredName": "Danghui Wang",
                "firstName": "Danghui",
                "lastName": "Wang"
            },
            {
                "id": 37276749700,
                "preferredName": "Zili Shao",
                "firstName": "Zili",
                "lastName": "Shao"
            },
            {
                "id": 37281023800,
                "preferredName": "Yiran Chen",
                "firstName": "Yiran",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580142",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7509625",
        "articleTitle": "Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs",
        "volume": "25",
        "issue": "1",
        "startPage": "100",
        "endPage": "113",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37967775000,
                "preferredName": "Jon J. Pimentel",
                "firstName": "Jon J.",
                "lastName": "Pimentel"
            },
            {
                "id": 38666660500,
                "preferredName": "Brent Bohnenstiehl",
                "firstName": "Brent",
                "lastName": "Bohnenstiehl"
            },
            {
                "id": 37271883800,
                "preferredName": "Bevan M. Baas",
                "firstName": "Bevan M.",
                "lastName": "Baas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2636908",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7805172",
        "articleTitle": "Chaotic Encrypted Polar Coding Scheme for General Wiretap Channel",
        "volume": "25",
        "issue": "12",
        "startPage": "3331",
        "endPage": "3340",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086059607,
                "preferredName": "Yizhi Zhao",
                "firstName": "Yizhi",
                "lastName": "Zhao"
            },
            {
                "id": 37287923700,
                "preferredName": "Xuecheng Zou",
                "firstName": "Xuecheng",
                "lastName": "Zou"
            },
            {
                "id": 37085816246,
                "preferredName": "Zhaojun Lu",
                "firstName": "Zhaojun",
                "lastName": "Lu"
            },
            {
                "id": 37289196000,
                "preferredName": "Zhenglin Liu",
                "firstName": "Zhenglin",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2631724",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7779146",
        "articleTitle": "Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch",
        "volume": "25",
        "issue": "4",
        "startPage": "1408",
        "endPage": "1420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089048653,
                "preferredName": "Reza Ramezani",
                "firstName": "Reza",
                "lastName": "Ramezani"
            },
            {
                "id": 37830388700,
                "preferredName": "Yasser Sedaghat",
                "firstName": "Yasser",
                "lastName": "Sedaghat"
            },
            {
                "id": 37658651500,
                "preferredName": "Juan Antonio Clemente",
                "firstName": "Juan Antonio",
                "lastName": "Clemente"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736889",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8010830",
        "articleTitle": "A Switched-Capacitor-Controlled Digital-Current Modulated Class-E Transmitter",
        "volume": "25",
        "issue": "11",
        "startPage": "3218",
        "endPage": "3226",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085441562,
                "preferredName": "Wen Yuan",
                "firstName": "Wen",
                "lastName": "Yuan"
            },
            {
                "id": 37543724200,
                "preferredName": "Jeffrey S. Walling",
                "firstName": "Jeffrey S.",
                "lastName": "Walling"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2605580",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7569102",
        "articleTitle": "CMCS: Current-Mode Clock Synthesis",
        "volume": "25",
        "issue": "3",
        "startPage": "1054",
        "endPage": "1062",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37529933300,
                "preferredName": "Riadul Islam",
                "firstName": "Riadul",
                "lastName": "Islam"
            },
            {
                "id": 37400047600,
                "preferredName": "Matthew R. Guthaus",
                "firstName": "Matthew R.",
                "lastName": "Guthaus"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2737884",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8030343",
        "articleTitle": "Modeling of Joule Heating Induced Effects in Multiwall Carbon Nanotube Interconnects",
        "volume": "25",
        "issue": "11",
        "startPage": "3089",
        "endPage": "3098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085386823,
                "preferredName": "K. M. Mohsin",
                "firstName": "K. M.",
                "lastName": "Mohsin"
            },
            {
                "id": 37278954100,
                "preferredName": "Ashok Srivastava",
                "firstName": "Ashok",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2653818",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7857086",
        "articleTitle": "Multikernel Data Partitioning With Channel on OpenCL-Based FPGAs",
        "volume": "25",
        "issue": "6",
        "startPage": "1906",
        "endPage": "1918",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085463191,
                "preferredName": "Zeke Wang",
                "firstName": "Zeke",
                "lastName": "Wang"
            },
            {
                "id": 37085825847,
                "preferredName": "Johns Paul",
                "firstName": "Johns",
                "lastName": "Paul"
            },
            {
                "id": 37532755800,
                "preferredName": "Bingsheng He",
                "firstName": "Bingsheng",
                "lastName": "He"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2594948",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7536626",
        "articleTitle": "An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design",
        "volume": "25",
        "issue": "2",
        "startPage": "760",
        "endPage": "764",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37602240100,
                "preferredName": "Moon Gi Seok",
                "firstName": "Moon Gi",
                "lastName": "Seok"
            },
            {
                "id": 37351131500,
                "preferredName": "Tag Gon Kim",
                "firstName": "Tag Gon",
                "lastName": "Kim"
            },
            {
                "id": 37085811336,
                "preferredName": "Chang Beom Choi",
                "firstName": "Chang Beom",
                "lastName": "Choi"
            },
            {
                "id": 38003590900,
                "preferredName": "Daejin Park",
                "firstName": "Daejin",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2604346",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7570177",
        "articleTitle": "Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems",
        "volume": "25",
        "issue": "3",
        "startPage": "954",
        "endPage": "961",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38488800500,
                "preferredName": "Saba Amanollahi",
                "firstName": "Saba",
                "lastName": "Amanollahi"
            },
            {
                "id": 37295844900,
                "preferredName": "Ghassem Jaberipur",
                "firstName": "Ghassem",
                "lastName": "Jaberipur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2694388",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7914763",
        "articleTitle": "Accuracy-Aware Power Management for Many-Core Systems Running Error-Resilient Applications",
        "volume": "25",
        "issue": "10",
        "startPage": "2749",
        "endPage": "2762",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085610073,
                "preferredName": "Anil Kanduri",
                "firstName": "Anil",
                "lastName": "Kanduri"
            },
            {
                "id": 37846916800,
                "preferredName": "Mohammad-Hashem Haghbayan",
                "firstName": "Mohammad-Hashem",
                "lastName": "Haghbayan"
            },
            {
                "id": 37529819100,
                "preferredName": "Amir M. Rahmani",
                "firstName": "Amir M.",
                "lastName": "Rahmani"
            },
            {
                "id": 37320771000,
                "preferredName": "Pasi Liljeberg",
                "firstName": "Pasi",
                "lastName": "Liljeberg"
            },
            {
                "id": 37282456900,
                "preferredName": "Axel Jantsch",
                "firstName": "Axel",
                "lastName": "Jantsch"
            },
            {
                "id": 37273474300,
                "preferredName": "Hannu Tenhunen",
                "firstName": "Hannu",
                "lastName": "Tenhunen"
            },
            {
                "id": 37265889400,
                "preferredName": "Nikil Dutt",
                "firstName": "Nikil",
                "lastName": "Dutt"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606579",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7572908",
        "articleTitle": "Bias Temperature Instability Mitigation via Adaptive Cache Size Management",
        "volume": "25",
        "issue": "3",
        "startPage": "1012",
        "endPage": "1022",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085425316,
                "preferredName": "Nezam Rohbani",
                "firstName": "Nezam",
                "lastName": "Rohbani"
            },
            {
                "id": 37071522100,
                "preferredName": "Mojtaba Ebrahimi",
                "firstName": "Mojtaba",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37298481500,
                "preferredName": "Seyed-Ghassem Miremadi",
                "firstName": "Seyed-Ghassem",
                "lastName": "Miremadi"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2712366",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7956270",
        "articleTitle": "A Spatial and Temporal Locality-Aware Adaptive Cache Design With Network Optimization for Tiled Many-Core Architectures",
        "volume": "25",
        "issue": "9",
        "startPage": "2419",
        "endPage": "2433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085776155,
                "preferredName": "Mingyu Wang",
                "firstName": "Mingyu",
                "lastName": "Wang"
            },
            {
                "id": 37597736500,
                "preferredName": "Zhaolin Li",
                "firstName": "Zhaolin",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2577609",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7496946",
        "articleTitle": "An Efficient Component for Designing Signed Reverse Converters for a Class of RNS Moduli Sets of Composite Form $\\{2^{k}, 2^{P}-1\\}$",
        "volume": "25",
        "issue": "1",
        "startPage": "48",
        "endPage": "59",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085421285,
                "preferredName": "Azadeh Alsadat Emrani Zarandi",
                "firstName": "Azadeh Alsadat",
                "lastName": "Emrani Zarandi"
            },
            {
                "id": 37391659700,
                "preferredName": "Amir Sabbagh Molahosseini",
                "firstName": "Amir Sabbagh",
                "lastName": "Molahosseini"
            },
            {
                "id": 37265872100,
                "preferredName": "Leonel Sousa",
                "firstName": "Leonel",
                "lastName": "Sousa"
            },
            {
                "id": 37400348100,
                "preferredName": "Mehdi Hosseinzadeh",
                "firstName": "Mehdi",
                "lastName": "Hosseinzadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2594200",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7542521",
        "articleTitle": "Write Order-Based Garbage Collection Scheme for an LBA Scrambler Integrated SSD",
        "volume": "25",
        "issue": "2",
        "startPage": "510",
        "endPage": "519",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085453665,
                "preferredName": "Chihiro Matsui",
                "firstName": "Chihiro",
                "lastName": "Matsui"
            },
            {
                "id": 37085472978,
                "preferredName": "Asuka Arakawa",
                "firstName": "Asuka",
                "lastName": "Arakawa"
            },
            {
                "id": 38466841700,
                "preferredName": "Chao Sun",
                "firstName": "Chao",
                "lastName": "Sun"
            },
            {
                "id": 37323717800,
                "preferredName": "Ken Takeuchi",
                "firstName": "Ken",
                "lastName": "Takeuchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2715803",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7959084",
        "articleTitle": "Variation-Aware Reliable Many-Core System Design by Exploiting Inherent Core Redundancy",
        "volume": "25",
        "issue": "10",
        "startPage": "2803",
        "endPage": "2816",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085522484,
                "preferredName": "Huai-Ting Li",
                "firstName": "Huai-Ting",
                "lastName": "Li"
            },
            {
                "id": 37085647396,
                "preferredName": "Ching-Yao Chou",
                "firstName": "Ching-Yao",
                "lastName": "Chou"
            },
            {
                "id": 37085839557,
                "preferredName": "Yuan-Ting Hsieh",
                "firstName": "Yuan-Ting",
                "lastName": "Hsieh"
            },
            {
                "id": 37085642656,
                "preferredName": "Wei-Ching Chu",
                "firstName": "Wei-Ching",
                "lastName": "Chu"
            },
            {
                "id": 37271932500,
                "preferredName": "An-Yeu Wu",
                "firstName": "An-Yeu",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2715002",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7961265",
        "articleTitle": "SPIDER: Sizing-Priority-Based Application-Driven Memory for Mobile Video Applications",
        "volume": "25",
        "issue": "9",
        "startPage": "2625",
        "endPage": "2634",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37392894300,
                "preferredName": "Na Gong",
                "firstName": "Na",
                "lastName": "Gong"
            },
            {
                "id": 37085613906,
                "preferredName": "Seyed Alireza Pourbakhsh",
                "firstName": "Seyed Alireza",
                "lastName": "Pourbakhsh"
            },
            {
                "id": 37089777974,
                "preferredName": "Xiaowei Chen",
                "firstName": "Xiaowei",
                "lastName": "Chen"
            },
            {
                "id": 37085739400,
                "preferredName": "Xin Wang",
                "firstName": "Xin",
                "lastName": "Wang"
            },
            {
                "id": 37085724733,
                "preferredName": "Dongliang Chen",
                "firstName": "Dongliang",
                "lastName": "Chen"
            },
            {
                "id": 37406494400,
                "preferredName": "Jinhui Wang",
                "firstName": "Jinhui",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2584623",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7524807",
        "articleTitle": "Bank Stealing for a Compact and Efficient Register File Architecture in GPGPU",
        "volume": "25",
        "issue": "2",
        "startPage": "520",
        "endPage": "533",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37322547400,
                "preferredName": "Naifeng Jing",
                "firstName": "Naifeng",
                "lastName": "Jing"
            },
            {
                "id": 37086457855,
                "preferredName": "Shunning Jiang",
                "firstName": "Shunning",
                "lastName": "Jiang"
            },
            {
                "id": 37079635100,
                "preferredName": "Shuang Chen",
                "firstName": "Shuang",
                "lastName": "Chen"
            },
            {
                "id": 37086096190,
                "preferredName": "Jingjie Zhang",
                "firstName": "Jingjie",
                "lastName": "Zhang"
            },
            {
                "id": 37590959900,
                "preferredName": "Li Jiang",
                "firstName": "Li",
                "lastName": "Jiang"
            },
            {
                "id": 38065111100,
                "preferredName": "Chao Li",
                "firstName": "Chao",
                "lastName": "Li"
            },
            {
                "id": 38240391200,
                "preferredName": "Xiaoyao Liang",
                "firstName": "Xiaoyao",
                "lastName": "Liang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736782",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8013062",
        "articleTitle": "A Dynamic Leakage and Slew Rate Compensation Circuit for 40-nm CMOS Mixed-Voltage Output Buffer",
        "volume": "25",
        "issue": "11",
        "startPage": "3166",
        "endPage": "3174",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277277100,
                "preferredName": "Tzung-Je Lee",
                "firstName": "Tzung-Je",
                "lastName": "Lee"
            },
            {
                "id": 37271381400,
                "preferredName": "Tsung-Yi Tsai",
                "firstName": "Tsung-Yi",
                "lastName": "Tsai"
            },
            {
                "id": 37085437556,
                "preferredName": "Wei Lin",
                "firstName": "Wei",
                "lastName": "Lin"
            },
            {
                "id": 37270866900,
                "preferredName": "U-Fat Chio",
                "firstName": "U-Fat",
                "lastName": "Chio"
            },
            {
                "id": 37280016900,
                "preferredName": "Chua-Chin Wang",
                "firstName": "Chua-Chin",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2599029",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7555312",
        "articleTitle": "An Efficient Fast Switching Procedure for Stepwise Capacitor Chargers",
        "volume": "25",
        "issue": "2",
        "startPage": "705",
        "endPage": "713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37946421900,
                "preferredName": "Ata Khorami",
                "firstName": "Ata",
                "lastName": "Khorami"
            },
            {
                "id": 37273251200,
                "preferredName": "Mohammad Sharifkhani",
                "firstName": "Mohammad",
                "lastName": "Sharifkhani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2641046",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7811303",
        "articleTitle": "Low-Complexity Framework for Movement Classification Using Body-Worn Sensors",
        "volume": "25",
        "issue": "4",
        "startPage": "1537",
        "endPage": "1548",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38526500500,
                "preferredName": "Dwaipayan Biswas",
                "firstName": "Dwaipayan",
                "lastName": "Biswas"
            },
            {
                "id": 37276961600,
                "preferredName": "Koushik Maharatna",
                "firstName": "Koushik",
                "lastName": "Maharatna"
            },
            {
                "id": 37991657800,
                "preferredName": "Goran Panic",
                "firstName": "Goran",
                "lastName": "Panic"
            },
            {
                "id": 38567394400,
                "preferredName": "Evangelos B. Mazomenos",
                "firstName": "Evangelos B.",
                "lastName": "Mazomenos"
            },
            {
                "id": 37085369164,
                "preferredName": "Josy Achner",
                "firstName": "Josy",
                "lastName": "Achner"
            },
            {
                "id": 37085351928,
                "preferredName": "Jasmin Klemke",
                "firstName": "Jasmin",
                "lastName": "Klemke"
            },
            {
                "id": 37085360352,
                "preferredName": "Michael J\u00f6bges",
                "firstName": "Michael",
                "lastName": "J\u00f6bges"
            },
            {
                "id": 37401030800,
                "preferredName": "Steffen Ortmann",
                "firstName": "Steffen",
                "lastName": "Ortmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2662662",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7862281",
        "articleTitle": "A 30-W 90% Efficiency Dual-Mode Controlled DC\u2013DC Controller With Power Over Ethernet Interface for Power Device",
        "volume": "25",
        "issue": "6",
        "startPage": "1943",
        "endPage": "1953",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085688001,
                "preferredName": "Yongyuan Li",
                "firstName": "Yongyuan",
                "lastName": "Li"
            },
            {
                "id": 37407461600,
                "preferredName": "Zhangming Zhu",
                "firstName": "Zhangming",
                "lastName": "Zhu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645841",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7817895",
        "articleTitle": "Hardware Architecture Based on Parallel Tiled QRD Algorithm for Future MIMO Systems",
        "volume": "25",
        "issue": "5",
        "startPage": "1714",
        "endPage": "1724",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085452002,
                "preferredName": "Cang Liu",
                "firstName": "Cang",
                "lastName": "Liu"
            },
            {
                "id": 37085625412,
                "preferredName": "Chuan Tang",
                "firstName": "Chuan",
                "lastName": "Tang"
            },
            {
                "id": 37532352400,
                "preferredName": "Zuocheng Xing",
                "firstName": "Zuocheng",
                "lastName": "Xing"
            },
            {
                "id": 37085429536,
                "preferredName": "Luechao Yuan",
                "firstName": "Luechao",
                "lastName": "Yuan"
            },
            {
                "id": 37085433306,
                "preferredName": "Yang Zhang",
                "firstName": "Yang",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2607758",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7575633",
        "articleTitle": "Interconnection Allocation Between Functional Units and Registers in High-Level Synthesis",
        "volume": "25",
        "issue": "3",
        "startPage": "1140",
        "endPage": "1153",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089816922,
                "preferredName": "Cong Hao",
                "firstName": "Cong",
                "lastName": "Hao"
            },
            {
                "id": 37085492879,
                "preferredName": "Jianmo Ni",
                "firstName": "Jianmo",
                "lastName": "Ni"
            },
            {
                "id": 37085843298,
                "preferredName": "Nan Wang",
                "firstName": "Nan",
                "lastName": "Wang"
            },
            {
                "id": 37269855100,
                "preferredName": "Takeshi Yoshimura",
                "firstName": "Takeshi",
                "lastName": "Yoshimura"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2671405",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7878662",
        "articleTitle": "Adaptive In-Cache Streaming for Efficient Data Management",
        "volume": "25",
        "issue": "7",
        "startPage": "2130",
        "endPage": "2143",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37353758000,
                "preferredName": "Nuno Neves",
                "firstName": "Nuno",
                "lastName": "Neves"
            },
            {
                "id": 37564017900,
                "preferredName": "Pedro Tom\u00e1s",
                "firstName": "Pedro",
                "lastName": "Tom\u00e1s"
            },
            {
                "id": 37331027900,
                "preferredName": "Nuno Roma",
                "firstName": "Nuno",
                "lastName": "Roma"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736552",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8016408",
        "articleTitle": "DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes",
        "volume": "25",
        "issue": "11",
        "startPage": "2981",
        "endPage": "2994",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085406607,
                "preferredName": "Tongda Wu",
                "firstName": "Tongda",
                "lastName": "Wu"
            },
            {
                "id": 37292036600,
                "preferredName": "Yongpan Liu",
                "firstName": "Yongpan",
                "lastName": "Liu"
            },
            {
                "id": 37537299100,
                "preferredName": "Daming Zhang",
                "firstName": "Daming",
                "lastName": "Zhang"
            },
            {
                "id": 37085417204,
                "preferredName": "Jinyang Li",
                "firstName": "Jinyang",
                "lastName": "Li"
            },
            {
                "id": 37280709800,
                "preferredName": "Xiaobo Sharon Hu",
                "firstName": "Xiaobo Sharon",
                "lastName": "Hu"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736004",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012492",
        "articleTitle": "A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model",
        "volume": "25",
        "issue": "11",
        "startPage": "3099",
        "endPage": "3112",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085612804,
                "preferredName": "Khanh N. Dang",
                "firstName": "Khanh N.",
                "lastName": "Dang"
            },
            {
                "id": 37589896400,
                "preferredName": "Akram Ben Ahmed",
                "firstName": "Akram",
                "lastName": "Ben Ahmed"
            },
            {
                "id": 37667715300,
                "preferredName": "Xuan-Tu Tran",
                "firstName": "Xuan-Tu",
                "lastName": "Tran"
            },
            {
                "id": 37419983500,
                "preferredName": "Yuichi Okuyama",
                "firstName": "Yuichi",
                "lastName": "Okuyama"
            },
            {
                "id": 37589895800,
                "preferredName": "Abderazek Ben Abdallah",
                "firstName": "Abderazek",
                "lastName": "Ben Abdallah"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2683261",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7892982",
        "articleTitle": "Negative Bias Temperature Instability and Gate Oxide Breakdown Modeling in Circuits With Die-to-Die Calibration Through Power Supply and Ground Signal Measurements",
        "volume": "25",
        "issue": "8",
        "startPage": "2271",
        "endPage": "2284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085411159,
                "preferredName": "Soonyoung Cha",
                "firstName": "Soonyoung",
                "lastName": "Cha"
            },
            {
                "id": 37085436076,
                "preferredName": "Taizhi Liu",
                "firstName": "Taizhi",
                "lastName": "Liu"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2687980",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7896631",
        "articleTitle": "Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters",
        "volume": "25",
        "issue": "8",
        "startPage": "2234",
        "endPage": "2247",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085795365,
                "preferredName": "Pang-Yen Chou",
                "firstName": "Pang-Yen",
                "lastName": "Chou"
            },
            {
                "id": 37086124843,
                "preferredName": "Nai-Chen Chen",
                "firstName": "Nai-Chen",
                "lastName": "Chen"
            },
            {
                "id": 37597013500,
                "preferredName": "Mark Po-Hung Lin",
                "firstName": "Mark Po-Hung",
                "lastName": "Lin"
            },
            {
                "id": 37298522400,
                "preferredName": "Helmut Graeb",
                "firstName": "Helmut",
                "lastName": "Graeb"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2573640",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7506263",
        "articleTitle": "Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces",
        "volume": "25",
        "issue": "1",
        "startPage": "21",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089272594,
                "preferredName": "Nuno M. C. Paulino",
                "firstName": "Nuno M. C.",
                "lastName": "Paulino"
            },
            {
                "id": 37089259698,
                "preferredName": "Jo\u00e3o Canas Ferreira",
                "firstName": "Jo\u00e3o Canas",
                "lastName": "Ferreira"
            },
            {
                "id": 37288124600,
                "preferredName": "Jo\u00e3o M. P. Cardoso",
                "firstName": "Jo\u00e3o M. P.",
                "lastName": "Cardoso"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2732062",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8004472",
        "articleTitle": "Architecture Design of a Memory Subsystem for Massive MIMO Baseband Processing",
        "volume": "25",
        "issue": "10",
        "startPage": "2976",
        "endPage": "2980",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085363919,
                "preferredName": "Yangxurui Liu",
                "firstName": "Yangxurui",
                "lastName": "Liu"
            },
            {
                "id": 37716629900,
                "preferredName": "Liang Liu",
                "firstName": "Liang",
                "lastName": "Liu"
            },
            {
                "id": 37271343400,
                "preferredName": "Viktor \u00d6wall",
                "firstName": "Viktor",
                "lastName": "\u00d6wall"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2703807",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7934464",
        "articleTitle": "A 7.1-mW $K/K_{a}$ -Band Mixer With Configurable Bondwire Resonators in 65-nm CMOS",
        "volume": "25",
        "issue": "9",
        "startPage": "2635",
        "endPage": "2648",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37403923200,
                "preferredName": "Chun-Hsing Li",
                "firstName": "Chun-Hsing",
                "lastName": "Li"
            },
            {
                "id": 37279882000,
                "preferredName": "Chun-Lin Ko",
                "firstName": "Chun-Lin",
                "lastName": "Ko"
            },
            {
                "id": 37270843400,
                "preferredName": "Ming-Ching Kuo",
                "firstName": "Ming-Ching",
                "lastName": "Kuo"
            },
            {
                "id": 37402058300,
                "preferredName": "Da-Chiang Chang",
                "firstName": "Da-Chiang",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2646479",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7835281",
        "articleTitle": "Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields",
        "volume": "25",
        "issue": "5",
        "startPage": "1632",
        "endPage": "1643",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086185839,
                "preferredName": "Parham Hosseinzadeh Namin",
                "firstName": "Parham",
                "lastName": "Hosseinzadeh Namin"
            },
            {
                "id": 37294787800,
                "preferredName": "Roberto Muscedere",
                "firstName": "Roberto",
                "lastName": "Muscedere"
            },
            {
                "id": 37276374600,
                "preferredName": "Majid Ahmadi",
                "firstName": "Majid",
                "lastName": "Ahmadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2604255",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7567574",
        "articleTitle": "A 92-dB DR, 24.3-mW, 1.25-MHz BW Sigma\u2013Delta Modulator Using Dynamically Biased Op Amp Sharing",
        "volume": "25",
        "issue": "3",
        "startPage": "881",
        "endPage": "893",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085644543,
                "preferredName": "Je-Kwang Cho",
                "firstName": "Je-Kwang",
                "lastName": "Cho"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2704104",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7947210",
        "articleTitle": "Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications",
        "volume": "25",
        "issue": "9",
        "startPage": "2602",
        "endPage": "2615",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086029300,
                "preferredName": "Miao He",
                "firstName": "Miao",
                "lastName": "He"
            },
            {
                "id": 37085356216,
                "preferredName": "Gustavo K. Contreras",
                "firstName": "Gustavo K.",
                "lastName": "Contreras"
            },
            {
                "id": 37999578800,
                "preferredName": "Dat Tran",
                "firstName": "Dat",
                "lastName": "Tran"
            },
            {
                "id": 37658536800,
                "preferredName": "LeRoy Winemberg",
                "firstName": "LeRoy",
                "lastName": "Winemberg"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2699040",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7929379",
        "articleTitle": "End-to-End Analysis of Integration for Thermocouple-Based Sensors Into 3-D ICs",
        "volume": "25",
        "issue": "9",
        "startPage": "2498",
        "endPage": "2511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37074403900,
                "preferredName": "Dawei Li",
                "firstName": "Dawei",
                "lastName": "Li"
            },
            {
                "id": 37085622843,
                "preferredName": "Siddhartha Joshi",
                "firstName": "Siddhartha",
                "lastName": "Joshi"
            },
            {
                "id": 37086158661,
                "preferredName": "Ji-Hoon Kim",
                "firstName": "Ji-Hoon",
                "lastName": "Kim"
            },
            {
                "id": 38181375600,
                "preferredName": "Seda Ogrenci-Memik",
                "firstName": "Seda",
                "lastName": "Ogrenci-Memik"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2681941",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7888581",
        "articleTitle": "A Temperature Estimation Method Using the Ratio of Emitter-to-Base Voltages",
        "volume": "25",
        "issue": "7",
        "startPage": "2174",
        "endPage": "2182",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085579092,
                "preferredName": "Sami Ur Rehman",
                "firstName": "Sami Ur",
                "lastName": "Rehman"
            },
            {
                "id": 37282347300,
                "preferredName": "Ayman Shabra",
                "firstName": "Ayman",
                "lastName": "Shabra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2658564",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7851081",
        "articleTitle": "Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation",
        "volume": "25",
        "issue": "6",
        "startPage": "1866",
        "endPage": "1880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38233201300,
                "preferredName": "Pouya Taatizadeh",
                "firstName": "Pouya",
                "lastName": "Taatizadeh"
            },
            {
                "id": 37275575300,
                "preferredName": "Nicola Nicolici",
                "firstName": "Nicola",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2707077",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7954989",
        "articleTitle": "Energy-Efficient Object Detection Using Semantic Decomposition",
        "volume": "25",
        "issue": "9",
        "startPage": "2673",
        "endPage": "2677",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085624150,
                "preferredName": "Priyadarshini Panda",
                "firstName": "Priyadarshini",
                "lastName": "Panda"
            },
            {
                "id": 38466410600,
                "preferredName": "Swagath Venkataramani",
                "firstName": "Swagath",
                "lastName": "Venkataramani"
            },
            {
                "id": 37085718413,
                "preferredName": "Abhronil Sengupta",
                "firstName": "Abhronil",
                "lastName": "Sengupta"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37274519700,
                "preferredName": "Kaushik Roy",
                "firstName": "Kaushik",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2710140",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7961258",
        "articleTitle": "Investigation on the Worst Read Scenario of a ReRAM Crossbar Array",
        "volume": "25",
        "issue": "9",
        "startPage": "2402",
        "endPage": "2410",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085657786,
                "preferredName": "Yelim Youn",
                "firstName": "Yelim",
                "lastName": "Youn"
            },
            {
                "id": 37085626406,
                "preferredName": "Kwangmin Kim",
                "firstName": "Kwangmin",
                "lastName": "Kim"
            },
            {
                "id": 37287288800,
                "preferredName": "Jae-Yoon Sim",
                "firstName": "Jae-Yoon",
                "lastName": "Sim"
            },
            {
                "id": 37277119400,
                "preferredName": "Hong-June Park",
                "firstName": "Hong-June",
                "lastName": "Park"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2655730",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7840076",
        "articleTitle": "Automatic ReRAM SPICE Model Generation From Empirical Data for Fast ReRAM-Circuit Coevaluation",
        "volume": "25",
        "issue": "6",
        "startPage": "1821",
        "endPage": "1830",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086063518,
                "preferredName": "Jaehyun Seo",
                "firstName": "Jaehyun",
                "lastName": "Seo"
            },
            {
                "id": 37075438100,
                "preferredName": "Sangheon Lee",
                "firstName": "Sangheon",
                "lastName": "Lee"
            },
            {
                "id": 37085626406,
                "preferredName": "Kwangmin Kim",
                "firstName": "Kwangmin",
                "lastName": "Kim"
            },
            {
                "id": 37085436840,
                "preferredName": "Sooeun Lee",
                "firstName": "Sooeun",
                "lastName": "Lee"
            },
            {
                "id": 37275630200,
                "preferredName": "Hyunsang Hwang",
                "firstName": "Hyunsang",
                "lastName": "Hwang"
            },
            {
                "id": 38570570300,
                "preferredName": "Byungsub Kim",
                "firstName": "Byungsub",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2605183",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7575684",
        "articleTitle": "Low-Complexity Digit-Serial Multiplier Over $GF(2^{m})$ Based on Efficient Toeplitz Block Toeplitz Matrix\u2013Vector Product Decomposition",
        "volume": "25",
        "issue": "2",
        "startPage": "735",
        "endPage": "746",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292809300,
                "preferredName": "Chiou-Yng Lee",
                "firstName": "Chiou-Yng",
                "lastName": "Lee"
            },
            {
                "id": 37297872600,
                "preferredName": "Pramod Kumar Meher",
                "firstName": "Pramod Kumar",
                "lastName": "Meher"
            },
            {
                "id": 37085343778,
                "preferredName": "Chia-Chen Fan",
                "firstName": "Chia-Chen",
                "lastName": "Fan"
            },
            {
                "id": 37278196500,
                "preferredName": "Shyan-Ming Yuan",
                "firstName": "Shyan-Ming",
                "lastName": "Yuan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2741343",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8017510",
        "articleTitle": "A 20-nW 0.25-V Inverter-Based Asynchronous Delta\u2013Sigma Modulator in 130-nm Digital CMOS Process",
        "volume": "25",
        "issue": "12",
        "startPage": "3455",
        "endPage": "3463",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086247363,
                "preferredName": "Gustavo Della Colletta",
                "firstName": "Gustavo",
                "lastName": "Della Colletta"
            },
            {
                "id": 38183875900,
                "preferredName": "Lu\u00eds H. C. Ferreira",
                "firstName": "Lu\u00eds H. C.",
                "lastName": "Ferreira"
            },
            {
                "id": 37270130100,
                "preferredName": "Sameer R. Sonkusale",
                "firstName": "Sameer R.",
                "lastName": "Sonkusale"
            },
            {
                "id": 37086251436,
                "preferredName": "Giseli V. Rocha",
                "firstName": "Giseli V.",
                "lastName": "Rocha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2614993",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7725503",
        "articleTitle": "A Novel Cache-Utilization-Based Dynamic Voltage-Frequency Scaling Mechanism for Reliability Enhancements",
        "volume": "25",
        "issue": "3",
        "startPage": "820",
        "endPage": "832",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085769324,
                "preferredName": "Yen-Hao Chen",
                "firstName": "Yen-Hao",
                "lastName": "Chen"
            },
            {
                "id": 37085774425,
                "preferredName": "Yi-Lun Tang",
                "firstName": "Yi-Lun",
                "lastName": "Tang"
            },
            {
                "id": 37292044500,
                "preferredName": "Yi-Yu Liu",
                "firstName": "Yi-Yu",
                "lastName": "Liu"
            },
            {
                "id": 37287873500,
                "preferredName": "Allen C.-H. Wu",
                "firstName": "Allen C.-H.",
                "lastName": "Wu"
            },
            {
                "id": 37270857000,
                "preferredName": "TingTing Hwang",
                "firstName": "TingTing",
                "lastName": "Hwang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2712748",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7981401",
        "articleTitle": "Stopping-Time Management of Smart Sensing Nodes Based on Tradeoffs Between Accuracy and Power Consumption",
        "volume": "25",
        "issue": "9",
        "startPage": "2472",
        "endPage": "2485",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085642779,
                "preferredName": "Chen Hou",
                "firstName": "Chen",
                "lastName": "Hou"
            },
            {
                "id": 37277327100,
                "preferredName": "Qianchuan Zhao",
                "firstName": "Qianchuan",
                "lastName": "Zhao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2623659",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7792695",
        "articleTitle": "Yield Enhancement of Face-to-Face Cu\u2013Cu Bonding With Dual-Mode Transceivers in 3DICs",
        "volume": "25",
        "issue": "3",
        "startPage": "1023",
        "endPage": "1031",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38247041400,
                "preferredName": "Myat-Thu-Linn Aung",
                "firstName": "Myat-Thu-Linn",
                "lastName": "Aung"
            },
            {
                "id": 37335336700,
                "preferredName": "Takefumi Yoshikawa",
                "firstName": "Takefumi",
                "lastName": "Yoshikawa"
            },
            {
                "id": 37596306300,
                "preferredName": "Chuan-Seng Tan",
                "firstName": "Chuan-Seng",
                "lastName": "Tan"
            },
            {
                "id": 38067160000,
                "preferredName": "Tony Tae-Hyoung Kim",
                "firstName": "Tony Tae-Hyoung",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2712613",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7956276",
        "articleTitle": "A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications",
        "volume": "25",
        "issue": "9",
        "startPage": "2411",
        "endPage": "2418",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085879595,
                "preferredName": "Amit Kazimirsky",
                "firstName": "Amit",
                "lastName": "Kazimirsky"
            },
            {
                "id": 37569751900,
                "preferredName": "Adam Teman",
                "firstName": "Adam",
                "lastName": "Teman"
            },
            {
                "id": 37085717003,
                "preferredName": "Noa Edri",
                "firstName": "Noa",
                "lastName": "Edri"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2706520",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7945294",
        "articleTitle": "Fast Stochastic Analysis of Electromigration in Power Distribution Networks",
        "volume": "25",
        "issue": "9",
        "startPage": "2512",
        "endPage": "2524",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274770700,
                "preferredName": "Palkesh Jain",
                "firstName": "Palkesh",
                "lastName": "Jain"
            },
            {
                "id": 38542513000,
                "preferredName": "Vivek Mishra",
                "firstName": "Vivek",
                "lastName": "Mishra"
            },
            {
                "id": 37276061900,
                "preferredName": "Sachin S. Sapatnekar",
                "firstName": "Sachin S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2717448",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7962249",
        "articleTitle": "An Efficient Hierarchical Banking Structure for Algorithmic Multiported Memory on FPGA",
        "volume": "25",
        "issue": "10",
        "startPage": "2776",
        "endPage": "2788",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242006900,
                "preferredName": "Bo-Cheng Charles Lai",
                "firstName": "Bo-Cheng Charles",
                "lastName": "Lai"
            },
            {
                "id": 37085797739,
                "preferredName": "Kun-Hua Huang",
                "firstName": "Kun-Hua",
                "lastName": "Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2671790",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7884987",
        "articleTitle": "An ECC-Assisted Postpackage Repair Methodology in Main Memory Systems",
        "volume": "25",
        "issue": "7",
        "startPage": "2045",
        "endPage": "2058",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085500936,
                "preferredName": "Dae-Hyun Kim",
                "firstName": "Dae-Hyun",
                "lastName": "Kim"
            },
            {
                "id": 37344775200,
                "preferredName": "Linda Milor",
                "firstName": "Linda",
                "lastName": "Milor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2603164",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7563851",
        "articleTitle": "A Way-Filtering-Based Dynamic Logical\u2013Associative Cache Architecture for Low-Energy Consumption",
        "volume": "25",
        "issue": "3",
        "startPage": "793",
        "endPage": "805",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086030639,
                "preferredName": "Jungwoo Park",
                "firstName": "Jungwoo",
                "lastName": "Park"
            },
            {
                "id": 37964873200,
                "preferredName": "Jongmin Lee",
                "firstName": "Jongmin",
                "lastName": "Lee"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2655722",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7850975",
        "articleTitle": "Excavating the Hidden Parallelism Inside DRAM Architectures With Buffered Compares",
        "volume": "25",
        "issue": "6",
        "startPage": "1793",
        "endPage": "1806",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086090382,
                "preferredName": "Jinho Lee",
                "firstName": "Jinho",
                "lastName": "Lee"
            },
            {
                "id": 37086175382,
                "preferredName": "Jongwook Chung",
                "firstName": "Jongwook",
                "lastName": "Chung"
            },
            {
                "id": 37673865600,
                "preferredName": "Jung Ho Ahn",
                "firstName": "Jung Ho",
                "lastName": "Ahn"
            },
            {
                "id": 37277046400,
                "preferredName": "Kiyoung Choi",
                "firstName": "Kiyoung",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2677978",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7882668",
        "articleTitle": "A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop",
        "volume": "25",
        "issue": "7",
        "startPage": "2007",
        "endPage": "2016",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37408950800,
                "preferredName": "Hiroshi Fuketa",
                "firstName": "Hiroshi",
                "lastName": "Fuketa"
            },
            {
                "id": 37299257100,
                "preferredName": "Shin-ichi O\u2019uchi",
                "firstName": "Shin-ichi",
                "lastName": "O\u2019uchi"
            },
            {
                "id": 37275006700,
                "preferredName": "Takashi Matsukawa",
                "firstName": "Takashi",
                "lastName": "Matsukawa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2729081",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8010873",
        "articleTitle": "Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip",
        "volume": "25",
        "issue": "11",
        "startPage": "3152",
        "endPage": "3165",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076201700,
                "preferredName": "Guangda Zhang",
                "firstName": "Guangda",
                "lastName": "Zhang"
            },
            {
                "id": 37307142000,
                "preferredName": "Wei Song",
                "firstName": "Wei",
                "lastName": "Song"
            },
            {
                "id": 37313283000,
                "preferredName": "Jim Garside",
                "firstName": "Jim",
                "lastName": "Garside"
            },
            {
                "id": 37296557400,
                "preferredName": "Javier Navaridas",
                "firstName": "Javier",
                "lastName": "Navaridas"
            },
            {
                "id": 37279253800,
                "preferredName": "Zhiying Wang",
                "firstName": "Zhiying",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2720190",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7981358",
        "articleTitle": "Low-Complexity Digit-Level Systolic Gaussian Normal Basis Multiplier",
        "volume": "25",
        "issue": "10",
        "startPage": "2817",
        "endPage": "2827",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086022303,
                "preferredName": "Qiliang Shao",
                "firstName": "Qiliang",
                "lastName": "Shao"
            },
            {
                "id": 37086029869,
                "preferredName": "Zhenji Hu",
                "firstName": "Zhenji",
                "lastName": "Hu"
            },
            {
                "id": 37086026343,
                "preferredName": "Shaobo Chen",
                "firstName": "Shaobo",
                "lastName": "Chen"
            },
            {
                "id": 37086029982,
                "preferredName": "Pingxiuqi Chen",
                "firstName": "Pingxiuqi",
                "lastName": "Chen"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2673808",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7882680",
        "articleTitle": "IcoNoClast: Tackling Voltage Noise in the NoC Power Supply Through Flow-Control and Routing Algorithms",
        "volume": "25",
        "issue": "7",
        "startPage": "2035",
        "endPage": "2044",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085804793,
                "preferredName": "Prabal Basu",
                "firstName": "Prabal",
                "lastName": "Basu"
            },
            {
                "id": 37086041401,
                "preferredName": "Rajesh Jayashankara Shridevi",
                "firstName": "Rajesh",
                "lastName": "Jayashankara Shridevi"
            },
            {
                "id": 37392890500,
                "preferredName": "Koushik Chakraborty",
                "firstName": "Koushik",
                "lastName": "Chakraborty"
            },
            {
                "id": 37274779900,
                "preferredName": "Sanghamitra Roy",
                "firstName": "Sanghamitra",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2564300",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7479485",
        "articleTitle": "Improving Convergence and Simulation Time of Quantum Hydrodynamic Simulation: Application to Extraction of Best 10-nm FinFET Parameter Values",
        "volume": "25",
        "issue": "1",
        "startPage": "319",
        "endPage": "329",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086053670,
                "preferredName": "Xiaoliang Dai",
                "firstName": "Xiaoliang",
                "lastName": "Dai"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606085",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7570244",
        "articleTitle": "Improving DRAM Performance in 3-D ICs via Temperature Aware Refresh",
        "volume": "25",
        "issue": "3",
        "startPage": "833",
        "endPage": "843",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085453675,
                "preferredName": "Menglong Guan",
                "firstName": "Menglong",
                "lastName": "Guan"
            },
            {
                "id": 37293100600,
                "preferredName": "Lei Wang",
                "firstName": "Lei",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633004",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7779145",
        "articleTitle": "A Smaller, Faster, and More Energy-Efficient Complementary STT-MRAM Cell Uses Three Transistors and a Ground Grid: More Is Actually Less",
        "volume": "25",
        "issue": "4",
        "startPage": "1204",
        "endPage": "1214",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37589459100,
                "preferredName": "Raf Appeltans",
                "firstName": "Raf",
                "lastName": "Appeltans"
            },
            {
                "id": 37411797200,
                "preferredName": "Praveen Raghavan",
                "firstName": "Praveen",
                "lastName": "Raghavan"
            },
            {
                "id": 38235627500,
                "preferredName": "Gouri Sankar Kar",
                "firstName": "Gouri Sankar",
                "lastName": "Kar"
            },
            {
                "id": 37295763800,
                "preferredName": "Arnaud Furn\u00e9mont",
                "firstName": "Arnaud",
                "lastName": "Furn\u00e9mont"
            },
            {
                "id": 37271995400,
                "preferredName": "Liesbet Van der Perre",
                "firstName": "Liesbet",
                "lastName": "Van der Perre"
            },
            {
                "id": 37271994200,
                "preferredName": "Wim Dehaene",
                "firstName": "Wim",
                "lastName": "Dehaene"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2713527",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7955013",
        "articleTitle": "Lossless Compression Decoders for Bitstreams and Software Binaries Based on High-Level Synthesis",
        "volume": "25",
        "issue": "10",
        "startPage": "2842",
        "endPage": "2855",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37077746400,
                "preferredName": "Jian Yan",
                "firstName": "Jian",
                "lastName": "Yan"
            },
            {
                "id": 37085418238,
                "preferredName": "Junqi Yuan",
                "firstName": "Junqi",
                "lastName": "Yuan"
            },
            {
                "id": 37271572600,
                "preferredName": "Philip H. W. Leong",
                "firstName": "Philip H. W.",
                "lastName": "Leong"
            },
            {
                "id": 37272281200,
                "preferredName": "Wayne Luk",
                "firstName": "Wayne",
                "lastName": "Luk"
            },
            {
                "id": 37600175900,
                "preferredName": "Lingli Wang",
                "firstName": "Lingli",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2666268",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7864454",
        "articleTitle": "An 80.4% Peak Power Efficiency Adaptive Supply Class H Power Amplifier for Audio Applications",
        "volume": "25",
        "issue": "6",
        "startPage": "1954",
        "endPage": "1965",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086122314,
                "preferredName": "Xiang Zhang",
                "firstName": "Xiang",
                "lastName": "Zhang"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2676026",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7888586",
        "articleTitle": "A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction",
        "volume": "25",
        "issue": "7",
        "startPage": "1993",
        "endPage": "2006",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085854430,
                "preferredName": "Sheng Wang",
                "firstName": "Sheng",
                "lastName": "Wang"
            },
            {
                "id": 37085770662,
                "preferredName": "Chen Chen",
                "firstName": "Chen",
                "lastName": "Chen"
            },
            {
                "id": 37085778394,
                "preferredName": "Xiao-Yan Xiang",
                "firstName": "Xiao-Yan",
                "lastName": "Xiang"
            },
            {
                "id": 37085616657,
                "preferredName": "Jian-Yi Meng",
                "firstName": "Jian-Yi",
                "lastName": "Meng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2596338",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7548276",
        "articleTitle": "A Variation-Aware Adaptive Fuzzy Control System for Thermal Management of Microprocessors",
        "volume": "25",
        "issue": "2",
        "startPage": "683",
        "endPage": "695",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468744400,
                "preferredName": "Yingnan Cui",
                "firstName": "Yingnan",
                "lastName": "Cui"
            },
            {
                "id": 37085379157,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37532755800,
                "preferredName": "Bingsheng He",
                "firstName": "Bingsheng",
                "lastName": "He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2703623",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7934409",
        "articleTitle": "Efficient Critical Path Identification Based on Viability Analysis Method Considering Process Variations",
        "volume": "25",
        "issue": "9",
        "startPage": "2668",
        "endPage": "2672",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38469685800,
                "preferredName": "Sheis Abolmaali",
                "firstName": "Sheis",
                "lastName": "Abolmaali"
            },
            {
                "id": 37086152686,
                "preferredName": "Nika Mansouri-Ghiasi",
                "firstName": "Nika",
                "lastName": "Mansouri-Ghiasi"
            },
            {
                "id": 37543656900,
                "preferredName": "Mehdi Kamal",
                "firstName": "Mehdi",
                "lastName": "Kamal"
            },
            {
                "id": 38270948500,
                "preferredName": "Ali Afzali-Kusha",
                "firstName": "Ali",
                "lastName": "Afzali-Kusha"
            },
            {
                "id": 37278158100,
                "preferredName": "Massoud Pedram",
                "firstName": "Massoud",
                "lastName": "Pedram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2630055",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7779152",
        "articleTitle": "Low-Complexity Transformed Encoder Architectures for Quasi-Cyclic Nonbinary LDPC Codes Over Subfields",
        "volume": "25",
        "issue": "4",
        "startPage": "1342",
        "endPage": "1351",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279339400,
                "preferredName": "Xinmiao Zhang",
                "firstName": "Xinmiao",
                "lastName": "Zhang"
            },
            {
                "id": 37085462637,
                "preferredName": "Ying Tai",
                "firstName": "Ying",
                "lastName": "Tai"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2638021",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7805296",
        "articleTitle": "Scalable Device Array for Statistical Characterization of BTI-Related Parameters",
        "volume": "25",
        "issue": "4",
        "startPage": "1455",
        "endPage": "1466",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38235583600,
                "preferredName": "Hiromitsu Awano",
                "firstName": "Hiromitsu",
                "lastName": "Awano"
            },
            {
                "id": 37085780060,
                "preferredName": "Shumpei Morita",
                "firstName": "Shumpei",
                "lastName": "Morita"
            },
            {
                "id": 37279019000,
                "preferredName": "Takashi Sato",
                "firstName": "Takashi",
                "lastName": "Sato"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2695493",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7920417",
        "articleTitle": "Context Management Scheme Optimization of Coarse-Grained Reconfigurable Architecture for Multimedia Applications",
        "volume": "25",
        "issue": "8",
        "startPage": "2321",
        "endPage": "2331",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38542174600,
                "preferredName": "Peng Cao",
                "firstName": "Peng",
                "lastName": "Cao"
            },
            {
                "id": 38542157000,
                "preferredName": "Bo Liu",
                "firstName": "Bo",
                "lastName": "Liu"
            },
            {
                "id": 38542394300,
                "preferredName": "Jinjiang Yang",
                "firstName": "Jinjiang",
                "lastName": "Yang"
            },
            {
                "id": 37086029058,
                "preferredName": "Jun Yang",
                "firstName": "Jun",
                "lastName": "Yang"
            },
            {
                "id": 37406626600,
                "preferredName": "Meng Zhang",
                "firstName": "Meng",
                "lastName": "Zhang"
            },
            {
                "id": 37287512300,
                "preferredName": "Longxing Shi",
                "firstName": "Longxing",
                "lastName": "Shi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2639289",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7805161",
        "articleTitle": "An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock",
        "volume": "25",
        "issue": "4",
        "startPage": "1386",
        "endPage": "1396",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085467444,
                "preferredName": "Pil-Ho Lee",
                "firstName": "Pil-Ho",
                "lastName": "Lee"
            },
            {
                "id": 37086103220,
                "preferredName": "Han-Yeol Lee",
                "firstName": "Han-Yeol",
                "lastName": "Lee"
            },
            {
                "id": 37634505800,
                "preferredName": "Hyun-Bae Lee",
                "firstName": "Hyun-Bae",
                "lastName": "Lee"
            },
            {
                "id": 37654750600,
                "preferredName": "Young-Chan Jang",
                "firstName": "Young-Chan",
                "lastName": "Jang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2716821",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7959604",
        "articleTitle": "Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs",
        "volume": "25",
        "issue": "10",
        "startPage": "2881",
        "endPage": "2892",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085445028,
                "preferredName": "Shengcheng Wang",
                "firstName": "Shengcheng",
                "lastName": "Wang"
            },
            {
                "id": 37273925100,
                "preferredName": "Mehdi B. Tahoori",
                "firstName": "Mehdi B.",
                "lastName": "Tahoori"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2572606",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7491240",
        "articleTitle": "Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST",
        "volume": "25",
        "issue": "1",
        "startPage": "238",
        "endPage": "246",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273956700,
                "preferredName": "Martin Oma\u00f1a",
                "firstName": "Martin",
                "lastName": "Oma\u00f1a"
            },
            {
                "id": 37089286902,
                "preferredName": "Daniele Rossi",
                "firstName": "Daniele",
                "lastName": "Rossi"
            },
            {
                "id": 37072344800,
                "preferredName": "Filippo Fuzzi",
                "firstName": "Filippo",
                "lastName": "Fuzzi"
            },
            {
                "id": 37279994900,
                "preferredName": "Cecilia Metra",
                "firstName": "Cecilia",
                "lastName": "Metra"
            },
            {
                "id": 37393447300,
                "preferredName": "Chandrasekharan Chandra Tirumurti",
                "firstName": "Chandrasekharan Chandra",
                "lastName": "Tirumurti"
            },
            {
                "id": 37541595300,
                "preferredName": "Rajesh Galivanche",
                "firstName": "Rajesh",
                "lastName": "Galivanche"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2567485",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480395",
        "articleTitle": "EBSCam: Background Subtraction for Ubiquitous Computing",
        "volume": "25",
        "issue": "1",
        "startPage": "35",
        "endPage": "47",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072393000,
                "preferredName": "Muhammad Umar Karim Khan",
                "firstName": "Muhammad Umar Karim",
                "lastName": "Khan"
            },
            {
                "id": 38238768000,
                "preferredName": "Asim Khan",
                "firstName": "Asim",
                "lastName": "Khan"
            },
            {
                "id": 37277218400,
                "preferredName": "Chong-Min Kyung",
                "firstName": "Chong-Min",
                "lastName": "Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2713124",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7959107",
        "articleTitle": "Array Termination Impacts in Advanced SRAM",
        "volume": "25",
        "issue": "9",
        "startPage": "2449",
        "endPage": "2457",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269065400,
                "preferredName": "Randy W. Mann",
                "firstName": "Randy W.",
                "lastName": "Mann"
            },
            {
                "id": 37088829010,
                "preferredName": "Sandeep Puri",
                "firstName": "Sandeep",
                "lastName": "Puri"
            },
            {
                "id": 37070778400,
                "preferredName": "Sheng Xie",
                "firstName": "Sheng",
                "lastName": "Xie"
            },
            {
                "id": 37086027481,
                "preferredName": "Daniel Marienfeld",
                "firstName": "Daniel",
                "lastName": "Marienfeld"
            },
            {
                "id": 37085486783,
                "preferredName": "Joseph Versaggi",
                "firstName": "Joseph",
                "lastName": "Versaggi"
            },
            {
                "id": 37088726030,
                "preferredName": "Bianzhu Fu",
                "firstName": "Bianzhu",
                "lastName": "Fu"
            },
            {
                "id": 37265127000,
                "preferredName": "Michael Gribelyuk",
                "firstName": "Michael",
                "lastName": "Gribelyuk"
            },
            {
                "id": 37974671000,
                "preferredName": "Ratheesh R. Thankalekshmi",
                "firstName": "Ratheesh R.",
                "lastName": "Thankalekshmi"
            },
            {
                "id": 37088829149,
                "preferredName": "Xiaoqiang Zhang",
                "firstName": "Xiaoqiang",
                "lastName": "Zhang"
            },
            {
                "id": 37085512797,
                "preferredName": "Hui Zang",
                "firstName": "Hui",
                "lastName": "Zang"
            },
            {
                "id": 37085497421,
                "preferredName": "Chad E. Weintraub",
                "firstName": "Chad E.",
                "lastName": "Weintraub"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2707120",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7947208",
        "articleTitle": "Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs",
        "volume": "25",
        "issue": "9",
        "startPage": "2525",
        "endPage": "2537",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085825214,
                "preferredName": "Weina Lu",
                "firstName": "Weina",
                "lastName": "Lu"
            },
            {
                "id": 37277445400,
                "preferredName": "Yu Hu",
                "firstName": "Yu",
                "lastName": "Hu"
            },
            {
                "id": 37394807500,
                "preferredName": "Jing Ye",
                "firstName": "Jing",
                "lastName": "Ye"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2724600",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7990571",
        "articleTitle": "Time-Domain Arithmetic Logic Unit With Built-In Interconnect",
        "volume": "25",
        "issue": "10",
        "startPage": "2828",
        "endPage": "2841",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085681815,
                "preferredName": "Aurangozeb",
                "firstName": null,
                "lastName": "Aurangozeb"
            },
            {
                "id": 37086078714,
                "preferredName": "AKM Delwar Hossain",
                "firstName": "AKM Delwar",
                "lastName": "Hossain"
            },
            {
                "id": 37088799702,
                "preferredName": "Can Ni",
                "firstName": "Can",
                "lastName": "Ni"
            },
            {
                "id": 37086132640,
                "preferredName": "Quazi Sharar",
                "firstName": "Quazi",
                "lastName": "Sharar"
            },
            {
                "id": 37085816267,
                "preferredName": "Masum Hossain",
                "firstName": "Masum",
                "lastName": "Hossain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2669973",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7869408",
        "articleTitle": "Maximizing Common Idle Time on Multicore Processors With Shared Memory",
        "volume": "25",
        "issue": "7",
        "startPage": "2095",
        "endPage": "2108",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37071989400,
                "preferredName": "Chenchen Fu",
                "firstName": "Chenchen",
                "lastName": "Fu"
            },
            {
                "id": 37855700000,
                "preferredName": "Yingchao Zhao",
                "firstName": "Yingchao",
                "lastName": "Zhao"
            },
            {
                "id": 37404563200,
                "preferredName": "Minming Li",
                "firstName": "Minming",
                "lastName": "Li"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2748984",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8046152",
        "articleTitle": "A Scaling-Assisted Signed Integer Comparator for the Balanced Five-Moduli Set RNS $\\{2^{n}-1, 2^{n}, 2^{n}+ 1, 2^{n+1}- 1, 2^{n-1}- 1\\}$",
        "volume": "25",
        "issue": "12",
        "startPage": "3521",
        "endPage": "3533",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085774176,
                "preferredName": "Sachin Kumar",
                "firstName": "Sachin",
                "lastName": "Kumar"
            },
            {
                "id": 37276902700,
                "preferredName": "Chip-Hong Chang",
                "firstName": "Chip-Hong",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2628321",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7776981",
        "articleTitle": "Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction",
        "volume": "25",
        "issue": "4",
        "startPage": "1497",
        "endPage": "1505",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085626025,
                "preferredName": "Shraddha Bodhe",
                "firstName": "Shraddha",
                "lastName": "Bodhe"
            },
            {
                "id": 37276072700,
                "preferredName": "Irith Pomeranz",
                "firstName": "Irith",
                "lastName": "Pomeranz"
            },
            {
                "id": 38556119200,
                "preferredName": "M. Enamul Amyeen",
                "firstName": "M. Enamul",
                "lastName": "Amyeen"
            },
            {
                "id": 37358052400,
                "preferredName": "Srikanth Venkataraman",
                "firstName": "Srikanth",
                "lastName": "Venkataraman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2691409",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7924217",
        "articleTitle": "Leveraging Unused Resources for Energy Optimization of FPGA Interconnect",
        "volume": "25",
        "issue": "8",
        "startPage": "2307",
        "endPage": "2320",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38108487900,
                "preferredName": "Safeen Huda",
                "firstName": "Safeen",
                "lastName": "Huda"
            },
            {
                "id": 37277797500,
                "preferredName": "Jason H. Anderson",
                "firstName": "Jason H.",
                "lastName": "Anderson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2680464",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7889029",
        "articleTitle": "CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization",
        "volume": "25",
        "issue": "7",
        "startPage": "2153",
        "endPage": "2163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085742848,
                "preferredName": "Zhe Yuan",
                "firstName": "Zhe",
                "lastName": "Yuan"
            },
            {
                "id": 37292036600,
                "preferredName": "Yongpan Liu",
                "firstName": "Yongpan",
                "lastName": "Liu"
            },
            {
                "id": 37085417204,
                "preferredName": "Jinyang Li",
                "firstName": "Jinyang",
                "lastName": "Li"
            },
            {
                "id": 37309334200,
                "preferredName": "Jingtong Hu",
                "firstName": "Jingtong",
                "lastName": "Hu"
            },
            {
                "id": 37265504000,
                "preferredName": "Chun Jason Xue",
                "firstName": "Chun Jason",
                "lastName": "Xue"
            },
            {
                "id": 37291236500,
                "preferredName": "Huazhong Yang",
                "firstName": "Huazhong",
                "lastName": "Yang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2652482",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7840074",
        "articleTitle": "Error-Resilient Integrated Clock Gate for Clock-Tree Power Optimization on a Wide Voltage IOT Processor",
        "volume": "25",
        "issue": "5",
        "startPage": "1681",
        "endPage": "1693",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085774626,
                "preferredName": "Tao-Tao Zhu",
                "firstName": "Tao-Tao",
                "lastName": "Zhu"
            },
            {
                "id": 37085616657,
                "preferredName": "Jian-Yi Meng",
                "firstName": "Jian-Yi",
                "lastName": "Meng"
            },
            {
                "id": 37085778394,
                "preferredName": "Xiao-Yan Xiang",
                "firstName": "Xiao-Yan",
                "lastName": "Xiang"
            },
            {
                "id": 37275973800,
                "preferredName": "Xiao-Lang Yan",
                "firstName": "Xiao-Lang",
                "lastName": "Yan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2570252",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7487016",
        "articleTitle": "OptiFEX: A Framework for Exploring Area-Efficient Floating Point Expressions on FPGAs With Optimized Exponent/Mantissa Widths",
        "volume": "25",
        "issue": "1",
        "startPage": "198",
        "endPage": "209",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085706807,
                "preferredName": "Alireza Mahzoon",
                "firstName": "Alireza",
                "lastName": "Mahzoon"
            },
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2707535",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7945292",
        "articleTitle": "Current-Mode Triline Transceiver for Coded Differential Signaling Across On-Chip Global Interconnects",
        "volume": "25",
        "issue": "9",
        "startPage": "2575",
        "endPage": "2587",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085748226,
                "preferredName": "Nijwm Wary",
                "firstName": "Nijwm",
                "lastName": "Wary"
            },
            {
                "id": 37269997100,
                "preferredName": "Pradip Mandal",
                "firstName": "Pradip",
                "lastName": "Mandal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2684816",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7891612",
        "articleTitle": "Approximate Error Detection With Stochastic Checkers",
        "volume": "25",
        "issue": "8",
        "startPage": "2258",
        "endPage": "2270",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37078034500,
                "preferredName": "Neel Gala",
                "firstName": "Neel",
                "lastName": "Gala"
            },
            {
                "id": 38466410600,
                "preferredName": "Swagath Venkataramani",
                "firstName": "Swagath",
                "lastName": "Venkataramani"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            },
            {
                "id": 37391911700,
                "preferredName": "V. Kamakoti",
                "firstName": "V.",
                "lastName": "Kamakoti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2720750",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7981352",
        "articleTitle": "An Adaptive PAM-4 Analog Equalizer With Boosting-State Detection in the Time Domain",
        "volume": "25",
        "issue": "10",
        "startPage": "2907",
        "endPage": "2916",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085611222,
                "preferredName": "Shunbin Li",
                "firstName": "Shunbin",
                "lastName": "Li"
            },
            {
                "id": 37279388100,
                "preferredName": "Yingtao Jiang",
                "firstName": "Yingtao",
                "lastName": "Jiang"
            },
            {
                "id": 37276301700,
                "preferredName": "Peng Liu",
                "firstName": "Peng",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2733082",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8003308",
        "articleTitle": "A Simple Miller Compensation With Essential Bandwidth Improvement",
        "volume": "25",
        "issue": "11",
        "startPage": "3186",
        "endPage": "3192",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085479504,
                "preferredName": "Jos\u00e9 M. Algueta-Miguel",
                "firstName": "Jos\u00e9 M.",
                "lastName": "Algueta-Miguel"
            },
            {
                "id": 38267435100,
                "preferredName": "Jaime Ramirez-Angulo",
                "firstName": "Jaime",
                "lastName": "Ramirez-Angulo"
            },
            {
                "id": 37086076518,
                "preferredName": "Enrique Mirazo",
                "firstName": "Enrique",
                "lastName": "Mirazo"
            },
            {
                "id": 37270091500,
                "preferredName": "Antonio J. Lopez-Martin",
                "firstName": "Antonio J.",
                "lastName": "Lopez-Martin"
            },
            {
                "id": 37270092900,
                "preferredName": "Ram\u00f3n Gonzalez Carvajal",
                "firstName": "Ram\u00f3n Gonzalez",
                "lastName": "Carvajal"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2675380",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7879879",
        "articleTitle": "Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors",
        "volume": "25",
        "issue": "7",
        "startPage": "2059",
        "endPage": "2070",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37645303600,
                "preferredName": "Fatemeh Refan",
                "firstName": "Fatemeh",
                "lastName": "Refan"
            },
            {
                "id": 37268305600,
                "preferredName": "Bijan Alizadeh",
                "firstName": "Bijan",
                "lastName": "Alizadeh"
            },
            {
                "id": 37268302500,
                "preferredName": "Zainalabedin Navabi",
                "firstName": "Zainalabedin",
                "lastName": "Navabi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2733531",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012462",
        "articleTitle": "Poly-Si-Based Physical Unclonable Functions",
        "volume": "25",
        "issue": "11",
        "startPage": "3207",
        "endPage": "3217",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085848179,
                "preferredName": "Haoting Shen",
                "firstName": "Haoting",
                "lastName": "Shen"
            },
            {
                "id": 37085675516,
                "preferredName": "Fahim Rahman",
                "firstName": "Fahim",
                "lastName": "Rahman"
            },
            {
                "id": 37085838995,
                "preferredName": "Bicky Shakya",
                "firstName": "Bicky",
                "lastName": "Shakya"
            },
            {
                "id": 37078074900,
                "preferredName": "Xiaolin Xu",
                "firstName": "Xiaolin",
                "lastName": "Xu"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642343",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7817897",
        "articleTitle": "COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits",
        "volume": "25",
        "issue": "4",
        "startPage": "1467",
        "endPage": "1476",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085391869,
                "preferredName": "Manjari Pradhan",
                "firstName": "Manjari",
                "lastName": "Pradhan"
            },
            {
                "id": 37270419600,
                "preferredName": "Bhargab B. Bhattacharya",
                "firstName": "Bhargab B.",
                "lastName": "Bhattacharya"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645384",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7819512",
        "articleTitle": "A Fast and Reliable Cross-Point Three-State/Cell ReRAM",
        "volume": "25",
        "issue": "5",
        "startPage": "1622",
        "endPage": "1631",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085830495,
                "preferredName": "Soon-Chan Kwon",
                "firstName": "Soon-Chan",
                "lastName": "Kwon"
            },
            {
                "id": 37399562200,
                "preferredName": "Jong-Min Baek",
                "firstName": "Jong-Min",
                "lastName": "Baek"
            },
            {
                "id": 37085830487,
                "preferredName": "Jong-Moon Choi",
                "firstName": "Jong-Moon",
                "lastName": "Choi"
            },
            {
                "id": 37067922800,
                "preferredName": "Kee-Won Kwon",
                "firstName": "Kee-Won",
                "lastName": "Kwon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2578933",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7499840",
        "articleTitle": "ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware",
        "volume": "25",
        "issue": "1",
        "startPage": "177",
        "endPage": "188",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085467232,
                "preferredName": "Wenchao Qian",
                "firstName": "Wenchao",
                "lastName": "Qian"
            },
            {
                "id": 37085861616,
                "preferredName": "Christopher Babecki",
                "firstName": "Christopher",
                "lastName": "Babecki"
            },
            {
                "id": 37085471854,
                "preferredName": "Robert Karam",
                "firstName": "Robert",
                "lastName": "Karam"
            },
            {
                "id": 37302327200,
                "preferredName": "Somnath Paul",
                "firstName": "Somnath",
                "lastName": "Paul"
            },
            {
                "id": 37274842700,
                "preferredName": "Swarup Bhunia",
                "firstName": "Swarup",
                "lastName": "Bhunia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2566443",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480392",
        "articleTitle": "Parallel High-Order Envelope-Following Method for Fast Transient Analysis of Highly Oscillatory Circuits",
        "volume": "25",
        "issue": "1",
        "startPage": "261",
        "endPage": "270",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38234346800,
                "preferredName": "Mina A. Farhan",
                "firstName": "Mina A.",
                "lastName": "Farhan"
            },
            {
                "id": 37276462100,
                "preferredName": "Michel S. Nakhla",
                "firstName": "Michel S.",
                "lastName": "Nakhla"
            },
            {
                "id": 37274909400,
                "preferredName": "Emad Gad",
                "firstName": "Emad",
                "lastName": "Gad"
            },
            {
                "id": 37276460100,
                "preferredName": "Ramachandra Achar",
                "firstName": "Ramachandra",
                "lastName": "Achar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2698506",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7924426",
        "articleTitle": "A Processor and Cache Online Self-Testing Methodology for OS-Managed Platform",
        "volume": "25",
        "issue": "8",
        "startPage": "2346",
        "endPage": "2359",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072461300,
                "preferredName": "Ching-Wen Lin",
                "firstName": "Ching-Wen",
                "lastName": "Lin"
            },
            {
                "id": 37293075500,
                "preferredName": "Chung-Ho Chen",
                "firstName": "Chung-Ho",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2711924",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7955045",
        "articleTitle": "Cost-Effective Enhancement on Both Yield and Reliability for Cache Designs Based on Performance Degradation Tolerance",
        "volume": "25",
        "issue": "9",
        "startPage": "2434",
        "endPage": "2448",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37575859300,
                "preferredName": "Tong-Yu Hsieh",
                "firstName": "Tong-Yu",
                "lastName": "Hsieh"
            },
            {
                "id": 37085729211,
                "preferredName": "Tsung-Liang Chih",
                "firstName": "Tsung-Liang",
                "lastName": "Chih"
            },
            {
                "id": 37086058924,
                "preferredName": "Mei-Jung Wu",
                "firstName": "Mei-Jung",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2585603",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7522631",
        "articleTitle": "Efficient Partial Online Synthesis of Special Instructions for Reconfigurable Processors",
        "volume": "25",
        "issue": "2",
        "startPage": "594",
        "endPage": "607",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38233416100,
                "preferredName": "Artjom Grudnitsky",
                "firstName": "Artjom",
                "lastName": "Grudnitsky"
            },
            {
                "id": 37411983400,
                "preferredName": "Lars Bauer",
                "firstName": "Lars",
                "lastName": "Bauer"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598359",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7559738",
        "articleTitle": "Stochastic Implementation and Analysis of Dynamical Systems Similar to the Logistic Map",
        "volume": "25",
        "issue": "2",
        "startPage": "747",
        "endPage": "759",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085352503,
                "preferredName": "Zhiheng Wang",
                "firstName": "Zhiheng",
                "lastName": "Wang"
            },
            {
                "id": 37086053189,
                "preferredName": "Ryan Goh",
                "firstName": "Ryan",
                "lastName": "Goh"
            },
            {
                "id": 38534813500,
                "preferredName": "Kia Bazargan",
                "firstName": "Kia",
                "lastName": "Bazargan"
            },
            {
                "id": 37085358170,
                "preferredName": "Arnd Scheel",
                "firstName": "Arnd",
                "lastName": "Scheel"
            },
            {
                "id": 37085347444,
                "preferredName": "Naman Saraf",
                "firstName": "Naman",
                "lastName": "Saraf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2574642",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7491369",
        "articleTitle": "Systematic Methodology for the Quantitative Analysis of Pipeline-Register Reliability",
        "volume": "25",
        "issue": "2",
        "startPage": "547",
        "endPage": "555",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37662297200,
                "preferredName": "Reiley Jeyapaul",
                "firstName": "Reiley",
                "lastName": "Jeyapaul"
            },
            {
                "id": 37086030678,
                "preferredName": "Roberto Flores",
                "firstName": "Roberto",
                "lastName": "Flores"
            },
            {
                "id": 37425521700,
                "preferredName": "Alfonso Avila",
                "firstName": "Alfonso",
                "lastName": "Avila"
            },
            {
                "id": 37265244500,
                "preferredName": "Aviral Shrivastava",
                "firstName": "Aviral",
                "lastName": "Shrivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2572224",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7486964",
        "articleTitle": "Lithography Defect Probability and Its Application to Physical Design Optimization",
        "volume": "25",
        "issue": "1",
        "startPage": "271",
        "endPage": "285",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085403756,
                "preferredName": "Seongbo Shim",
                "firstName": "Seongbo",
                "lastName": "Shim"
            },
            {
                "id": 37085434793,
                "preferredName": "Woohyun Chung",
                "firstName": "Woohyun",
                "lastName": "Chung"
            },
            {
                "id": 37292092000,
                "preferredName": "Youngsoo Shin",
                "firstName": "Youngsoo",
                "lastName": "Shin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2683536",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7889015",
        "articleTitle": "Mitigating Stuck Cell Failures in MLC NAND Flash Memory via Inferred Erasure Decoding",
        "volume": "25",
        "issue": "8",
        "startPage": "2285",
        "endPage": "2295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086074019,
                "preferredName": "Adnan Aslam Chaudhry",
                "firstName": "Adnan Aslam",
                "lastName": "Chaudhry"
            },
            {
                "id": 38524288100,
                "preferredName": "Cai Kui",
                "firstName": "Cai",
                "lastName": "Kui"
            },
            {
                "id": 37272208800,
                "preferredName": "Yong Liang Guan",
                "firstName": "Yong Liang",
                "lastName": "Guan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2601030",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7563875",
        "articleTitle": "Scenario-Aware Dynamic Power Reduction Using Bias Addition",
        "volume": "25",
        "issue": "2",
        "startPage": "450",
        "endPage": "461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37284527100,
                "preferredName": "Sundarrajan Rangachari",
                "firstName": "Sundarrajan",
                "lastName": "Rangachari"
            },
            {
                "id": 37265773200,
                "preferredName": "Jaiganesh Balakrishnan",
                "firstName": "Jaiganesh",
                "lastName": "Balakrishnan"
            },
            {
                "id": 37657865600,
                "preferredName": "Nitin Chandrachoodan",
                "firstName": "Nitin",
                "lastName": "Chandrachoodan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2639533",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7811262",
        "articleTitle": "Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays",
        "volume": "25",
        "issue": "4",
        "startPage": "1477",
        "endPage": "1489",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085807567,
                "preferredName": "Yun-Jui Li",
                "firstName": "Yun-Jui",
                "lastName": "Li"
            },
            {
                "id": 38241047000,
                "preferredName": "Ching-Yi Huang",
                "firstName": "Ching-Yi",
                "lastName": "Huang"
            },
            {
                "id": 37086040066,
                "preferredName": "Chia-Cheng Wu",
                "firstName": "Chia-Cheng",
                "lastName": "Wu"
            },
            {
                "id": 37539667000,
                "preferredName": "Yung-Chih Chen",
                "firstName": "Yung-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37280017100,
                "preferredName": "Chun-Yao Wang",
                "firstName": "Chun-Yao",
                "lastName": "Wang"
            },
            {
                "id": 37273578800,
                "preferredName": "Suman Datta",
                "firstName": "Suman",
                "lastName": "Datta"
            },
            {
                "id": 37273383200,
                "preferredName": "Vijaykrishnan Narayanan",
                "firstName": "Vijaykrishnan",
                "lastName": "Narayanan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2671408",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7873362",
        "articleTitle": "A Flexible Wildcard-Pattern Matching Accelerator via Simultaneous Discrete Finite Automata",
        "volume": "25",
        "issue": "12",
        "startPage": "3302",
        "endPage": "3316",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085387048,
                "preferredName": "Hsiang-Jen Tsai",
                "firstName": "Hsiang-Jen",
                "lastName": "Tsai"
            },
            {
                "id": 37600153500,
                "preferredName": "Chien-Chih Chen",
                "firstName": "Chien-Chih",
                "lastName": "Chen"
            },
            {
                "id": 37062116100,
                "preferredName": "Yin-Chi Peng",
                "firstName": "Yin-Chi",
                "lastName": "Peng"
            },
            {
                "id": 37085512823,
                "preferredName": "Ya-Han Tsao",
                "firstName": "Ya-Han",
                "lastName": "Tsao"
            },
            {
                "id": 37085639356,
                "preferredName": "Yen-Ning Chiang",
                "firstName": "Yen-Ning",
                "lastName": "Chiang"
            },
            {
                "id": 37086217842,
                "preferredName": "Wei-Cheng Zhao",
                "firstName": "Wei-Cheng",
                "lastName": "Zhao"
            },
            {
                "id": 37420875800,
                "preferredName": "Meng-Fan Chang",
                "firstName": "Meng-Fan",
                "lastName": "Chang"
            },
            {
                "id": 37276681600,
                "preferredName": "Tien-Fu Chen",
                "firstName": "Tien-Fu",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645230",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7822965",
        "articleTitle": "NaPer: A TSV Noise-Aware Placer",
        "volume": "25",
        "issue": "5",
        "startPage": "1703",
        "endPage": "1713",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37337179400,
                "preferredName": "Yu-Min Lee",
                "firstName": "Yu-Min",
                "lastName": "Lee"
            },
            {
                "id": 37085400803,
                "preferredName": "Kuan-Te Pan",
                "firstName": "Kuan-Te",
                "lastName": "Pan"
            },
            {
                "id": 37085401919,
                "preferredName": "Chun Chen",
                "firstName": "Chun",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2594238",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7542546",
        "articleTitle": "A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era",
        "volume": "25",
        "issue": "2",
        "startPage": "534",
        "endPage": "546",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232174600,
                "preferredName": "Nishit Kapadia",
                "firstName": "Nishit",
                "lastName": "Kapadia"
            },
            {
                "id": 37265205600,
                "preferredName": "Sudeep Pasricha",
                "firstName": "Sudeep",
                "lastName": "Pasricha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2651112",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7831463",
        "articleTitle": "An Inductive 2-D Position Detection IC With 99.8% Accuracy for Automotive EMR Gear Control System",
        "volume": "25",
        "issue": "5",
        "startPage": "1731",
        "endPage": "1741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085485426,
                "preferredName": "SangYun Kim",
                "firstName": "SangYun",
                "lastName": "Kim"
            },
            {
                "id": 37085533282,
                "preferredName": "Hamed Abbasizadeh",
                "firstName": "Hamed",
                "lastName": "Abbasizadeh"
            },
            {
                "id": 37086062680,
                "preferredName": "Imran Ali",
                "firstName": "Imran",
                "lastName": "Ali"
            },
            {
                "id": 38468828500,
                "preferredName": "Hongjin Kim",
                "firstName": "Hongjin",
                "lastName": "Kim"
            },
            {
                "id": 37065734300,
                "preferredName": "SungHun Cho",
                "firstName": "SungHun",
                "lastName": "Cho"
            },
            {
                "id": 37394785300,
                "preferredName": "YoungGun Pu",
                "firstName": "YoungGun",
                "lastName": "Pu"
            },
            {
                "id": 37290947300,
                "preferredName": "Sang-Sun Yoo",
                "firstName": "Sang-Sun",
                "lastName": "Yoo"
            },
            {
                "id": 37085411956,
                "preferredName": "Minjae Lee",
                "firstName": "Minjae",
                "lastName": "Lee"
            },
            {
                "id": 37085432068,
                "preferredName": "Keum Cheol Hwang",
                "firstName": "Keum Cheol",
                "lastName": "Hwang"
            },
            {
                "id": 38200968600,
                "preferredName": "Youngoo Yang",
                "firstName": "Youngoo",
                "lastName": "Yang"
            },
            {
                "id": 37281499000,
                "preferredName": "Kang-Yoon Lee",
                "firstName": "Kang-Yoon",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2600681",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7562495",
        "articleTitle": "Cut Mask Optimization With Wire Planning in Self-Aligned Multiple Patterning Full-Chip Routing",
        "volume": "25",
        "issue": "2",
        "startPage": "581",
        "endPage": "593",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085517274,
                "preferredName": "Shao-Yun Fang",
                "firstName": "Shao-Yun",
                "lastName": "Fang"
            },
            {
                "id": 37086182478,
                "preferredName": "Kuo-Hao Wu",
                "firstName": "Kuo-Hao",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2636419",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7792741",
        "articleTitle": "Compiler-Guided Parallelism Adaption Based on Application Partition for Power-Gated ILP Processor",
        "volume": "25",
        "issue": "4",
        "startPage": "1329",
        "endPage": "1341",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086111990,
                "preferredName": "Yufeng Tong",
                "firstName": "Yufeng",
                "lastName": "Tong"
            },
            {
                "id": 37085636945,
                "preferredName": "Wei Zhang",
                "firstName": "Wei",
                "lastName": "Zhang"
            },
            {
                "id": 37086116552,
                "preferredName": "Yung-Cheng Ma",
                "firstName": "Yung-Cheng",
                "lastName": "Ma"
            },
            {
                "id": 38240118000,
                "preferredName": "Yanyan Liu",
                "firstName": "Yanyan",
                "lastName": "Liu"
            },
            {
                "id": 37086109775,
                "preferredName": "Yu Liang",
                "firstName": "Yu",
                "lastName": "Liang"
            },
            {
                "id": 37086111388,
                "preferredName": "Tai Zhang",
                "firstName": "Tai",
                "lastName": "Zhang"
            },
            {
                "id": 37086113888,
                "preferredName": "Haowen Luo",
                "firstName": "Haowen",
                "lastName": "Luo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2636849",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7805340",
        "articleTitle": "Compressed On-Chip Framebuffer Cache for Low-Power Display Systems",
        "volume": "25",
        "issue": "4",
        "startPage": "1215",
        "endPage": "1223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085436024,
                "preferredName": "Donkyu Baek",
                "firstName": "Donkyu",
                "lastName": "Baek"
            },
            {
                "id": 37278041200,
                "preferredName": "Naehyuck Chang",
                "firstName": "Naehyuck",
                "lastName": "Chang"
            },
            {
                "id": 37400984600,
                "preferredName": "Donghwa Shin",
                "firstName": "Donghwa",
                "lastName": "Shin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2637897",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7801982",
        "articleTitle": "Fast Writeable Block-Aware Cache Update Policy for Spin-Transfer-Torque RAM",
        "volume": "25",
        "issue": "4",
        "startPage": "1236",
        "endPage": "1249",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38259287400,
                "preferredName": "Ju Hee Choi",
                "firstName": "Ju Hee",
                "lastName": "Choi"
            },
            {
                "id": 37405024600,
                "preferredName": "Jong Wook Kwak",
                "firstName": "Jong Wook",
                "lastName": "Kwak"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2712804",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7956201",
        "articleTitle": "Using a Device State Library to Boost the Performance of TCAD Mixed-Mode Simulation",
        "volume": "25",
        "issue": "9",
        "startPage": "2616",
        "endPage": "2624",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086053670,
                "preferredName": "Xiaoliang Dai",
                "firstName": "Xiaoliang",
                "lastName": "Dai"
            },
            {
                "id": 37278972600,
                "preferredName": "Niraj K. Jha",
                "firstName": "Niraj K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2657885",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7864467",
        "articleTitle": "A Statistical Design Approach Using Fixed and Variable Width Transconductors for Positive-Feedback Gain-Enhancement OTAs",
        "volume": "25",
        "issue": "6",
        "startPage": "1966",
        "endPage": "1977",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38468563900,
                "preferredName": "Andrew Peter Nicholson",
                "firstName": "Andrew Peter",
                "lastName": "Nicholson"
            },
            {
                "id": 37869942300,
                "preferredName": "Astria Nur Irfansyah",
                "firstName": "Astria Nur",
                "lastName": "Irfansyah"
            },
            {
                "id": 38547016500,
                "preferredName": "Julian Jenkins",
                "firstName": "Julian",
                "lastName": "Jenkins"
            },
            {
                "id": 37542216900,
                "preferredName": "Tara Julia Hamilton",
                "firstName": "Tara Julia",
                "lastName": "Hamilton"
            },
            {
                "id": 37372138500,
                "preferredName": "Torsten Lehmann",
                "firstName": "Torsten",
                "lastName": "Lehmann"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642170",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7812737",
        "articleTitle": "ULV-Turbo Cache for an Instantaneous Performance Boost on Asymmetric Architectures",
        "volume": "25",
        "issue": "12",
        "startPage": "3341",
        "endPage": "3354",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38581045500,
                "preferredName": "Po-Hao Wang",
                "firstName": "Po-Hao",
                "lastName": "Wang"
            },
            {
                "id": 37605113400,
                "preferredName": "Yung-Chen Chien",
                "firstName": "Yung-Chen",
                "lastName": "Chien"
            },
            {
                "id": 37085564297,
                "preferredName": "Shang-Jen Tsai",
                "firstName": "Shang-Jen",
                "lastName": "Tsai"
            },
            {
                "id": 37085872170,
                "preferredName": "Xuan-Yu Lin",
                "firstName": "Xuan-Yu",
                "lastName": "Lin"
            },
            {
                "id": 37088744719,
                "preferredName": "Rizal Tanjung",
                "firstName": "Rizal",
                "lastName": "Tanjung"
            },
            {
                "id": 37088746002,
                "preferredName": "Yi-Sian Lin",
                "firstName": "Yi-Sian",
                "lastName": "Lin"
            },
            {
                "id": 37088730056,
                "preferredName": "Shu-Wei Syu",
                "firstName": "Shu-Wei",
                "lastName": "Syu"
            },
            {
                "id": 37278075200,
                "preferredName": "Tay-Jyi Lin",
                "firstName": "Tay-Jyi",
                "lastName": "Lin"
            },
            {
                "id": 37280528600,
                "preferredName": "Jinn-Shyan Wang",
                "firstName": "Jinn-Shyan",
                "lastName": "Wang"
            },
            {
                "id": 37276681600,
                "preferredName": "Tien-Fu Chen",
                "firstName": "Tien-Fu",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2731262",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8004505",
        "articleTitle": "Achieving Theoretical Limit of SFDR in Pipelined ADCs",
        "volume": "25",
        "issue": "11",
        "startPage": "3175",
        "endPage": "3185",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37409444100,
                "preferredName": "Vineeth Sarma",
                "firstName": "Vineeth",
                "lastName": "Sarma"
            },
            {
                "id": 37089851347,
                "preferredName": "Chithira Ravi",
                "firstName": "Chithira",
                "lastName": "Ravi"
            },
            {
                "id": 37887365400,
                "preferredName": "Bibhu Datta Sahoo",
                "firstName": "Bibhu Datta",
                "lastName": "Sahoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598160",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7559743",
        "articleTitle": "Bias-Induced Healing of $V_{\\text {min}}$ Failures in Advanced SRAM Arrays",
        "volume": "25",
        "issue": "2",
        "startPage": "660",
        "endPage": "669",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269065400,
                "preferredName": "Randy W. Mann",
                "firstName": "Randy W.",
                "lastName": "Mann"
            },
            {
                "id": 37297646700,
                "preferredName": "William McMahon",
                "firstName": "William",
                "lastName": "McMahon"
            },
            {
                "id": 37087708634,
                "preferredName": "Yoann Mamy Randriamihaja",
                "firstName": "Yoann",
                "lastName": "Mamy Randriamihaja"
            },
            {
                "id": 37085423146,
                "preferredName": "Yuncheng Song",
                "firstName": "Yuncheng",
                "lastName": "Song"
            },
            {
                "id": 37088717881,
                "preferredName": "Ajay Anand Kallianpur",
                "firstName": "Ajay Anand",
                "lastName": "Kallianpur"
            },
            {
                "id": 37070778400,
                "preferredName": "Sheng Xie",
                "firstName": "Sheng",
                "lastName": "Xie"
            },
            {
                "id": 37088717554,
                "preferredName": "Akhilesh Gautam",
                "firstName": "Akhilesh",
                "lastName": "Gautam"
            },
            {
                "id": 37085486783,
                "preferredName": "Joseph Versaggi",
                "firstName": "Joseph",
                "lastName": "Versaggi"
            },
            {
                "id": 37992407000,
                "preferredName": "Biju Parameshwaran",
                "firstName": "Biju",
                "lastName": "Parameshwaran"
            },
            {
                "id": 37085497421,
                "preferredName": "Chad E. Weintraub",
                "firstName": "Chad E.",
                "lastName": "Weintraub"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2634589",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7797139",
        "articleTitle": "Fast Bit Screening of Automotive Grade EEPROMs\u2014Continuous Improvement Exercise",
        "volume": "25",
        "issue": "4",
        "startPage": "1250",
        "endPage": "1260",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085405935,
                "preferredName": "Peter G. Sarson",
                "firstName": "Peter G.",
                "lastName": "Sarson"
            },
            {
                "id": 37403357100,
                "preferredName": "Gregor Schatzberger",
                "firstName": "Gregor",
                "lastName": "Schatzberger"
            },
            {
                "id": 38180817000,
                "preferredName": "Friedrich Peter Leisenberger",
                "firstName": "Friedrich Peter",
                "lastName": "Leisenberger"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2586184",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7517306",
        "articleTitle": "Analyses of Splittable Amplifier Technique and Cancellation of Memory Effect for Opamp Sharing",
        "volume": "25",
        "issue": "2",
        "startPage": "621",
        "endPage": "634",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543531700,
                "preferredName": "I-Jen Chao",
                "firstName": "I-Jen",
                "lastName": "Chao"
            },
            {
                "id": 37279239600,
                "preferredName": "Bin-Da Liu",
                "firstName": "Bin-Da",
                "lastName": "Liu"
            },
            {
                "id": 37281064400,
                "preferredName": "Soon-Jyh Chang",
                "firstName": "Soon-Jyh",
                "lastName": "Chang"
            },
            {
                "id": 37351602700,
                "preferredName": "Chun-Yueh Huang",
                "firstName": "Chun-Yueh",
                "lastName": "Huang"
            },
            {
                "id": 37267298700,
                "preferredName": "Hsin-Wen Ting",
                "firstName": "Hsin-Wen",
                "lastName": "Ting"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2718625",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7981405",
        "articleTitle": "Fast Background Calibration of Sampling Timing Skew in SHA-Less Pipeline ADCs",
        "volume": "25",
        "issue": "10",
        "startPage": "2966",
        "endPage": "2970",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37414179700,
                "preferredName": "A. J. Gin\u00e9s",
                "firstName": "A. J.",
                "lastName": "Gin\u00e9s"
            },
            {
                "id": 37333139400,
                "preferredName": "E. J. Peral\u00edas",
                "firstName": "E. J.",
                "lastName": "Peral\u00edas"
            },
            {
                "id": 37268065700,
                "preferredName": "A. Rueda",
                "firstName": "A.",
                "lastName": "Rueda"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2739748",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8023800",
        "articleTitle": "Domain Wall Interconnections for NML",
        "volume": "25",
        "issue": "11",
        "startPage": "3067",
        "endPage": "3076",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076881400,
                "preferredName": "Fabrizio Cairo",
                "firstName": "Fabrizio",
                "lastName": "Cairo"
            },
            {
                "id": 37706292200,
                "preferredName": "Marco Vacca",
                "firstName": "Marco",
                "lastName": "Vacca"
            },
            {
                "id": 38490415700,
                "preferredName": "Giovanna Turvani",
                "firstName": "Giovanna",
                "lastName": "Turvani"
            },
            {
                "id": 37327621700,
                "preferredName": "Maurizio Zamboni",
                "firstName": "Maurizio",
                "lastName": "Zamboni"
            },
            {
                "id": 37375136700,
                "preferredName": "Mariagrazia Graziano",
                "firstName": "Mariagrazia",
                "lastName": "Graziano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2723485",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7982676",
        "articleTitle": "A DAC With an Impedance Attenuator and Distortion Analysis Using Volterra Series",
        "volume": "25",
        "issue": "10",
        "startPage": "2929",
        "endPage": "2938",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38244522300,
                "preferredName": "Sang Min Lee",
                "firstName": "Sang Min",
                "lastName": "Lee"
            },
            {
                "id": 37279221100,
                "preferredName": "Namsoo Kim",
                "firstName": "Namsoo",
                "lastName": "Kim"
            },
            {
                "id": 37086129725,
                "preferredName": "Derui Kong",
                "firstName": "Derui",
                "lastName": "Kong"
            },
            {
                "id": 37292430900,
                "preferredName": "Dongwon Seo",
                "firstName": "Dongwon",
                "lastName": "Seo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580713",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7517393",
        "articleTitle": "A 10 Gbits/s/pin DFE-Less Graphics DRAM Interface With Adaptive-Bandwidth PLL for Avoiding Noise Interference and CIJ Reduction Technique",
        "volume": "25",
        "issue": "1",
        "startPage": "344",
        "endPage": "353",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37308873800,
                "preferredName": "Junyoung Song",
                "firstName": "Junyoung",
                "lastName": "Song"
            },
            {
                "id": 37280125400,
                "preferredName": "Hyun-Woo Lee",
                "firstName": "Hyun-Woo",
                "lastName": "Lee"
            },
            {
                "id": 38066305400,
                "preferredName": "Sewook Hwang",
                "firstName": "Sewook",
                "lastName": "Hwang"
            },
            {
                "id": 37292328500,
                "preferredName": "Chulwoo Kim",
                "firstName": "Chulwoo",
                "lastName": "Kim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2728609",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7999296",
        "articleTitle": "A Flexible Divide-and-Conquer MPSoC Architecture for MIMO Interference Cancellation",
        "volume": "25",
        "issue": "10",
        "startPage": "2789",
        "endPage": "2802",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085429536,
                "preferredName": "Luechao Yuan",
                "firstName": "Luechao",
                "lastName": "Yuan"
            },
            {
                "id": 37085452002,
                "preferredName": "Cang Liu",
                "firstName": "Cang",
                "lastName": "Liu"
            },
            {
                "id": 37085625412,
                "preferredName": "Chuan Tang",
                "firstName": "Chuan",
                "lastName": "Tang"
            },
            {
                "id": 37085517056,
                "preferredName": "Shan Huang",
                "firstName": "Shan",
                "lastName": "Huang"
            },
            {
                "id": 37412698700,
                "preferredName": "Anupam Chattopadhyay",
                "firstName": "Anupam",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37268217800,
                "preferredName": "Gerd Ascheid",
                "firstName": "Gerd",
                "lastName": "Ascheid"
            },
            {
                "id": 37532352400,
                "preferredName": "Zuocheng Xing",
                "firstName": "Zuocheng",
                "lastName": "Xing"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2588322",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7517376",
        "articleTitle": "Variation Resilient Power Sensor With an 80-ns Response Time for Fine-Grained Power Management",
        "volume": "25",
        "issue": "2",
        "startPage": "416",
        "endPage": "426",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38246555900,
                "preferredName": "Srikar Bhagavatula",
                "firstName": "Srikar",
                "lastName": "Bhagavatula"
            },
            {
                "id": 37275617300,
                "preferredName": "Byunghoo Jung",
                "firstName": "Byunghoo",
                "lastName": "Jung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767163",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8118283",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "12",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2728363",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7990300",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "8",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2739363",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015213",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "9",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2702003",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7956365",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "7",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2652043",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7827023",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "2",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2740879",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015258",
        "articleTitle": "Introducing IEEE Collabratec",
        "volume": "25",
        "issue": "9",
        "startPage": "2683",
        "endPage": "2683",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2662864",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7862335",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "3",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2701983",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7932599",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "6",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2686503",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7909081",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "5",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752277",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8049597",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "10",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642383",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7797611",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "1",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2760503",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8080093",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "11",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2676363",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7882756",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "4",
        "startPage": "C3",
        "endPage": "C3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2762398",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8118269",
        "articleTitle": "Guest Editorial Securing IoT Hardware: Threat Models and Reliable, Low-Power Design Solutions",
        "volume": "25",
        "issue": "12",
        "startPage": "3265",
        "endPage": "3267",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37396058900,
                "preferredName": "Anirban Sengupta",
                "firstName": "Anirban",
                "lastName": "Sengupta"
            },
            {
                "id": 37276072500,
                "preferredName": "Sandip Kundu",
                "firstName": "Sandip",
                "lastName": "Kundu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2742098",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8049609",
        "articleTitle": "Guest Editorial: Alternative Computing and Machine Learning for Internet of Things",
        "volume": "25",
        "issue": "10",
        "startPage": "2685",
        "endPage": "2687",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37400301700,
                "preferredName": "Farshad Firouzi",
                "firstName": "Farshad",
                "lastName": "Firouzi"
            },
            {
                "id": 37087017107,
                "preferredName": "Bahar Farahani",
                "firstName": "Bahar",
                "lastName": "Farahani"
            },
            {
                "id": 37273666400,
                "preferredName": "Andrew B. Kahng",
                "firstName": "Andrew B.",
                "lastName": "Kahng"
            },
            {
                "id": 37276611300,
                "preferredName": "Jan M. Rabaey",
                "firstName": "Jan M.",
                "lastName": "Rabaey"
            },
            {
                "id": 37070397800,
                "preferredName": "Natasha Balac",
                "firstName": "Natasha",
                "lastName": "Balac"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2647621",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7831391",
        "articleTitle": "Corrections to \u201cCrosstalk-Canceling Multimode Interconnect Using Transmitter Encoding\u201d[ Aug 13 1562-1567]",
        "volume": "25",
        "issue": "5",
        "startPage": "1792",
        "endPage": "1792",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37072293400,
                "preferredName": "HoonSeok Kim",
                "firstName": "HoonSeok",
                "lastName": "Kim"
            },
            {
                "id": 37873191400,
                "preferredName": "Chanyoun Won",
                "firstName": "Chanyoun",
                "lastName": "Won"
            },
            {
                "id": 37268823900,
                "preferredName": "Paul D. Franzon",
                "firstName": "Paul D.",
                "lastName": "Franzon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2737278",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015278",
        "articleTitle": "Editorial",
        "volume": "25",
        "issue": "9",
        "startPage": "2393",
        "endPage": "2393",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            },
            {
                "id": 37273061100,
                "preferredName": "Massimo Alioto",
                "firstName": "Massimo",
                "lastName": "Alioto"
            },
            {
                "id": 37273934800,
                "preferredName": "Rajiv Joshi",
                "firstName": "Rajiv",
                "lastName": "Joshi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2638578",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7797634",
        "articleTitle": "Editorial",
        "volume": "25",
        "issue": "1",
        "startPage": "1",
        "endPage": "20",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273459000,
                "preferredName": "Krishnendu Chakrabarty",
                "firstName": "Krishnendu",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2662862",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7862361",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "3",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2652041",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7827225",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "2",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2740881",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015275",
        "articleTitle": "IEEE Access",
        "volume": "25",
        "issue": "9",
        "startPage": "2684",
        "endPage": "2684",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2739359",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015238",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "9",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2701981",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7932596",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "6",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2686501",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7909078",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "5",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2739361",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "8015223",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "9",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2760499",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8080092",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "11",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752273",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8049598",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "10",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2676361",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7882826",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "4",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2662860",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7862317",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "3",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752275",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8049575",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "10",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767161",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8118284",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "12",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2018.2790008",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8248577",
        "articleTitle": "2017 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 25",
        "volume": "25",
        "issue": "12",
        "startPage": "1",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2686499",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7909069",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "5",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642381",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7797598",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "1",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2701999",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7956366",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "7",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2728361",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7990311",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "8",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2702001",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7956374",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "volume": "25",
        "issue": "7",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2728359",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7990279",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "8",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2701979",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7932578",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "6",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2652039",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7827213",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "2",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2676359",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7882793",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "4",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642379",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7797609",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "1",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2760501",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8080095",
        "articleTitle": "Ieee transactions on very large scale integration (vlsi) systems",
        "volume": "25",
        "issue": "11",
        "startPage": "C2",
        "endPage": "C2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2767159",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8118265",
        "articleTitle": "Table of contents",
        "volume": "25",
        "issue": "12",
        "startPage": "C1",
        "endPage": "C4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2619362",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7742907",
        "articleTitle": "A 2.4\u20133.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique",
        "volume": "25",
        "issue": "3",
        "startPage": "929",
        "endPage": "941",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085545463,
                "preferredName": "Zhao Zhang",
                "firstName": "Zhao",
                "lastName": "Zhang"
            },
            {
                "id": 37085745851,
                "preferredName": "Liyuan Liu",
                "firstName": "Liyuan",
                "lastName": "Liu"
            },
            {
                "id": 37530367800,
                "preferredName": "Peng Feng",
                "firstName": "Peng",
                "lastName": "Feng"
            },
            {
                "id": 37286754000,
                "preferredName": "Nanjian Wu",
                "firstName": "Nanjian",
                "lastName": "Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2661746",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7862290",
        "articleTitle": "An Efficient O( $N$ ) Comparison-Free Sorting Algorithm",
        "volume": "25",
        "issue": "6",
        "startPage": "1930",
        "endPage": "1942",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38277969800,
                "preferredName": "Saleh Abdel-Hafeez",
                "firstName": "Saleh",
                "lastName": "Abdel-Hafeez"
            },
            {
                "id": 38272665600,
                "preferredName": "Ann Gordon-Ross",
                "firstName": "Ann",
                "lastName": "Gordon-Ross"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2593902",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7542572",
        "articleTitle": "Postsilicon Trace Signal Selection Using Machine Learning Techniques",
        "volume": "25",
        "issue": "2",
        "startPage": "570",
        "endPage": "580",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37887540600,
                "preferredName": "Kamran Rahmani",
                "firstName": "Kamran",
                "lastName": "Rahmani"
            },
            {
                "id": 37306587700,
                "preferredName": "Sandip Ray",
                "firstName": "Sandip",
                "lastName": "Ray"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2713483",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7956221",
        "articleTitle": "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks",
        "volume": "25",
        "issue": "12",
        "startPage": "3291",
        "endPage": "3301",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086122020,
                "preferredName": "Thomas De Cnudde",
                "firstName": "Thomas",
                "lastName": "De Cnudde"
            },
            {
                "id": 37442691300,
                "preferredName": "Svetla Nikova",
                "firstName": "Svetla",
                "lastName": "Nikova"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2651141",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7851080",
        "articleTitle": "An Enhancement of Crosstalk Avoidance Code Based on Fibonacci Numeral System for Through Silicon Vias",
        "volume": "25",
        "issue": "5",
        "startPage": "1601",
        "endPage": "1610",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37286684400,
                "preferredName": "Xiaole Cui",
                "firstName": "Xiaole",
                "lastName": "Cui"
            },
            {
                "id": 37286684300,
                "preferredName": "Xiaoxin Cui",
                "firstName": "Xiaoxin",
                "lastName": "Cui"
            },
            {
                "id": 37085868280,
                "preferredName": "Yewen Ni",
                "firstName": "Yewen",
                "lastName": "Ni"
            },
            {
                "id": 37300877300,
                "preferredName": "Min Miao",
                "firstName": "Min",
                "lastName": "Miao"
            },
            {
                "id": 37427572900,
                "preferredName": "Jin Yufeng",
                "firstName": "Jin",
                "lastName": "Yufeng"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633566",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7792720",
        "articleTitle": "A 65-nm CMOS Constant Current Source With Reduced PVT Variation",
        "volume": "25",
        "issue": "4",
        "startPage": "1373",
        "endPage": "1385",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085664207,
                "preferredName": "Dong Wang",
                "firstName": "Dong",
                "lastName": "Wang"
            },
            {
                "id": 37085510849,
                "preferredName": "Xiao Liang Tan",
                "firstName": "Xiao Liang",
                "lastName": "Tan"
            },
            {
                "id": 37273877300,
                "preferredName": "Pak Kwong Chan",
                "firstName": "Pak Kwong",
                "lastName": "Chan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2748018",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8057808",
        "articleTitle": "Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?",
        "volume": "25",
        "issue": "12",
        "startPage": "3406",
        "endPage": "3419",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086127702,
                "preferredName": "Jonathon Maga\u00f1a",
                "firstName": "Jonathon",
                "lastName": "Maga\u00f1a"
            },
            {
                "id": 37085810250,
                "preferredName": "Daohang Shi",
                "firstName": "Daohang",
                "lastName": "Shi"
            },
            {
                "id": 37086254553,
                "preferredName": "Jackson Melchert",
                "firstName": "Jackson",
                "lastName": "Melchert"
            },
            {
                "id": 37285021400,
                "preferredName": "Azadeh Davoodi",
                "firstName": "Azadeh",
                "lastName": "Davoodi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2710020",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7970180",
        "articleTitle": "Calibration of Floating-Gate SoC FPAA System",
        "volume": "25",
        "issue": "9",
        "startPage": "2649",
        "endPage": "2657",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085769385,
                "preferredName": "Sihwan Kim",
                "firstName": "Sihwan",
                "lastName": "Kim"
            },
            {
                "id": 37085768159,
                "preferredName": "Sahil Shah",
                "firstName": "Sahil",
                "lastName": "Shah"
            },
            {
                "id": 37071711000,
                "preferredName": "Jennifer Hasler",
                "firstName": "Jennifer",
                "lastName": "Hasler"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2581486",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7509692",
        "articleTitle": "H2ONoC: A Hybrid Optical\u2013Electronic NoC Based on Hybrid Topology",
        "volume": "25",
        "issue": "1",
        "startPage": "330",
        "endPage": "343",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37078323000,
                "preferredName": "Edoardo Fusella",
                "firstName": "Edoardo",
                "lastName": "Fusella"
            },
            {
                "id": 37300501900,
                "preferredName": "Alessandro Cilardo",
                "firstName": "Alessandro",
                "lastName": "Cilardo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2742943",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8052548",
        "articleTitle": "Security Beyond CMOS: Fundamentals, Applications, and Roadmap",
        "volume": "25",
        "issue": "12",
        "startPage": "3420",
        "endPage": "3433",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085675516,
                "preferredName": "Fahim Rahman",
                "firstName": "Fahim",
                "lastName": "Rahman"
            },
            {
                "id": 37085838995,
                "preferredName": "Bicky Shakya",
                "firstName": "Bicky",
                "lastName": "Shakya"
            },
            {
                "id": 37078074900,
                "preferredName": "Xiaolin Xu",
                "firstName": "Xiaolin",
                "lastName": "Xu"
            },
            {
                "id": 37722751400,
                "preferredName": "Domenic Forte",
                "firstName": "Domenic",
                "lastName": "Forte"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2710479",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7959623",
        "articleTitle": "Efficient FPGA Mapping of Pipeline SDF FFT Cores",
        "volume": "25",
        "issue": "9",
        "startPage": "2486",
        "endPage": "2497",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37892295600,
                "preferredName": "Carl Ingemarsson",
                "firstName": "Carl",
                "lastName": "Ingemarsson"
            },
            {
                "id": 38235097300,
                "preferredName": "Petter K\u00e4llstr\u00f6m",
                "firstName": "Petter",
                "lastName": "K\u00e4llstr\u00f6m"
            },
            {
                "id": 37394392400,
                "preferredName": "Fahad Qureshi",
                "firstName": "Fahad",
                "lastName": "Qureshi"
            },
            {
                "id": 37270788100,
                "preferredName": "Oscar Gustafsson",
                "firstName": "Oscar",
                "lastName": "Gustafsson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2742603",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8027201",
        "articleTitle": "An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current",
        "volume": "25",
        "issue": "11",
        "startPage": "3006",
        "endPage": "3018",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085687704,
                "preferredName": "Younghyun Lim",
                "firstName": "Younghyun",
                "lastName": "Lim"
            },
            {
                "id": 37086106737,
                "preferredName": "Jeonghyun Lee",
                "firstName": "Jeonghyun",
                "lastName": "Lee"
            },
            {
                "id": 37085474853,
                "preferredName": "Yongsun Lee",
                "firstName": "Yongsun",
                "lastName": "Lee"
            },
            {
                "id": 37417937500,
                "preferredName": "Seong-Sik Song",
                "firstName": "Seong-Sik",
                "lastName": "Song"
            },
            {
                "id": 37280375100,
                "preferredName": "Hong-Teuk Kim",
                "firstName": "Hong-Teuk",
                "lastName": "Kim"
            },
            {
                "id": 37266832400,
                "preferredName": "Ockgoo Lee",
                "firstName": "Ockgoo",
                "lastName": "Lee"
            },
            {
                "id": 37405965600,
                "preferredName": "Jaehyouk Choi",
                "firstName": "Jaehyouk",
                "lastName": "Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2681703",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7888600",
        "articleTitle": "A Cost-Effective Fault Tolerance Technique for Functional TSV in 3-D ICs",
        "volume": "25",
        "issue": "7",
        "startPage": "2071",
        "endPage": "2080",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086187910,
                "preferredName": "Raviteja P. Reddy",
                "firstName": "Raviteja P.",
                "lastName": "Reddy"
            },
            {
                "id": 37541105800,
                "preferredName": "Amit Acharyya",
                "firstName": "Amit",
                "lastName": "Acharyya"
            },
            {
                "id": 38286610400,
                "preferredName": "Saqib Khursheed",
                "firstName": "Saqib",
                "lastName": "Khursheed"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2580712",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7506320",
        "articleTitle": "Active\u2013Passive $\\Delta \\Sigma $ Modulator for High-Resolution and Low-Power Applications",
        "volume": "25",
        "issue": "1",
        "startPage": "364",
        "endPage": "374",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38018445800,
                "preferredName": "Arshad Hussain",
                "firstName": "Arshad",
                "lastName": "Hussain"
            },
            {
                "id": 37269869400,
                "preferredName": "Sai-Weng Sin",
                "firstName": "Sai-Weng",
                "lastName": "Sin"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37086188765,
                "preferredName": "Seng-Pan Ben U",
                "firstName": "Seng-Pan",
                "lastName": "Ben U"
            },
            {
                "id": 37269864600,
                "preferredName": "Franco Maloberti",
                "firstName": "Franco",
                "lastName": "Maloberti"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui P. Martins",
                "firstName": "Rui P.",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2699579",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7927416",
        "articleTitle": "Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device",
        "volume": "25",
        "issue": "9",
        "startPage": "2394",
        "endPage": "2401",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085557554,
                "preferredName": "Ramtin Zand",
                "firstName": "Ramtin",
                "lastName": "Zand"
            },
            {
                "id": 38076545600,
                "preferredName": "Arman Roohi",
                "firstName": "Arman",
                "lastName": "Roohi"
            },
            {
                "id": 37324257600,
                "preferredName": "Ronald F. DeMara",
                "firstName": "Ronald F.",
                "lastName": "DeMara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2687762",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7898409",
        "articleTitle": "RTN in Scaled Transistors for On-Chip Random Seed Generation",
        "volume": "25",
        "issue": "8",
        "startPage": "2248",
        "endPage": "2257",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085345256,
                "preferredName": "Abinash Mohanty",
                "firstName": "Abinash",
                "lastName": "Mohanty"
            },
            {
                "id": 38466674900,
                "preferredName": "Ketul B. Sutaria",
                "firstName": "Ketul B.",
                "lastName": "Sutaria"
            },
            {
                "id": 38235583600,
                "preferredName": "Hiromitsu Awano",
                "firstName": "Hiromitsu",
                "lastName": "Awano"
            },
            {
                "id": 37279019000,
                "preferredName": "Takashi Sato",
                "firstName": "Takashi",
                "lastName": "Sato"
            },
            {
                "id": 37277285000,
                "preferredName": "Yu Cao",
                "firstName": "Yu",
                "lastName": "Cao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2586379",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7536634",
        "articleTitle": "Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations",
        "volume": "25",
        "issue": "2",
        "startPage": "462",
        "endPage": "475",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38232267200,
                "preferredName": "Arnab Raha",
                "firstName": "Arnab",
                "lastName": "Raha"
            },
            {
                "id": 38466410600,
                "preferredName": "Swagath Venkataramani",
                "firstName": "Swagath",
                "lastName": "Venkataramani"
            },
            {
                "id": 37271022500,
                "preferredName": "Vijay Raghunathan",
                "firstName": "Vijay",
                "lastName": "Raghunathan"
            },
            {
                "id": 37275475300,
                "preferredName": "Anand Raghunathan",
                "firstName": "Anand",
                "lastName": "Raghunathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606499",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7572978",
        "articleTitle": "Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares",
        "volume": "25",
        "issue": "3",
        "startPage": "844",
        "endPage": "856",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085350164,
                "preferredName": "Jooyoung Kim",
                "firstName": "Jooyoung",
                "lastName": "Kim"
            },
            {
                "id": 37536661900,
                "preferredName": "Woosung Lee",
                "firstName": "Woosung",
                "lastName": "Lee"
            },
            {
                "id": 37085365249,
                "preferredName": "Keewon Cho",
                "firstName": "Keewon",
                "lastName": "Cho"
            },
            {
                "id": 37276366900,
                "preferredName": "Sungho Kang",
                "firstName": "Sungho",
                "lastName": "Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2570283",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7487049",
        "articleTitle": "Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube",
        "volume": "25",
        "issue": "1",
        "startPage": "210",
        "endPage": "223",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37973277500,
                "preferredName": "Erfan Azarkhish",
                "firstName": "Erfan",
                "lastName": "Azarkhish"
            },
            {
                "id": 37085627844,
                "preferredName": "Christoph Pfister",
                "firstName": "Christoph",
                "lastName": "Pfister"
            },
            {
                "id": 37346212900,
                "preferredName": "Davide Rossi",
                "firstName": "Davide",
                "lastName": "Rossi"
            },
            {
                "id": 37408507000,
                "preferredName": "Igor Loi",
                "firstName": "Igor",
                "lastName": "Loi"
            },
            {
                "id": 37274443600,
                "preferredName": "Luca Benini",
                "firstName": "Luca",
                "lastName": "Benini"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2677779",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7888609",
        "articleTitle": "Contrasting Laser Power Requirements of Wavelength-Routed Optical NoC Topologies Subject to the Floorplanning, Placement, and Routing Constraints of a 3-D-Stacked System",
        "volume": "25",
        "issue": "7",
        "startPage": "2081",
        "endPage": "2094",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085453502,
                "preferredName": "Marta Ort\u00edn-Ob\u00f3n",
                "firstName": "Marta",
                "lastName": "Ort\u00edn-Ob\u00f3n"
            },
            {
                "id": 37085355591,
                "preferredName": "Mahdi Tala",
                "firstName": "Mahdi",
                "lastName": "Tala"
            },
            {
                "id": 38243421300,
                "preferredName": "Luca Ramini",
                "firstName": "Luca",
                "lastName": "Ramini"
            },
            {
                "id": 38327172000,
                "preferredName": "V\u00edctor Vi\u00f1als-Yufera",
                "firstName": "V\u00edctor",
                "lastName": "Vi\u00f1als-Yufera"
            },
            {
                "id": 37274635000,
                "preferredName": "Davide Bertozzi",
                "firstName": "Davide",
                "lastName": "Bertozzi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2667714",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7873338",
        "articleTitle": "Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications",
        "volume": "25",
        "issue": "7",
        "startPage": "2144",
        "endPage": "2152",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086081081,
                "preferredName": "Dina M. Ellaithy",
                "firstName": "Dina M.",
                "lastName": "Ellaithy"
            },
            {
                "id": 38271339900,
                "preferredName": "Magdy A. El-Moursy",
                "firstName": "Magdy A.",
                "lastName": "El-Moursy"
            },
            {
                "id": 38479304300,
                "preferredName": "Ghada H. Ibrahim",
                "firstName": "Ghada H.",
                "lastName": "Ibrahim"
            },
            {
                "id": 37287260800,
                "preferredName": "Amal Zaki",
                "firstName": "Amal",
                "lastName": "Zaki"
            },
            {
                "id": 37284095400,
                "preferredName": "Abdelhalim Zekry",
                "firstName": "Abdelhalim",
                "lastName": "Zekry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2631428",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7781597",
        "articleTitle": "An FPGA-Based Hardware Accelerator for Traffic Sign Detection",
        "volume": "25",
        "issue": "4",
        "startPage": "1362",
        "endPage": "1372",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086071274,
                "preferredName": "Weijing Shi",
                "firstName": "Weijing",
                "lastName": "Shi"
            },
            {
                "id": 37280872800,
                "preferredName": "Xin Li",
                "firstName": "Xin",
                "lastName": "Li"
            },
            {
                "id": 37535106400,
                "preferredName": "Zhiyi Yu",
                "firstName": "Zhiyi",
                "lastName": "Yu"
            },
            {
                "id": 37283043900,
                "preferredName": "Gary Overett",
                "firstName": "Gary",
                "lastName": "Overett"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2619682",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7827021",
        "articleTitle": "Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design",
        "volume": "25",
        "issue": "4",
        "startPage": "1520",
        "endPage": "1527",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085374995,
                "preferredName": "Jiliang Zhang",
                "firstName": "Jiliang",
                "lastName": "Zhang"
            },
            {
                "id": 37086049157,
                "preferredName": "Lele Liu",
                "firstName": "Lele",
                "lastName": "Liu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2569562",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7480818",
        "articleTitle": "Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations",
        "volume": "25",
        "issue": "1",
        "startPage": "247",
        "endPage": "260",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37545318300,
                "preferredName": "Mohsen Raji",
                "firstName": "Mohsen",
                "lastName": "Raji"
            },
            {
                "id": 37545319600,
                "preferredName": "Behnam Ghavami",
                "firstName": "Behnam",
                "lastName": "Ghavami"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633805",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7790869",
        "articleTitle": "A 16-Core Voltage-Stacked System With Adaptive Clocking and an Integrated Switched-Capacitor DC\u2013DC Converter",
        "volume": "25",
        "issue": "4",
        "startPage": "1271",
        "endPage": "1284",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37076724700,
                "preferredName": "Sae Kyu Lee",
                "firstName": "Sae Kyu",
                "lastName": "Lee"
            },
            {
                "id": 38077361700,
                "preferredName": "Tao Tong",
                "firstName": "Tao",
                "lastName": "Tong"
            },
            {
                "id": 37076938100,
                "preferredName": "Xuan Zhang",
                "firstName": "Xuan",
                "lastName": "Zhang"
            },
            {
                "id": 37279380700,
                "preferredName": "David Brooks",
                "firstName": "David",
                "lastName": "Brooks"
            },
            {
                "id": 37281335300,
                "preferredName": "Gu-Yeon Wei",
                "firstName": "Gu-Yeon",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2707401",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7947227",
        "articleTitle": "Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors",
        "volume": "25",
        "issue": "9",
        "startPage": "2561",
        "endPage": "2574",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085534436,
                "preferredName": "Taeyoung Kim",
                "firstName": "Taeyoung",
                "lastName": "Kim"
            },
            {
                "id": 37085835987,
                "preferredName": "Zeyu Sun",
                "firstName": "Zeyu",
                "lastName": "Sun"
            },
            {
                "id": 37085501196,
                "preferredName": "Hai-Bao Chen",
                "firstName": "Hai-Bao",
                "lastName": "Chen"
            },
            {
                "id": 37089083701,
                "preferredName": "Hai Wang",
                "firstName": "Hai",
                "lastName": "Wang"
            },
            {
                "id": 37279974400,
                "preferredName": "Sheldon X.-D. Tan",
                "firstName": "Sheldon X.-D.",
                "lastName": "Tan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2629439",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7776924",
        "articleTitle": "A 0.13- $\\mu \\text{m}$ CMOS Dynamically Reconfigurable Charge Pump for Electrostatic MEMS Actuation",
        "volume": "25",
        "issue": "4",
        "startPage": "1261",
        "endPage": "1270",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085570049,
                "preferredName": "Abdul Hafiz Alameh",
                "firstName": "Abdul Hafiz",
                "lastName": "Alameh"
            },
            {
                "id": 37399950800,
                "preferredName": "Frederic Nabki",
                "firstName": "Frederic",
                "lastName": "Nabki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2622224",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7765085",
        "articleTitle": "Low-Power and Compact Analog-to-Digital Converter Using Spintronic Racetrack Memory Devices",
        "volume": "25",
        "issue": "3",
        "startPage": "907",
        "endPage": "918",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085380560,
                "preferredName": "Qing Dong",
                "firstName": "Qing",
                "lastName": "Dong"
            },
            {
                "id": 37085386877,
                "preferredName": "Kaiyuan Yang",
                "firstName": "Kaiyuan",
                "lastName": "Yang"
            },
            {
                "id": 37085540292,
                "preferredName": "Laura Fick",
                "firstName": "Laura",
                "lastName": "Fick"
            },
            {
                "id": 37888718600,
                "preferredName": "David Fick",
                "firstName": "David",
                "lastName": "Fick"
            },
            {
                "id": 37276099100,
                "preferredName": "David Blaauw",
                "firstName": "David",
                "lastName": "Blaauw"
            },
            {
                "id": 37274874600,
                "preferredName": "Dennis Sylvester",
                "firstName": "Dennis",
                "lastName": "Sylvester"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2584781",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7522073",
        "articleTitle": "Dynamic Traffic Regulation in NoC-Based Systems",
        "volume": "25",
        "issue": "2",
        "startPage": "556",
        "endPage": "569",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37308609800,
                "preferredName": "Zhonghai Lu",
                "firstName": "Zhonghai",
                "lastName": "Lu"
            },
            {
                "id": 37085801699,
                "preferredName": "Yuan Yao",
                "firstName": "Yuan",
                "lastName": "Yao"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2598857",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7747481",
        "articleTitle": "A Fully Integrated Discrete-Time Superheterodyne Receiver",
        "volume": "25",
        "issue": "2",
        "startPage": "635",
        "endPage": "647",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37888451900,
                "preferredName": "Massoud Tohidian",
                "firstName": "Massoud",
                "lastName": "Tohidian"
            },
            {
                "id": 37542685300,
                "preferredName": "Iman Madadi",
                "firstName": "Iman",
                "lastName": "Madadi"
            },
            {
                "id": 37275680800,
                "preferredName": "Robert Bogdan Staszewski",
                "firstName": "Robert Bogdan",
                "lastName": "Staszewski"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2713601",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7961256",
        "articleTitle": "High-Level Energy Estimation for Submicrometric TSV Arrays",
        "volume": "25",
        "issue": "10",
        "startPage": "2856",
        "endPage": "2866",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086009638,
                "preferredName": "Lennart Bamberg",
                "firstName": "Lennart",
                "lastName": "Bamberg"
            },
            {
                "id": 38276820900,
                "preferredName": "Alberto Garcia-Ortiz",
                "firstName": "Alberto",
                "lastName": "Garcia-Ortiz"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2682885",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7889012",
        "articleTitle": "Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips",
        "volume": "25",
        "issue": "10",
        "startPage": "2736",
        "endPage": "2748",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37085455041,
                "preferredName": "Jiachao Deng",
                "firstName": "Jiachao",
                "lastName": "Deng"
            },
            {
                "id": 38241081400,
                "preferredName": "Yuntan Fang",
                "firstName": "Yuntan",
                "lastName": "Fang"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2568579",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7486977",
        "articleTitle": "Efficient Designs of Multiported Memory on FPGA",
        "volume": "25",
        "issue": "1",
        "startPage": "139",
        "endPage": "150",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38242006900,
                "preferredName": "Bo-Cheng Charles Lai",
                "firstName": "Bo-Cheng Charles",
                "lastName": "Lai"
            },
            {
                "id": 37085469545,
                "preferredName": "Jiun-Liang Lin",
                "firstName": "Jiun-Liang",
                "lastName": "Lin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2626218",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7765116",
        "articleTitle": "Coarse-Grained Online Monitoring of BTI Aging by Reusing Power-Gating Infrastructure",
        "volume": "25",
        "issue": "4",
        "startPage": "1397",
        "endPage": "1407",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37393972000,
                "preferredName": "Vasileios Tenentes",
                "firstName": "Vasileios",
                "lastName": "Tenentes"
            },
            {
                "id": 37346212900,
                "preferredName": "Daniele Rossi",
                "firstName": "Daniele",
                "lastName": "Rossi"
            },
            {
                "id": 38270203700,
                "preferredName": "Sheng Yang",
                "firstName": "Sheng",
                "lastName": "Yang"
            },
            {
                "id": 38286610400,
                "preferredName": "Saqib Khursheed",
                "firstName": "Saqib",
                "lastName": "Khursheed"
            },
            {
                "id": 37275577600,
                "preferredName": "Bashir M. Al-Hashimi",
                "firstName": "Bashir M.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37338228000,
                "preferredName": "Steve R. Gunn",
                "firstName": "Steve R.",
                "lastName": "Gunn"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2664069",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7862929",
        "articleTitle": "A 17.5-fJ/bit Energy-Efficient Analog SRAM for Mixed-Signal Processing",
        "volume": "25",
        "issue": "10",
        "startPage": "2714",
        "endPage": "2723",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085624164,
                "preferredName": "Jinsu Lee",
                "firstName": "Jinsu",
                "lastName": "Lee"
            },
            {
                "id": 37085435042,
                "preferredName": "Dongjoo Shin",
                "firstName": "Dongjoo",
                "lastName": "Shin"
            },
            {
                "id": 38580636400,
                "preferredName": "Youchang Kim",
                "firstName": "Youchang",
                "lastName": "Kim"
            },
            {
                "id": 37274307200,
                "preferredName": "Hoi-Jun Yoo",
                "firstName": "Hoi-Jun",
                "lastName": "Yoo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2702171",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7932492",
        "articleTitle": "Algorithm and Architecture Design of Adaptive Filters With Error Nonlinearities",
        "volume": "25",
        "issue": "9",
        "startPage": "2588",
        "endPage": "2601",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085997060,
                "preferredName": "Subrahmanyam Mula",
                "firstName": "Subrahmanyam",
                "lastName": "Mula"
            },
            {
                "id": 37085414574,
                "preferredName": "Vinay Chakravarthi Gogineni",
                "firstName": "Vinay Chakravarthi",
                "lastName": "Gogineni"
            },
            {
                "id": 37265601900,
                "preferredName": "Anindya Sundar Dhar",
                "firstName": "Anindya Sundar",
                "lastName": "Dhar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2751151",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8052547",
        "articleTitle": "Vulnerability Analysis of Trivium FPGA Implementations",
        "volume": "25",
        "issue": "12",
        "startPage": "3380",
        "endPage": "3389",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085874235,
                "preferredName": "F. E. Potestad-Ord\u00f3\u00f1ez",
                "firstName": "F. E.",
                "lastName": "Potestad-Ord\u00f3\u00f1ez"
            },
            {
                "id": 37085844021,
                "preferredName": "C. J. Jim\u00e9nez-Fern\u00e1ndez",
                "firstName": "C. J.",
                "lastName": "Jim\u00e9nez-Fern\u00e1ndez"
            },
            {
                "id": 37085866821,
                "preferredName": "M. Valencia-Barrero",
                "firstName": "M.",
                "lastName": "Valencia-Barrero"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2626301",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7762191",
        "articleTitle": "A High-Efficiency 6.78-MHz Full Active Rectifier With Adaptive Time Delay Control for Wireless Power Transmission",
        "volume": "25",
        "issue": "4",
        "startPage": "1297",
        "endPage": "1306",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085535450,
                "preferredName": "Xiaoyin Bai",
                "firstName": "Xiaoyin",
                "lastName": "Bai"
            },
            {
                "id": 37401952400,
                "preferredName": "Zhi-Hui Kong",
                "firstName": "Zhi-Hui",
                "lastName": "Kong"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2670502",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7873350",
        "articleTitle": "A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory",
        "volume": "25",
        "issue": "7",
        "startPage": "2027",
        "endPage": "2034",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085361723,
                "preferredName": "Hochul Lee",
                "firstName": "Hochul",
                "lastName": "Lee"
            },
            {
                "id": 37085432003,
                "preferredName": "Albert Lee",
                "firstName": "Albert",
                "lastName": "Lee"
            },
            {
                "id": 37070502300,
                "preferredName": "Shaodi Wang",
                "firstName": "Shaodi",
                "lastName": "Wang"
            },
            {
                "id": 37392937600,
                "preferredName": "Farbod Ebrahimi",
                "firstName": "Farbod",
                "lastName": "Ebrahimi"
            },
            {
                "id": 37275298800,
                "preferredName": "Puneet Gupta",
                "firstName": "Puneet",
                "lastName": "Gupta"
            },
            {
                "id": 37850072300,
                "preferredName": "Pedram Khalili Amiri",
                "firstName": "Pedram Khalili",
                "lastName": "Amiri"
            },
            {
                "id": 37276806100,
                "preferredName": "Kang L. Wang",
                "firstName": "Kang L.",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2636184",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7827012",
        "articleTitle": "A Pipelined Parallel Hardware Architecture for 2-D Real-Time Electrical Capacitance Tomography Imaging Using Interframe Correlation",
        "volume": "25",
        "issue": "4",
        "startPage": "1320",
        "endPage": "1328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272665000,
                "preferredName": "Mahmoud Meribout",
                "firstName": "Mahmoud",
                "lastName": "Meribout"
            },
            {
                "id": 38543497600,
                "preferredName": "Samir Teniou",
                "firstName": "Samir",
                "lastName": "Teniou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2751615",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8054741",
        "articleTitle": "Automatic Code Converter Enhanced PCH Framework for SoC Trust Verification",
        "volume": "25",
        "issue": "12",
        "startPage": "3390",
        "endPage": "3400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085473156,
                "preferredName": "Xiaolong Guo",
                "firstName": "Xiaolong",
                "lastName": "Guo"
            },
            {
                "id": 38236077400,
                "preferredName": "Raj Gautam Dutta",
                "firstName": "Raj Gautam",
                "lastName": "Dutta"
            },
            {
                "id": 37265890400,
                "preferredName": "Prabhat Mishra",
                "firstName": "Prabhat",
                "lastName": "Mishra"
            },
            {
                "id": 37402122400,
                "preferredName": "Yier Jin",
                "firstName": "Yier",
                "lastName": "Jin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2676822",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7887763",
        "articleTitle": "High-Current Drivability Fibonacci Charge Pump With Connect\u2013Point\u2013Shift Enhancement",
        "volume": "25",
        "issue": "7",
        "startPage": "2164",
        "endPage": "2173",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085581980,
                "preferredName": "Hesheng Lin",
                "firstName": "Hesheng",
                "lastName": "Lin"
            },
            {
                "id": 37085575335,
                "preferredName": "Wing Chun Chan",
                "firstName": "Wing Chun",
                "lastName": "Chan"
            },
            {
                "id": 37085569281,
                "preferredName": "Wai Kwong Lee",
                "firstName": "Wai Kwong",
                "lastName": "Lee"
            },
            {
                "id": 37085860583,
                "preferredName": "Zhirong Chen",
                "firstName": "Zhirong",
                "lastName": "Chen"
            },
            {
                "id": 37275216900,
                "preferredName": "Mansun Chan",
                "firstName": "Mansun",
                "lastName": "Chan"
            },
            {
                "id": 37085379757,
                "preferredName": "Min Zhang",
                "firstName": "Min",
                "lastName": "Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2746798",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8052501",
        "articleTitle": "Impact and Mitigation of Sense Amplifier Aging Degradation Using Realistic Workloads",
        "volume": "25",
        "issue": "12",
        "startPage": "3464",
        "endPage": "3472",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086040312,
                "preferredName": "Dani\u00ebl Kraak",
                "firstName": "Dani\u00ebl",
                "lastName": "Kraak"
            },
            {
                "id": 37599792100,
                "preferredName": "Mottaqiallah Taouil",
                "firstName": "Mottaqiallah",
                "lastName": "Taouil"
            },
            {
                "id": 38109224600,
                "preferredName": "Innocent Agbo",
                "firstName": "Innocent",
                "lastName": "Agbo"
            },
            {
                "id": 37273368500,
                "preferredName": "Said Hamdioui",
                "firstName": "Said",
                "lastName": "Hamdioui"
            },
            {
                "id": 38543014200,
                "preferredName": "Pieter Weckx",
                "firstName": "Pieter",
                "lastName": "Weckx"
            },
            {
                "id": 37572970500,
                "preferredName": "Stefan Cosemans",
                "firstName": "Stefan",
                "lastName": "Cosemans"
            },
            {
                "id": 37275971400,
                "preferredName": "Francky Catthoor",
                "firstName": "Francky",
                "lastName": "Catthoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2734819",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8010884",
        "articleTitle": "A Study of the Effect of RRAM Reliability Soft Errors on the Performance of RRAM-Based Neuromorphic Systems",
        "volume": "25",
        "issue": "11",
        "startPage": "3125",
        "endPage": "3137",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085843047,
                "preferredName": "Amr M. S. Tosson",
                "firstName": "Amr M. S.",
                "lastName": "Tosson"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            },
            {
                "id": 37281708400,
                "preferredName": "Mohab H. Anis",
                "firstName": "Mohab H.",
                "lastName": "Anis"
            },
            {
                "id": 37399163100,
                "preferredName": "Lan Wei",
                "firstName": "Lan",
                "lastName": "Wei"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2734839",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8012396",
        "articleTitle": "A Low Area Overhead NBTI/PBTI Sensor for SRAM Memories",
        "volume": "25",
        "issue": "11",
        "startPage": "3138",
        "endPage": "3151",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086178902,
                "preferredName": "Maryam Karimi",
                "firstName": "Maryam",
                "lastName": "Karimi"
            },
            {
                "id": 37085425316,
                "preferredName": "Nezam Rohbani",
                "firstName": "Nezam",
                "lastName": "Rohbani"
            },
            {
                "id": 37298481500,
                "preferredName": "Seyed-Ghassem Miremadi",
                "firstName": "Seyed-Ghassem",
                "lastName": "Miremadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2635675",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7802624",
        "articleTitle": "Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET",
        "volume": "25",
        "issue": "4",
        "startPage": "1578",
        "endPage": "1582",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085507613,
                "preferredName": "Hayate Okuhara",
                "firstName": "Hayate",
                "lastName": "Okuhara"
            },
            {
                "id": 37085375508,
                "preferredName": "Yu Fujita",
                "firstName": "Yu",
                "lastName": "Fujita"
            },
            {
                "id": 37281541100,
                "preferredName": "Kimiyoshi Usami",
                "firstName": "Kimiyoshi",
                "lastName": "Usami"
            },
            {
                "id": 37280731600,
                "preferredName": "Hideharu Amano",
                "firstName": "Hideharu",
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752265",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8052523",
        "articleTitle": "Embedded DRAM-Based Memory Customization for Low-Cost FFT Processor Design",
        "volume": "25",
        "issue": "12",
        "startPage": "3484",
        "endPage": "3494",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085491880,
                "preferredName": "Gyuseong Kang",
                "firstName": "Gyuseong",
                "lastName": "Kang"
            },
            {
                "id": 37311492500,
                "preferredName": "Woong Choi",
                "firstName": "Woong",
                "lastName": "Choi"
            },
            {
                "id": 37281005700,
                "preferredName": "Jongsun Park",
                "firstName": "Jongsun",
                "lastName": "Park"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2576468",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7506269",
        "articleTitle": "A 10-bit 500-MS/s Partial-Interleaving Pipelined SAR ADC With Offset and Reference Mismatch Calibrations",
        "volume": "25",
        "issue": "1",
        "startPage": "354",
        "endPage": "363",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng Pan U",
                "firstName": "Seng Pan",
                "lastName": "U"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui Paulo Martins",
                "firstName": "Rui Paulo",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2664660",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7864459",
        "articleTitle": "Overloaded CDMA Crossbar for Network-On-Chip",
        "volume": "25",
        "issue": "6",
        "startPage": "1842",
        "endPage": "1855",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085442355,
                "preferredName": "Khaled E. Ahmed",
                "firstName": "Khaled E.",
                "lastName": "Ahmed"
            },
            {
                "id": 37295508600,
                "preferredName": "Mohamed R. Rizk",
                "firstName": "Mohamed R.",
                "lastName": "Rizk"
            },
            {
                "id": 37903440400,
                "preferredName": "Mohammed M. Farag",
                "firstName": "Mohammed M.",
                "lastName": "Farag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2739108",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8017456",
        "articleTitle": "A Low-Power High-Speed Hybrid ADC With Merged Sample-and-Hold and DAC Functions for Efficient Subranging Time-Interleaved Operation",
        "volume": "25",
        "issue": "11",
        "startPage": "3193",
        "endPage": "3206",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085637749,
                "preferredName": "Seyed Alireza Zahrai",
                "firstName": "Seyed Alireza",
                "lastName": "Zahrai"
            },
            {
                "id": 37085651023,
                "preferredName": "Marina Zlochisti",
                "firstName": "Marina",
                "lastName": "Zlochisti"
            },
            {
                "id": 38469398700,
                "preferredName": "Nicolas Le Dortz",
                "firstName": "Nicolas",
                "lastName": "Le Dortz"
            },
            {
                "id": 38271188100,
                "preferredName": "Marvin Onabajo",
                "firstName": "Marvin",
                "lastName": "Onabajo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2585980",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7517327",
        "articleTitle": "Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique",
        "volume": "25",
        "issue": "2",
        "startPage": "441",
        "endPage": "449",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086148399,
                "preferredName": "Shoaleh Hashemi Namin",
                "firstName": "Shoaleh",
                "lastName": "Hashemi Namin"
            },
            {
                "id": 37292237900,
                "preferredName": "Huapeng Wu",
                "firstName": "Huapeng",
                "lastName": "Wu"
            },
            {
                "id": 37276374600,
                "preferredName": "Majid Ahmadi",
                "firstName": "Majid",
                "lastName": "Ahmadi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2624990",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7811304",
        "articleTitle": "Energy-Efficient TCAM Search Engine Design Using Priority-Decision in Memory Technology",
        "volume": "25",
        "issue": "3",
        "startPage": "962",
        "endPage": "973",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085387048,
                "preferredName": "Hsiang-Jen Tsai",
                "firstName": "Hsiang-Jen",
                "lastName": "Tsai"
            },
            {
                "id": 37085507632,
                "preferredName": "Keng-Hao Yang",
                "firstName": "Keng-Hao",
                "lastName": "Yang"
            },
            {
                "id": 37062116100,
                "preferredName": "Yin-Chi Peng",
                "firstName": "Yin-Chi",
                "lastName": "Peng"
            },
            {
                "id": 37085481251,
                "preferredName": "Chien-Chen Lin",
                "firstName": "Chien-Chen",
                "lastName": "Lin"
            },
            {
                "id": 37085512823,
                "preferredName": "Ya-Han Tsao",
                "firstName": "Ya-Han",
                "lastName": "Tsao"
            },
            {
                "id": 37420875800,
                "preferredName": "Meng-Fan Chang",
                "firstName": "Meng-Fan",
                "lastName": "Chang"
            },
            {
                "id": 37276681600,
                "preferredName": "Tien-Fu Chen",
                "firstName": "Tien-Fu",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2615306",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7776937",
        "articleTitle": "An Analog CVNS-Based Sigmoid Neuron for Precise Neurochips",
        "volume": "25",
        "issue": "3",
        "startPage": "894",
        "endPage": "906",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543276100,
                "preferredName": "Babak Zamanlooy",
                "firstName": "Babak",
                "lastName": "Zamanlooy"
            },
            {
                "id": 37294908800,
                "preferredName": "Mitra Mirhassani",
                "firstName": "Mitra",
                "lastName": "Mirhassani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2592967",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7527634",
        "articleTitle": "CPA Secured Data-Dependent Delay-Assignment Methodology",
        "volume": "25",
        "issue": "2",
        "startPage": "608",
        "endPage": "620",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38667666600,
                "preferredName": "Itamar Levi",
                "firstName": "Itamar",
                "lastName": "Levi"
            },
            {
                "id": 37268457100,
                "preferredName": "Alexander Fish",
                "firstName": "Alexander",
                "lastName": "Fish"
            },
            {
                "id": 37371363900,
                "preferredName": "Osnat Keren",
                "firstName": "Osnat",
                "lastName": "Keren"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2728606",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "7993087",
        "articleTitle": "A Hysteretic Switched-Capacitor DC\u2013DC Converter With Optimal Output Ripple and Fast Transient Response",
        "volume": "25",
        "issue": "11",
        "startPage": "2995",
        "endPage": "3005",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085482122,
                "preferredName": "Zhekai Xiao",
                "firstName": "Zhekai",
                "lastName": "Xiao"
            },
            {
                "id": 37086055607,
                "preferredName": "Anh Khoa Bui",
                "firstName": "Anh Khoa",
                "lastName": "Bui"
            },
            {
                "id": 37372622900,
                "preferredName": "Liter Siek",
                "firstName": "Liter",
                "lastName": "Siek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2742944",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8025419",
        "articleTitle": "Efficiency, Stability, and Reliability Implications of Unbalanced Current Sharing Among Distributed On-Chip Voltage Regulators",
        "volume": "25",
        "issue": "11",
        "startPage": "3019",
        "endPage": "3032",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086021959,
                "preferredName": "Longfei Wang",
                "firstName": "Longfei",
                "lastName": "Wang"
            },
            {
                "id": 37086018019,
                "preferredName": "S. Karen Khatamifard",
                "firstName": "S. Karen",
                "lastName": "Khatamifard"
            },
            {
                "id": 37085360889,
                "preferredName": "Orhun Aras Uzun",
                "firstName": "Orhun Aras",
                "lastName": "Uzun"
            },
            {
                "id": 37402942500,
                "preferredName": "Ulya R. Karpuzcu",
                "firstName": "Ulya R.",
                "lastName": "Karpuzcu"
            },
            {
                "id": 37543079700,
                "preferredName": "Sel\u00e7uk K\u00f6se",
                "firstName": "Sel\u00e7uk",
                "lastName": "K\u00f6se"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2695719",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7918625",
        "articleTitle": "A 0.9\u20135.8-GHz Software-Defined Receiver RF Front-End With Transformer-Based Current-Gain Boosting and Harmonic Rejection Calibration",
        "volume": "25",
        "issue": "8",
        "startPage": "2371",
        "endPage": "2382",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37983319000,
                "preferredName": "Liang Wu",
                "firstName": "Liang",
                "lastName": "Wu"
            },
            {
                "id": 37576040600,
                "preferredName": "Alan W. L. Ng",
                "firstName": "Alan W. L.",
                "lastName": "Ng"
            },
            {
                "id": 38466159200,
                "preferredName": "Shiyuan Zheng",
                "firstName": "Shiyuan",
                "lastName": "Zheng"
            },
            {
                "id": 38466480200,
                "preferredName": "Hiu Fai Leung",
                "firstName": "Hiu Fai",
                "lastName": "Leung"
            },
            {
                "id": 38466471300,
                "preferredName": "Yue Chao",
                "firstName": "Yue",
                "lastName": "Chao"
            },
            {
                "id": 38237064200,
                "preferredName": "Alvin Li",
                "firstName": "Alvin",
                "lastName": "Li"
            },
            {
                "id": 37272174900,
                "preferredName": "Howard C. Luong",
                "firstName": "Howard C.",
                "lastName": "Luong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2720623",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "8004474",
        "articleTitle": "From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs",
        "volume": "25",
        "issue": "10",
        "startPage": "2867",
        "endPage": "2880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38262361700,
                "preferredName": "Jongsok Choi",
                "firstName": "Jongsok",
                "lastName": "Choi"
            },
            {
                "id": 37274910200,
                "preferredName": "Stephen D. Brown",
                "firstName": "Stephen D.",
                "lastName": "Brown"
            },
            {
                "id": 37277797500,
                "preferredName": "Jason H. Anderson",
                "firstName": "Jason H.",
                "lastName": "Anderson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2729587",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "7999260",
        "articleTitle": "Logic Design Partitioning for Stacked Power Domains",
        "volume": "25",
        "issue": "11",
        "startPage": "3045",
        "endPage": "3056",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085829061,
                "preferredName": "Kristof Blutman",
                "firstName": "Kristof",
                "lastName": "Blutman"
            },
            {
                "id": 38232313800,
                "preferredName": "Hamed Fatemi",
                "firstName": "Hamed",
                "lastName": "Fatemi"
            },
            {
                "id": 37668920000,
                "preferredName": "Ajay Kapoor",
                "firstName": "Ajay",
                "lastName": "Kapoor"
            },
            {
                "id": 37273666400,
                "preferredName": "Andrew B. Kahng",
                "firstName": "Andrew B.",
                "lastName": "Kahng"
            },
            {
                "id": 38666814800,
                "preferredName": "Jiajia Li",
                "firstName": "Jiajia",
                "lastName": "Li"
            },
            {
                "id": 37087215304,
                "preferredName": "Jos\u00e9 Pineda de Gyvez",
                "firstName": "Jos\u00e9",
                "lastName": "Pineda de Gyvez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2610864",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7582494",
        "articleTitle": "Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With Partial $V_{\\mathrm {cm}}$ -Based Switching",
        "volume": "25",
        "issue": "3",
        "startPage": "1168",
        "endPage": "1172",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37088602101,
                "preferredName": "Dezhi Xing",
                "firstName": "Dezhi",
                "lastName": "Xing"
            },
            {
                "id": 37406127300,
                "preferredName": "Yan Zhu",
                "firstName": "Yan",
                "lastName": "Zhu"
            },
            {
                "id": 37406799000,
                "preferredName": "Chi-Hang Chan",
                "firstName": "Chi-Hang",
                "lastName": "Chan"
            },
            {
                "id": 37269869400,
                "preferredName": "Sai-Weng Sin",
                "firstName": "Sai-Weng",
                "lastName": "Sin"
            },
            {
                "id": 37289420800,
                "preferredName": "Fan Ye",
                "firstName": "Fan",
                "lastName": "Ye"
            },
            {
                "id": 37288701600,
                "preferredName": "Junyan Ren",
                "firstName": "Junyan",
                "lastName": "Ren"
            },
            {
                "id": 37274142800,
                "preferredName": "Seng-Pan U",
                "firstName": "Seng-Pan",
                "lastName": "U"
            },
            {
                "id": 37272711500,
                "preferredName": "Rui Paulo Martins",
                "firstName": "Rui Paulo",
                "lastName": "Martins"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2645795",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7817902",
        "articleTitle": "Floating Gate Nonvolatile Memory Using Individually Cladded Monodispersed Quantum Dots",
        "volume": "25",
        "issue": "5",
        "startPage": "1774",
        "endPage": "1781",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086138449,
                "preferredName": "Ravi Shankar R. Velampati",
                "firstName": "Ravi Shankar R.",
                "lastName": "Velampati"
            },
            {
                "id": 37402588300,
                "preferredName": "El-Sayed Hasaneen",
                "firstName": "El-Sayed",
                "lastName": "Hasaneen"
            },
            {
                "id": 37322041500,
                "preferredName": "E. K. Heller",
                "firstName": "E. K.",
                "lastName": "Heller"
            },
            {
                "id": 37318777900,
                "preferredName": "Faquir C. Jain",
                "firstName": "Faquir C.",
                "lastName": "Jain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2688862",
        "publicationYear": "2017",
        "publicationDate": "Aug. 2017",
        "articleNumber": "7904730",
        "articleTitle": "High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques",
        "volume": "25",
        "issue": "8",
        "startPage": "2296",
        "endPage": "2306",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085994762,
                "preferredName": "R\u00e9da Boumchedda",
                "firstName": "R\u00e9da",
                "lastName": "Boumchedda"
            },
            {
                "id": 37408065600,
                "preferredName": "Jean-Philippe Noel",
                "firstName": "Jean-Philippe",
                "lastName": "Noel"
            },
            {
                "id": 37408563300,
                "preferredName": "Bastien Giraud",
                "firstName": "Bastien",
                "lastName": "Giraud"
            },
            {
                "id": 37072434800,
                "preferredName": "Kaya Can Akyel",
                "firstName": "Kaya Can",
                "lastName": "Akyel"
            },
            {
                "id": 38235142000,
                "preferredName": "M\u00e9lanie Brocard",
                "firstName": "M\u00e9lanie",
                "lastName": "Brocard"
            },
            {
                "id": 37072822900,
                "preferredName": "David Turgis",
                "firstName": "David",
                "lastName": "Turgis"
            },
            {
                "id": 37316772200,
                "preferredName": "Edith Beigne",
                "firstName": "Edith",
                "lastName": "Beigne"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2734685",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8010866",
        "articleTitle": "Design of Reliable SoCs With BIST Hardware and Machine Learning",
        "volume": "25",
        "issue": "11",
        "startPage": "3237",
        "endPage": "3250",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38542890800,
                "preferredName": "Mehdi Sadi",
                "firstName": "Mehdi",
                "lastName": "Sadi"
            },
            {
                "id": 37085356216,
                "preferredName": "Gustavo K. Contreras",
                "firstName": "Gustavo K.",
                "lastName": "Contreras"
            },
            {
                "id": 37086116964,
                "preferredName": "Jifeng Chen",
                "firstName": "Jifeng",
                "lastName": "Chen"
            },
            {
                "id": 37658536800,
                "preferredName": "LeRoy Winemberg",
                "firstName": "LeRoy",
                "lastName": "Winemberg"
            },
            {
                "id": 37293853000,
                "preferredName": "Mark Tehranipoor",
                "firstName": "Mark",
                "lastName": "Tehranipoor"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2670508",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7869396",
        "articleTitle": "Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning",
        "volume": "25",
        "issue": "7",
        "startPage": "2109",
        "endPage": "2117",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37592060700,
                "preferredName": "Moongon Jung",
                "firstName": "Moongon",
                "lastName": "Jung"
            },
            {
                "id": 37391687200,
                "preferredName": "Taigon Song",
                "firstName": "Taigon",
                "lastName": "Song"
            },
            {
                "id": 37071283500,
                "preferredName": "Yarui Peng",
                "firstName": "Yarui",
                "lastName": "Peng"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2576280",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7494599",
        "articleTitle": "Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures",
        "volume": "25",
        "issue": "1",
        "startPage": "189",
        "endPage": "197",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085826690,
                "preferredName": "Joao Pedro Cerqueira",
                "firstName": "Joao Pedro",
                "lastName": "Cerqueira"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2583118",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7516684",
        "articleTitle": "Sense Amplifier Half-Buffer (SAHB) A Low-Power High-Performance Asynchronous Logic QDI Cell Template",
        "volume": "25",
        "issue": "2",
        "startPage": "402",
        "endPage": "415",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265465500,
                "preferredName": "Kwen-Siong Chong",
                "firstName": "Kwen-Siong",
                "lastName": "Chong"
            },
            {
                "id": 37708994200,
                "preferredName": "Weng-Geng Ho",
                "firstName": "Weng-Geng",
                "lastName": "Ho"
            },
            {
                "id": 37577248600,
                "preferredName": "Tong Lin",
                "firstName": "Tong",
                "lastName": "Lin"
            },
            {
                "id": 37271115600,
                "preferredName": "Bah-Hwee Gwee",
                "firstName": "Bah-Hwee",
                "lastName": "Gwee"
            },
            {
                "id": 37280551800,
                "preferredName": "Joseph S. Chang",
                "firstName": "Joseph S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2570120",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7491246",
        "articleTitle": "Modeling Size Limitations of Resistive Crossbar Array With Cell Selectors",
        "volume": "25",
        "issue": "1",
        "startPage": "286",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085834379,
                "preferredName": "Albert Ciprut",
                "firstName": "Albert",
                "lastName": "Ciprut"
            },
            {
                "id": 37271493500,
                "preferredName": "Eby G. Friedman",
                "firstName": "Eby G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2686426",
        "publicationYear": "2017",
        "publicationDate": "July 2017",
        "articleNumber": "7892981",
        "articleTitle": "Impact and Design Guideline of Monolithic 3-D IC at the 7-nm Technology Node",
        "volume": "25",
        "issue": "7",
        "startPage": "2118",
        "endPage": "2129",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085638842,
                "preferredName": "Kyungwook Chang",
                "firstName": "Kyungwook",
                "lastName": "Chang"
            },
            {
                "id": 37085646552,
                "preferredName": "Kartik Acharya",
                "firstName": "Kartik",
                "lastName": "Acharya"
            },
            {
                "id": 37089920087,
                "preferredName": "Saurabh Sinha",
                "firstName": "Saurabh",
                "lastName": "Sinha"
            },
            {
                "id": 37295628300,
                "preferredName": "Brian Cline",
                "firstName": "Brian",
                "lastName": "Cline"
            },
            {
                "id": 37389505300,
                "preferredName": "Greg Yeric",
                "firstName": "Greg",
                "lastName": "Yeric"
            },
            {
                "id": 37280563100,
                "preferredName": "Sung Kyu Lim",
                "firstName": "Sung Kyu",
                "lastName": "Lim"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2572304",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7490406",
        "articleTitle": "Timing Analysis of Tasks on Runtime Reconfigurable Processors",
        "volume": "25",
        "issue": "1",
        "startPage": "294",
        "endPage": "307",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085552926,
                "preferredName": "Marvin Damschen",
                "firstName": "Marvin",
                "lastName": "Damschen"
            },
            {
                "id": 37411983400,
                "preferredName": "Lars Bauer",
                "firstName": "Lars",
                "lastName": "Bauer"
            },
            {
                "id": 37277243700,
                "preferredName": "J\u00f6rg Henkel",
                "firstName": "J\u00f6rg",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2608953",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7582542",
        "articleTitle": "Delay Analysis for Current Mode Threshold Logic Gate Designs",
        "volume": "25",
        "issue": "3",
        "startPage": "1063",
        "endPage": "1071",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38235018900,
                "preferredName": "Chandra Babu Dara",
                "firstName": "Chandra Babu",
                "lastName": "Dara"
            },
            {
                "id": 37288254300,
                "preferredName": "Themistoklis Haniotakis",
                "firstName": "Themistoklis",
                "lastName": "Haniotakis"
            },
            {
                "id": 37265505900,
                "preferredName": "Spyros Tragoudas",
                "firstName": "Spyros",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2614695",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7725561",
        "articleTitle": "A 0.1\u20132-GHz Quadrature Correction Loop for Digital Multiphase Clock Generation Circuits in 130-nm CMOS",
        "volume": "25",
        "issue": "3",
        "startPage": "1044",
        "endPage": "1053",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085802630,
                "preferredName": "Immanuel Raja",
                "firstName": "Immanuel",
                "lastName": "Raja"
            },
            {
                "id": 38003542700,
                "preferredName": "Vishal Khatri",
                "firstName": "Vishal",
                "lastName": "Khatri"
            },
            {
                "id": 37085794127,
                "preferredName": "Zaira Zahir",
                "firstName": "Zaira",
                "lastName": "Zahir"
            },
            {
                "id": 37282441500,
                "preferredName": "Gaurab Banerjee",
                "firstName": "Gaurab",
                "lastName": "Banerjee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2687404",
        "publicationYear": "2017",
        "publicationDate": "Oct. 2017",
        "articleNumber": "7892033",
        "articleTitle": "Area/Energy-Efficient Gammatone Filters Based on Stochastic Computation",
        "volume": "25",
        "issue": "10",
        "startPage": "2724",
        "endPage": "2735",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37313173400,
                "preferredName": "Naoya Onizawa",
                "firstName": "Naoya",
                "lastName": "Onizawa"
            },
            {
                "id": 37285027100,
                "preferredName": "Shunsuke Koshita",
                "firstName": "Shunsuke",
                "lastName": "Koshita"
            },
            {
                "id": 38473968500,
                "preferredName": "Shuichi Sakamoto",
                "firstName": "Shuichi",
                "lastName": "Sakamoto"
            },
            {
                "id": 37266411400,
                "preferredName": "Masahide Abe",
                "firstName": "Masahide",
                "lastName": "Abe"
            },
            {
                "id": 37265617400,
                "preferredName": "Masayuki Kawamata",
                "firstName": "Masayuki",
                "lastName": "Kawamata"
            },
            {
                "id": 37283370100,
                "preferredName": "Takahiro Hanyu",
                "firstName": "Takahiro",
                "lastName": "Hanyu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2620168",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7745874",
        "articleTitle": "Write-Amount-Aware Management Policies for STT-RAM Caches",
        "volume": "25",
        "issue": "4",
        "startPage": "1588",
        "endPage": "1592",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085665405,
                "preferredName": "Hyeonggyu Kim",
                "firstName": "Hyeonggyu",
                "lastName": "Kim"
            },
            {
                "id": 38183925200,
                "preferredName": "Soontae Kim",
                "firstName": "Soontae",
                "lastName": "Kim"
            },
            {
                "id": 37899608800,
                "preferredName": "Jooheung Lee",
                "firstName": "Jooheung",
                "lastName": "Lee"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2571744",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7487028",
        "articleTitle": "Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch",
        "volume": "25",
        "issue": "1",
        "startPage": "125",
        "endPage": "138",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37698366600,
                "preferredName": "Munehiro Kozuma",
                "firstName": "Munehiro",
                "lastName": "Kozuma"
            },
            {
                "id": 37085778707,
                "preferredName": "Yuki Okamoto",
                "firstName": "Yuki",
                "lastName": "Okamoto"
            },
            {
                "id": 37078087100,
                "preferredName": "Takashi Nakagawa",
                "firstName": "Takashi",
                "lastName": "Nakagawa"
            },
            {
                "id": 37962729200,
                "preferredName": "Takeshi Aoki",
                "firstName": "Takeshi",
                "lastName": "Aoki"
            },
            {
                "id": 38513030700,
                "preferredName": "Yoshiyuki Kurokawa",
                "firstName": "Yoshiyuki",
                "lastName": "Kurokawa"
            },
            {
                "id": 37694620500,
                "preferredName": "Takayuki Ikeda",
                "firstName": "Takayuki",
                "lastName": "Ikeda"
            },
            {
                "id": 37947589300,
                "preferredName": "Yoshinori Ieda",
                "firstName": "Yoshinori",
                "lastName": "Ieda"
            },
            {
                "id": 37078255900,
                "preferredName": "Naoto Yamade",
                "firstName": "Naoto",
                "lastName": "Yamade"
            },
            {
                "id": 37073373000,
                "preferredName": "Hidekazu Miyairi",
                "firstName": "Hidekazu",
                "lastName": "Miyairi"
            },
            {
                "id": 37273902900,
                "preferredName": "Makoto Ikeda",
                "firstName": "Makoto",
                "lastName": "Ikeda"
            },
            {
                "id": 37290434300,
                "preferredName": "Masahiro Fujita",
                "firstName": "Masahiro",
                "lastName": "Fujita"
            },
            {
                "id": 37687628100,
                "preferredName": "Shunpei Yamazaki",
                "firstName": "Shunpei",
                "lastName": "Yamazaki"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2577883",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7509672",
        "articleTitle": "Efficient Soft Cancelation Decoder Architectures for Polar Codes",
        "volume": "25",
        "issue": "1",
        "startPage": "87",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38247795900,
                "preferredName": "Jun Lin",
                "firstName": "Jun",
                "lastName": "Lin"
            },
            {
                "id": 37274912700,
                "preferredName": "Zhiyuan Yan",
                "firstName": "Zhiyuan",
                "lastName": "Yan"
            },
            {
                "id": 37279255300,
                "preferredName": "Zhongfeng Wang",
                "firstName": "Zhongfeng",
                "lastName": "Wang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2611518",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7582541",
        "articleTitle": "A Flexible Continuous-Time $\\Delta \\Sigma $ ADC With Programmable Bandwidth Supporting Low-Pass and Complex Bandpass Architectures",
        "volume": "25",
        "issue": "3",
        "startPage": "872",
        "endPage": "880",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37674141400,
                "preferredName": "Yang Xu",
                "firstName": "Yang",
                "lastName": "Xu"
            },
            {
                "id": 38489320000,
                "preferredName": "Xinwang Zhang",
                "firstName": "Xinwang",
                "lastName": "Zhang"
            },
            {
                "id": 37279252700,
                "preferredName": "Zhihua Wang",
                "firstName": "Zhihua",
                "lastName": "Wang"
            },
            {
                "id": 37337830200,
                "preferredName": "Baoyong Chi",
                "firstName": "Baoyong",
                "lastName": "Chi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2606554",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7577878",
        "articleTitle": "RC4-AccSuite: A Hardware Acceleration Suite for RC4-Like Stream Ciphers",
        "volume": "25",
        "issue": "3",
        "startPage": "1072",
        "endPage": "1084",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086008234,
                "preferredName": "Ayesha Khalid",
                "firstName": "Ayesha",
                "lastName": "Khalid"
            },
            {
                "id": 38109704000,
                "preferredName": "Goutam Paul",
                "firstName": "Goutam",
                "lastName": "Paul"
            },
            {
                "id": 37412698700,
                "preferredName": "Anupam Chattopadhyay",
                "firstName": "Anupam",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2665543",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7864472",
        "articleTitle": "Cross-Layer Optimization for Multilevel Cell STT-RAM Caches",
        "volume": "25",
        "issue": "6",
        "startPage": "1807",
        "endPage": "1820",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38241918600,
                "preferredName": "Xiuyuan Bi",
                "firstName": "Xiuyuan",
                "lastName": "Bi"
            },
            {
                "id": 37085491501,
                "preferredName": "Mengjie Mao",
                "firstName": "Mengjie",
                "lastName": "Mao"
            },
            {
                "id": 37405349100,
                "preferredName": "Danghui Wang",
                "firstName": "Danghui",
                "lastName": "Wang"
            },
            {
                "id": 37407153400,
                "preferredName": "Hai Helen Li",
                "firstName": "Hai Helen",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2625809",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7762198",
        "articleTitle": "On Microarchitectural Mechanisms for Cache Wearout Reduction",
        "volume": "25",
        "issue": "3",
        "startPage": "857",
        "endPage": "871",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37370105600,
                "preferredName": "Alejandro Valero",
                "firstName": "Alejandro",
                "lastName": "Valero"
            },
            {
                "id": 37395767800,
                "preferredName": "Negar Miralaei",
                "firstName": "Negar",
                "lastName": "Miralaei"
            },
            {
                "id": 37266705200,
                "preferredName": "Salvador Petit",
                "firstName": "Salvador",
                "lastName": "Petit"
            },
            {
                "id": 37274197100,
                "preferredName": "Julio Sahuquillo",
                "firstName": "Julio",
                "lastName": "Sahuquillo"
            },
            {
                "id": 37399109800,
                "preferredName": "Timothy M. Jones",
                "firstName": "Timothy M.",
                "lastName": "Jones"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2715167",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7959094",
        "articleTitle": "A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS",
        "volume": "25",
        "issue": "12",
        "startPage": "3369",
        "endPage": "3379",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37089916400,
                "preferredName": "J. Gorji",
                "firstName": "J.",
                "lastName": "Gorji"
            },
            {
                "id": 38278109200,
                "preferredName": "M. B. Ghaznavi-Ghoushchi",
                "firstName": "M. B.",
                "lastName": "Ghaznavi-Ghoushchi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2657604",
        "publicationYear": "2017",
        "publicationDate": "June 2017",
        "articleNumber": "7862880",
        "articleTitle": "Managing Trace Summaries to Minimize Stalls During Postsilicon Validation",
        "volume": "25",
        "issue": "6",
        "startPage": "1881",
        "endPage": "1894",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085785221,
                "preferredName": "Sandeep Chandran",
                "firstName": "Sandeep",
                "lastName": "Chandran"
            },
            {
                "id": 37337867200,
                "preferredName": "Preeti Ranjan Panda",
                "firstName": "Preeti Ranjan",
                "lastName": "Panda"
            },
            {
                "id": 38553959500,
                "preferredName": "Smruti R. Sarangi",
                "firstName": "Smruti R.",
                "lastName": "Sarangi"
            },
            {
                "id": 37086087182,
                "preferredName": "Ayan Bhattacharyya",
                "firstName": "Ayan",
                "lastName": "Bhattacharyya"
            },
            {
                "id": 37061453000,
                "preferredName": "Deepak Chauhan",
                "firstName": "Deepak",
                "lastName": "Chauhan"
            },
            {
                "id": 37535548200,
                "preferredName": "Sharad Kumar",
                "firstName": "Sharad",
                "lastName": "Kumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2651055",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7839317",
        "articleTitle": "A 6-mW, 70.1-dB SNDR, and 20-MHz BW Continuous-Time Sigma-Delta Modulator Using Low-Noise High-Linearity Feedback DAC",
        "volume": "25",
        "issue": "5",
        "startPage": "1742",
        "endPage": "1755",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085644543,
                "preferredName": "Je-Kwang Cho",
                "firstName": "Je-Kwang",
                "lastName": "Cho"
            },
            {
                "id": 37085640431,
                "preferredName": "Sunsik Woo",
                "firstName": "Sunsik",
                "lastName": "Woo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2593581",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7536655",
        "articleTitle": "A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding",
        "volume": "25",
        "issue": "2",
        "startPage": "714",
        "endPage": "724",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085442696,
                "preferredName": "Jianbin Zhou",
                "firstName": "Jianbin",
                "lastName": "Zhou"
            },
            {
                "id": 37403106700,
                "preferredName": "Dajiang Zhou",
                "firstName": "Dajiang",
                "lastName": "Zhou"
            },
            {
                "id": 37085390798,
                "preferredName": "Shihao Wang",
                "firstName": "Shihao",
                "lastName": "Wang"
            },
            {
                "id": 37085593757,
                "preferredName": "Shuping Zhang",
                "firstName": "Shuping",
                "lastName": "Zhang"
            },
            {
                "id": 37269855100,
                "preferredName": "Takeshi Yoshimura",
                "firstName": "Takeshi",
                "lastName": "Yoshimura"
            },
            {
                "id": 37279993400,
                "preferredName": "Satoshi Goto",
                "firstName": "Satoshi",
                "lastName": "Goto"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2736003",
        "publicationYear": "2017",
        "publicationDate": "Nov. 2017",
        "articleNumber": "8013116",
        "articleTitle": "An Interference-Robust Reconfigurable Receiver With Automatic Frequency-Calibrated LNA in 65-nm CMOS",
        "volume": "25",
        "issue": "11",
        "startPage": "3113",
        "endPage": "3124",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38489320000,
                "preferredName": "Xinwang Zhang",
                "firstName": "Xinwang",
                "lastName": "Zhang"
            },
            {
                "id": 37085846152,
                "preferredName": "Zipeng Chen",
                "firstName": "Zipeng",
                "lastName": "Chen"
            },
            {
                "id": 37085363825,
                "preferredName": "Yanqiang Gao",
                "firstName": "Yanqiang",
                "lastName": "Gao"
            },
            {
                "id": 37085712549,
                "preferredName": "Feng Ma",
                "firstName": "Feng",
                "lastName": "Ma"
            },
            {
                "id": 38025772200,
                "preferredName": "Jiachen Hao",
                "firstName": "Jiachen",
                "lastName": "Hao"
            },
            {
                "id": 37085851516,
                "preferredName": "Guodong Zhu",
                "firstName": "Guodong",
                "lastName": "Zhu"
            },
            {
                "id": 37337830200,
                "preferredName": "Baoyong Chi",
                "firstName": "Baoyong",
                "lastName": "Chi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2589318",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7527690",
        "articleTitle": "Antiwear Leveling Design for SSDs With Hybrid ECC Capability",
        "volume": "25",
        "issue": "2",
        "startPage": "488",
        "endPage": "501",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085421106,
                "preferredName": "Chien-Chung Ho",
                "firstName": "Chien-Chung",
                "lastName": "Ho"
            },
            {
                "id": 37086143686,
                "preferredName": "Yu-Ping Liu",
                "firstName": "Yu-Ping",
                "lastName": "Liu"
            },
            {
                "id": 37537830500,
                "preferredName": "Yuan-Hao Chang",
                "firstName": "Yuan-Hao",
                "lastName": "Chang"
            },
            {
                "id": 37276775300,
                "preferredName": "Tei-Wei Kuo",
                "firstName": "Tei-Wei",
                "lastName": "Kuo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2742515",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8017495",
        "articleTitle": "An 11-bit 100-MS/s Subranged-SAR ADC in 65-nm CMOS",
        "volume": "25",
        "issue": "12",
        "startPage": "3434",
        "endPage": "3443",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37060918100,
                "preferredName": "Yung-Hui Chung",
                "firstName": "Yung-Hui",
                "lastName": "Chung"
            },
            {
                "id": 37085860065,
                "preferredName": "Chia-Wei Yen",
                "firstName": "Chia-Wei",
                "lastName": "Yen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2625598",
        "publicationYear": "2017",
        "publicationDate": "March 2017",
        "articleNumber": "7745895",
        "articleTitle": "In Situ Error Detection Techniques in Ultralow Voltage Pipelines: Analysis and Optimizations",
        "volume": "25",
        "issue": "3",
        "startPage": "1032",
        "endPage": "1043",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38236910400,
                "preferredName": "Wei Jin",
                "firstName": "Wei",
                "lastName": "Jin"
            },
            {
                "id": 37085353390,
                "preferredName": "Seongjong Kim",
                "firstName": "Seongjong",
                "lastName": "Kim"
            },
            {
                "id": 37417306000,
                "preferredName": "Weifeng He",
                "firstName": "Weifeng",
                "lastName": "He"
            },
            {
                "id": 37287023100,
                "preferredName": "Zhigang Mao",
                "firstName": "Zhigang",
                "lastName": "Mao"
            },
            {
                "id": 37541098600,
                "preferredName": "Mingoo Seok",
                "firstName": "Mingoo",
                "lastName": "Seok"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2651647",
        "publicationYear": "2017",
        "publicationDate": "May 2017",
        "articleNumber": "7836343",
        "articleTitle": "A Multilayer Approach to Designing Energy-Efficient and Reliable ReRAM Cross-Point Array System",
        "volume": "25",
        "issue": "5",
        "startPage": "1611",
        "endPage": "1621",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085515569,
                "preferredName": "Manqing Mao",
                "firstName": "Manqing",
                "lastName": "Mao"
            },
            {
                "id": 37085344760,
                "preferredName": "Pai-Yu Chen",
                "firstName": "Pai-Yu",
                "lastName": "Chen"
            },
            {
                "id": 37085352683,
                "preferredName": "Shimeng Yu",
                "firstName": "Shimeng",
                "lastName": "Yu"
            },
            {
                "id": 37271330900,
                "preferredName": "Chaitali Chakrabarti",
                "firstName": "Chaitali",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2715188",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "7967626",
        "articleTitle": "Using Scan Side Channel to Detect IP Theft",
        "volume": "25",
        "issue": "12",
        "startPage": "3268",
        "endPage": "3280",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085536235,
                "preferredName": "Leonid Azriel",
                "firstName": "Leonid",
                "lastName": "Azriel"
            },
            {
                "id": 37279113800,
                "preferredName": "Ran Ginosar",
                "firstName": "Ran",
                "lastName": "Ginosar"
            },
            {
                "id": 37398590600,
                "preferredName": "Shay Gueron",
                "firstName": "Shay",
                "lastName": "Gueron"
            },
            {
                "id": 37282322100,
                "preferredName": "Avi Mendelson",
                "firstName": "Avi",
                "lastName": "Mendelson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2600568",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7563352",
        "articleTitle": "FPGA Realization of Low Register Systolic All-One-Polynomial Multipliers Over $GF(2^{m})$ and Their Applications in Trinomial Multipliers",
        "volume": "25",
        "issue": "2",
        "startPage": "725",
        "endPage": "734",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086029982,
                "preferredName": "Pingxiuqi Chen",
                "firstName": "Pingxiuqi",
                "lastName": "Chen"
            },
            {
                "id": 37086171712,
                "preferredName": "Shaik Nazeem Basha",
                "firstName": "Shaik Nazeem",
                "lastName": "Basha"
            },
            {
                "id": 38274063800,
                "preferredName": "Mehran Mozaffari-Kermani",
                "firstName": "Mehran",
                "lastName": "Mozaffari-Kermani"
            },
            {
                "id": 37659099500,
                "preferredName": "Reza Azarderakhsh",
                "firstName": "Reza",
                "lastName": "Azarderakhsh"
            },
            {
                "id": 38468950500,
                "preferredName": "Jiafeng Xie",
                "firstName": "Jiafeng",
                "lastName": "Xie"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2644279",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7835283",
        "articleTitle": "STT-RAM Buffer Design for Precision-Tunable General-Purpose Neural Network Accelerator",
        "volume": "25",
        "issue": "4",
        "startPage": "1285",
        "endPage": "1296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085847960,
                "preferredName": "Lili Song",
                "firstName": "Lili",
                "lastName": "Song"
            },
            {
                "id": 37859959900,
                "preferredName": "Ying Wang",
                "firstName": "Ying",
                "lastName": "Wang"
            },
            {
                "id": 37280848500,
                "preferredName": "Yinhe Han",
                "firstName": "Yinhe",
                "lastName": "Han"
            },
            {
                "id": 37281090900,
                "preferredName": "Huawei Li",
                "firstName": "Huawei",
                "lastName": "Li"
            },
            {
                "id": 37085377171,
                "preferredName": "Yuanqing Cheng",
                "firstName": "Yuanqing",
                "lastName": "Cheng"
            },
            {
                "id": 37280862300,
                "preferredName": "Xiaowei Li",
                "firstName": "Xiaowei",
                "lastName": "Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2748884",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8049378",
        "articleTitle": "Enabling High-Performance SMART NoC Architectures Using On-Chip Wireless Links",
        "volume": "25",
        "issue": "12",
        "startPage": "3495",
        "endPage": "3508",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085353151,
                "preferredName": "Karthi Duraisamy",
                "firstName": "Karthi",
                "lastName": "Duraisamy"
            },
            {
                "id": 37282777300,
                "preferredName": "Partha Pratim Pande",
                "firstName": "Partha Pratim",
                "lastName": "Pande"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2699644",
        "publicationYear": "2017",
        "publicationDate": "Sept. 2017",
        "articleNumber": "7938724",
        "articleTitle": "Smart Grid on Chip: Work Load-Balanced On-Chip Power Delivery",
        "volume": "25",
        "issue": "9",
        "startPage": "2538",
        "endPage": "2551",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085372145,
                "preferredName": "Divya Pathak",
                "firstName": "Divya",
                "lastName": "Pathak"
            },
            {
                "id": 37398927100,
                "preferredName": "Houman Homayoun",
                "firstName": "Houman",
                "lastName": "Homayoun"
            },
            {
                "id": 37589561600,
                "preferredName": "Ioannis Savidis",
                "firstName": "Ioannis",
                "lastName": "Savidis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2017.2752212",
        "publicationYear": "2017",
        "publicationDate": "Dec. 2017",
        "articleNumber": "8049351",
        "articleTitle": "Energy-Efficient Side-Channel Attack Countermeasure With Awareness and Hybrid Configuration Based on It",
        "volume": "25",
        "issue": "12",
        "startPage": "3355",
        "endPage": "3368",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37600373800,
                "preferredName": "Xiangyu Li",
                "firstName": "Xiangyu",
                "lastName": "Li"
            },
            {
                "id": 37086237183,
                "preferredName": "Chaoqun Yang",
                "firstName": "Chaoqun",
                "lastName": "Yang"
            },
            {
                "id": 37086237433,
                "preferredName": "Jiangsha Ma",
                "firstName": "Jiangsha",
                "lastName": "Ma"
            },
            {
                "id": 37086234052,
                "preferredName": "Yongchang Liu",
                "firstName": "Yongchang",
                "lastName": "Liu"
            },
            {
                "id": 38237141000,
                "preferredName": "Shujuan Yin",
                "firstName": "Shujuan",
                "lastName": "Yin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2627578",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7765135",
        "articleTitle": "Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm",
        "volume": "25",
        "issue": "4",
        "startPage": "1490",
        "endPage": "1496",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38238902500,
                "preferredName": "Hyuk Ryu",
                "firstName": "Hyuk",
                "lastName": "Ryu"
            },
            {
                "id": 37085699566,
                "preferredName": "Eun-Taek Sung",
                "firstName": "Eun-Taek",
                "lastName": "Sung"
            },
            {
                "id": 38468459800,
                "preferredName": "Sangyong Park",
                "firstName": "Sangyong",
                "lastName": "Park"
            },
            {
                "id": 37085644543,
                "preferredName": "Je-Kwang Cho",
                "firstName": "Je-Kwang",
                "lastName": "Cho"
            },
            {
                "id": 37325995200,
                "preferredName": "Donghyun Baek",
                "firstName": "Donghyun",
                "lastName": "Baek"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2633543",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7812776",
        "articleTitle": "Coordinate Rotation-Based Low Complexity $K$ -Means Clustering Architecture",
        "volume": "25",
        "issue": "4",
        "startPage": "1568",
        "endPage": "1572",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37085612901,
                "preferredName": "Bhagyaraja Adapa",
                "firstName": "Bhagyaraja",
                "lastName": "Adapa"
            },
            {
                "id": 38526500500,
                "preferredName": "Dwaipayan Biswas",
                "firstName": "Dwaipayan",
                "lastName": "Biswas"
            },
            {
                "id": 37085741100,
                "preferredName": "Swati Bhardwaj",
                "firstName": "Swati",
                "lastName": "Bhardwaj"
            },
            {
                "id": 37086090932,
                "preferredName": "Shashank Raghuraman",
                "firstName": "Shashank",
                "lastName": "Raghuraman"
            },
            {
                "id": 37541105800,
                "preferredName": "Amit Acharyya",
                "firstName": "Amit",
                "lastName": "Acharyya"
            },
            {
                "id": 37276961600,
                "preferredName": "Koushik Maharatna",
                "firstName": "Koushik",
                "lastName": "Maharatna"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2642587",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7831486",
        "articleTitle": "Fighting Dark Silicon: Toward Realizing Efficient Thermal-Aware 3-D Stacked Multiprocessors",
        "volume": "25",
        "issue": "4",
        "startPage": "1549",
        "endPage": "1562",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37713457800,
                "preferredName": "Sumeet S. Kumar",
                "firstName": "Sumeet S.",
                "lastName": "Kumar"
            },
            {
                "id": 37427625900,
                "preferredName": "Amir Zjajo",
                "firstName": "Amir",
                "lastName": "Zjajo"
            },
            {
                "id": 37393976600,
                "preferredName": "Rene van Leuken",
                "firstName": "Rene",
                "lastName": "van Leuken"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2579667",
        "publicationYear": "2017",
        "publicationDate": "Jan. 2017",
        "articleNumber": "7513404",
        "articleTitle": "Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication",
        "volume": "25",
        "issue": "1",
        "startPage": "75",
        "endPage": "86",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37394246800,
                "preferredName": "Saeid Gorgin",
                "firstName": "Saeid",
                "lastName": "Gorgin"
            },
            {
                "id": 37295844900,
                "preferredName": "Ghassem Jaberipur",
                "firstName": "Ghassem",
                "lastName": "Jaberipur"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2634083",
        "publicationYear": "2017",
        "publicationDate": "April 2017",
        "articleNumber": "7790903",
        "articleTitle": "Reconfigurable Writing Architecture for Reliable RRAM Operation in Wide Temperature Ranges",
        "volume": "25",
        "issue": "4",
        "startPage": "1224",
        "endPage": "1235",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38491291600,
                "preferredName": "Fernando Garc\u00eda-Redondo",
                "firstName": "Fernando",
                "lastName": "Garc\u00eda-Redondo"
            },
            {
                "id": 37085354196,
                "preferredName": "Pablo Royer",
                "firstName": "Pablo",
                "lastName": "Royer"
            },
            {
                "id": 38271150400,
                "preferredName": "Marisa L\u00f3pez-Vallejo",
                "firstName": "Marisa",
                "lastName": "L\u00f3pez-Vallejo"
            },
            {
                "id": 37085565105,
                "preferredName": "Hern\u00e1n Aparicio",
                "firstName": "Hern\u00e1n",
                "lastName": "Aparicio"
            },
            {
                "id": 38274497600,
                "preferredName": "Pablo Ituero",
                "firstName": "Pablo",
                "lastName": "Ituero"
            },
            {
                "id": 38271808600,
                "preferredName": "Carlos A. L\u00f3pez-Barrio",
                "firstName": "Carlos A.",
                "lastName": "L\u00f3pez-Barrio"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2016.2593482",
        "publicationYear": "2017",
        "publicationDate": "Feb. 2017",
        "articleNumber": "7533449",
        "articleTitle": "Self-Repairing Digital System Based on State Attractor Convergence Inspired by the Recovery Process of a Living Cell",
        "volume": "25",
        "issue": "2",
        "startPage": "648",
        "endPage": "659",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38467827500,
                "preferredName": "Isaak Yang",
                "firstName": "Isaak",
                "lastName": "Yang"
            },
            {
                "id": 37694053500,
                "preferredName": "Sung Hoon Jung",
                "firstName": "Sung Hoon",
                "lastName": "Jung"
            },
            {
                "id": 38184010200,
                "preferredName": "Kwang-Hyun Cho",
                "firstName": "Kwang-Hyun",
                "lastName": "Cho"
            }
        ]
    }
]