# system info mysystem on 2016.01.09.12:25:38
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1452370867
#
#
# Files generated for mysystem on 2016.01.09.12:25:38
files:
filepath,kind,attributes,module,is_top
simulation/mysystem.vhd,VHDL,,mysystem,true
simulation/mysystem_rst_controller.vhd,VHDL,,mysystem,false
simulation/mysystem_rst_controller_001.vhd,VHDL,,mysystem,false
simulation/submodules/mysystem_Arm_A9_HPS.vhd,VHDL,,mysystem_Arm_A9_HPS,false
simulation/submodules/mysystem_HEX3_HEX0.vhd,VHDL,,mysystem_HEX3_HEX0,false
simulation/submodules/mysystem_HEX5_HEX4.vhd,VHDL,,mysystem_HEX5_HEX4,false
simulation/submodules/mysystem_led.vhd,VHDL,,mysystem_led,false
simulation/submodules/mysystem_pushbuttons.vhd,VHDL,,mysystem_pushbuttons,false
simulation/submodules/mysystem_ram.hex,HEX,,mysystem_ram,false
simulation/submodules/mysystem_ram.vhd,VHDL,,mysystem_ram,false
simulation/submodules/mysystem_switches.vhd,VHDL,,mysystem_switches,false
simulation/submodules/mysystem_system_console.vhd,VHDL,,mysystem_system_console,false
simulation/submodules/mysystem_mm_interconnect_0.vhd,VHDL,,mysystem_mm_interconnect_0,false
simulation/submodules/mysystem_mm_interconnect_0_ram_s1_rsp_width_adapter.vhd,VHDL,,mysystem_mm_interconnect_0,false
simulation/submodules/mysystem_mm_interconnect_0_ram_s1_cmd_width_adapter.vhd,VHDL,,mysystem_mm_interconnect_0,false
simulation/submodules/mysystem_mm_interconnect_1.vhd,VHDL,,mysystem_mm_interconnect_1,false
simulation/submodules/mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_translator.vhd,VHDL,,mysystem_mm_interconnect_1,false
simulation/submodules/mysystem_mm_interconnect_1_led_s1_translator.vhd,VHDL,,mysystem_mm_interconnect_1,false
simulation/submodules/mysystem_mm_interconnect_1_switches_s1_translator.vhd,VHDL,,mysystem_mm_interconnect_1,false
simulation/submodules/mysystem_irq_mapper.vho,VHDL,,mysystem_irq_mapper,false
simulation/submodules/mysystem_irq_mapper_001.vho,VHDL,,mysystem_irq_mapper_001,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mysystem_Arm_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_fpga_interfaces,false
simulation/submodules/mysystem_Arm_A9_HPS_hps_io.vhd,VHDL,,mysystem_Arm_A9_HPS_hps_io,false
simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/mentor/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_axi_master_ni,false
simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_axi_master_ni,false
simulation/submodules/aldec/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_axi_master_ni,false
simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_axi_master_ni,false
simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/mysystem_mm_interconnect_0_ram_s1_agent_rsp_fifo.vho,VHDL,,mysystem_mm_interconnect_0_ram_s1_agent_rsp_fifo,false
simulation/submodules/mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo.vho,VHDL,,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo,false
simulation/submodules/mysystem_mm_interconnect_0_router.vho,VHDL,,mysystem_mm_interconnect_0_router,false
simulation/submodules/mysystem_mm_interconnect_0_router_002.vho,VHDL,,mysystem_mm_interconnect_0_router_002,false
simulation/submodules/mentor/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_incr_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_wrap_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_default_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_incr_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_wrap_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_default_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_demux.vho,VHDL,,mysystem_mm_interconnect_0_cmd_demux,false
simulation/submodules/mysystem_mm_interconnect_0_cmd_mux.vho,VHDL,,mysystem_mm_interconnect_0_cmd_mux,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_demux.vho,VHDL,,mysystem_mm_interconnect_0_rsp_demux,false
simulation/submodules/mysystem_mm_interconnect_0_rsp_mux.vho,VHDL,,mysystem_mm_interconnect_0_rsp_mux,false
simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,mysystem_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo.vho,VHDL,,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo,false
simulation/submodules/mysystem_mm_interconnect_1_router.vho,VHDL,,mysystem_mm_interconnect_1_router,false
simulation/submodules/mysystem_mm_interconnect_1_router_002.vho,VHDL,,mysystem_mm_interconnect_1_router_002,false
simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
simulation/submodules/mysystem_mm_interconnect_1_cmd_demux.vho,VHDL,,mysystem_mm_interconnect_1_cmd_demux,false
simulation/submodules/mysystem_mm_interconnect_1_cmd_mux.vho,VHDL,,mysystem_mm_interconnect_1_cmd_mux,false
simulation/submodules/mysystem_mm_interconnect_1_rsp_demux.vho,VHDL,,mysystem_mm_interconnect_1_rsp_demux,false
simulation/submodules/mysystem_mm_interconnect_1_rsp_mux.vho,VHDL,,mysystem_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/mysystem_Arm_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/mysystem_Arm_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,mysystem_Arm_A9_HPS_hps_io_border,false
simulation/submodules/mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho,VHDL,,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
mysystem.Arm_A9_HPS,mysystem_Arm_A9_HPS
mysystem.Arm_A9_HPS.fpga_interfaces,mysystem_Arm_A9_HPS_fpga_interfaces
mysystem.Arm_A9_HPS.hps_io,mysystem_Arm_A9_HPS_hps_io
mysystem.Arm_A9_HPS.hps_io.border,mysystem_Arm_A9_HPS_hps_io_border
mysystem.HEX3_HEX0,mysystem_HEX3_HEX0
mysystem.HEX5_HEX4,mysystem_HEX5_HEX4
mysystem.led,mysystem_led
mysystem.pushbuttons,mysystem_pushbuttons
mysystem.ram,mysystem_ram
mysystem.switches,mysystem_switches
mysystem.system_console,mysystem_system_console
mysystem.mm_interconnect_0,mysystem_mm_interconnect_0
mysystem.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_0.Arm_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_0.ram_s1_agent_rsp_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rsp_fifo
mysystem.mm_interconnect_0.ram_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_0.router,mysystem_mm_interconnect_0_router
mysystem.mm_interconnect_0.router_001,mysystem_mm_interconnect_0_router
mysystem.mm_interconnect_0.router_002,mysystem_mm_interconnect_0_router_002
mysystem.mm_interconnect_0.ram_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_0.cmd_demux,mysystem_mm_interconnect_0_cmd_demux
mysystem.mm_interconnect_0.cmd_demux_001,mysystem_mm_interconnect_0_cmd_demux
mysystem.mm_interconnect_0.cmd_mux,mysystem_mm_interconnect_0_cmd_mux
mysystem.mm_interconnect_0.rsp_demux,mysystem_mm_interconnect_0_rsp_demux
mysystem.mm_interconnect_0.rsp_mux,mysystem_mm_interconnect_0_rsp_mux
mysystem.mm_interconnect_0.rsp_mux_001,mysystem_mm_interconnect_0_rsp_mux
mysystem.mm_interconnect_0.ram_s1_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.ram_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.ram_s1_rsp_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.ram_s1_cmd_width_adapter,altera_merlin_width_adapter
mysystem.mm_interconnect_0.avalon_st_adapter,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_0.avalon_st_adapter.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1,mysystem_mm_interconnect_1
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.led_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.switches_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.HEX3_HEX0_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.HEX5_HEX4_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.pushbuttons_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.led_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.switches_s1_translator,altera_merlin_slave_translator
mysystem.mm_interconnect_1.Arm_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.led_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.switches_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.HEX3_HEX0_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.HEX5_HEX4_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.pushbuttons_s1_agent,altera_merlin_slave_agent
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.led_s1_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.switches_s1_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.HEX3_HEX0_s1_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.HEX5_HEX4_s1_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.pushbuttons_s1_agent_rsp_fifo,mysystem_mm_interconnect_1_system_console_avalon_jtag_slave_agent_rsp_fifo
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.led_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.switches_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.HEX3_HEX0_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.HEX5_HEX4_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.pushbuttons_s1_agent_rdata_fifo,mysystem_mm_interconnect_0_ram_s1_agent_rdata_fifo
mysystem.mm_interconnect_1.router,mysystem_mm_interconnect_1_router
mysystem.mm_interconnect_1.router_001,mysystem_mm_interconnect_1_router
mysystem.mm_interconnect_1.router_002,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_003,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_004,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_005,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_006,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.router_007,mysystem_mm_interconnect_1_router_002
mysystem.mm_interconnect_1.Arm_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.Arm_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
mysystem.mm_interconnect_1.system_console_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.led_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.switches_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.HEX3_HEX0_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.HEX5_HEX4_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.pushbuttons_s1_burst_adapter,altera_merlin_burst_adapter
mysystem.mm_interconnect_1.cmd_demux,mysystem_mm_interconnect_1_cmd_demux
mysystem.mm_interconnect_1.cmd_demux_001,mysystem_mm_interconnect_1_cmd_demux
mysystem.mm_interconnect_1.cmd_mux,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_001,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_002,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_003,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_004,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.cmd_mux_005,mysystem_mm_interconnect_1_cmd_mux
mysystem.mm_interconnect_1.rsp_demux,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_001,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_002,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_003,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_004,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_demux_005,mysystem_mm_interconnect_1_rsp_demux
mysystem.mm_interconnect_1.rsp_mux,mysystem_mm_interconnect_1_rsp_mux
mysystem.mm_interconnect_1.rsp_mux_001,mysystem_mm_interconnect_1_rsp_mux
mysystem.mm_interconnect_1.avalon_st_adapter,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_001,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_002,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_003,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_004,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.mm_interconnect_1.avalon_st_adapter_005,mysystem_mm_interconnect_0_avalon_st_adapter
mysystem.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,mysystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0
mysystem.irq_mapper,mysystem_irq_mapper
mysystem.irq_mapper_001,mysystem_irq_mapper_001
mysystem.rst_controller,altera_reset_controller
mysystem.rst_controller_001,altera_reset_controller
mysystem.rst_controller,altera_reset_controller
mysystem.rst_controller_001,altera_reset_controller
