{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:20:56 2020 " "Info: Processing started: Sat Dec 05 15:20:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/ctrlsig.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/ctrlsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ConditionalLogic " "Info: Found entity 2: ConditionalLogic" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ctrlSig " "Info: Found entity 3: ctrlSig" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 170 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ARMCPU.v(64) " "Warning (10268): Verilog HDL information at ARMCPU.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/armcpu.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/armcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendMUX " "Info: Found entity 1: ExtendMUX" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Info: Found entity 2: RegisterFile" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 armreduced " "Info: Found entity 3: armreduced" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit " "Info: Found entity 1: ALU32bit" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/alera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/alera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_System " "Info: Found entity 1: ARM_System" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 265 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_fetch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Info: Found entity 1: Instruction_Fetch" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/idex_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/idex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX_Register " "Info: Found entity 1: IDEX_Register" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/exmem_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/exmem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_Register " "Info: Found entity 1: EXMEM_Register" {  } { { "../ARM_System/ARM/EXMEM_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/EXMEM_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/memwb_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/memwb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Register " "Info: Found entity 1: MEMWB_Register" {  } { { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decode " "Info: Found entity 1: Instruction_Decode" {  } { { "../ARM_System/ARM/Instruction_Decode.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Info: Found entity 1: ALU_MUX" {  } { { "../ARM_System/ARM/ALU_MUX.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ALU_MUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/cond_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/cond_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cond_Unit " "Info: Found entity 1: Cond_Unit" {  } { { "../ARM_System/ARM/Cond_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Cond_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "../ARM_System/ARM/MEM.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/writeback.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Info: Found entity 1: WriteBack" {  } { { "../ARM_System/ARM/WriteBack.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/WriteBack.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/hazard_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Info: Found entity 1: Hazard_Unit" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadW ARMCPU.v(180) " "Warning (10236): Verilog HDL Implicit Net warning at ARMCPU.v(180): created implicit net for \"LoadW\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ARMCPU.v(200) " "Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(200): instance has no name" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 200 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ARMCPU.v(213) " "Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(213): instance has no name" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 213 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_System " "Info: Elaborating entity \"ARM_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/ARM_System.v" "pll0" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armreduced armreduced:arm_cpu " "Info: Elaborating entity \"armreduced\" for hierarchy \"armreduced:arm_cpu\"" {  } { { "../ARM_System/ARM_System.v" "arm_cpu" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch " "Info: Elaborating entity \"Instruction_Fetch\" for hierarchy \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Instruction_Fetch" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlSig armreduced:arm_cpu\|ctrlSig:_ctrlSig " "Info: Elaborating entity \"ctrlSig\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ctrlSig" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder " "Info: Elaborating entity \"Decoder\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "_decoder" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(18) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(18): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Svalue ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Svalue\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Store\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Load\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load ctrlSig.v(18) " "Info (10041): Inferred latch for \"Load\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store ctrlSig.v(18) " "Info (10041): Inferred latch for \"Store\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ctrlSig.v(18) " "Info (10041): Inferred latch for \"Branch\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"RegSrc\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"RegSrc\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ImmSrc\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ImmSrc\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUSrc\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Svalue ctrlSig.v(18) " "Info (10041): Inferred latch for \"Svalue\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[3\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ctrlSig.v(18) " "Info (10041): Inferred latch for \"MemtoReg\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional " "Info: Elaborating entity \"ConditionalLogic\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "_conditional" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(118) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(118): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condEx ctrlSig.v(118) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(118): inferring latch(es) for variable \"condEx\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(127) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(127): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ctrlSig.v(127) " "Info (10041): Inferred latch for \"RegWrite\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc ctrlSig.v(127) " "Info (10041): Inferred latch for \"PCSrc\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ctrlSig.v(127) " "Info (10041): Inferred latch for \"MemWrite\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condEx ctrlSig.v(118) " "Info (10041): Inferred latch for \"condEx\" at ctrlSig.v(118)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decode armreduced:arm_cpu\|Instruction_Decode:_Instruction_Decode " "Info: Elaborating entity \"Instruction_Decode\" for hierarchy \"armreduced:arm_cpu\|Instruction_Decode:_Instruction_Decode\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Instruction_Decode" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit " "Info: Elaborating entity \"Hazard_Unit\" for hierarchy \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Hazard_Unit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteDataE Hazard_Unit.v(43) " "Warning (10240): Verilog HDL Always Construct warning at Hazard_Unit.v(43): inferring latch(es) for variable \"WriteDataE\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[0\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[0\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[1\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[1\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[2\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[2\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[3\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[3\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[4\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[4\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[5\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[5\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[6\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[6\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[7\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[7\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[8\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[8\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[9\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[9\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[10\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[10\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[11\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[11\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[12\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[12\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[13\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[13\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[14\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[14\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[15\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[15\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[16\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[16\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[17\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[17\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[18\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[18\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[19\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[19\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[20\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[20\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[21\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[21\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[22\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[22\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[23\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[23\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[24\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[24\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[25\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[25\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[26\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[26\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[27\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[27\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[28\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[28\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[29\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[29\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[30\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[30\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[31\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[31\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendMUX armreduced:arm_cpu\|ExtendMUX:_ExtendMUX " "Info: Elaborating entity \"ExtendMUX\" for hierarchy \"armreduced:arm_cpu\|ExtendMUX:_ExtendMUX\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ExtendMUX" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ARMCPU.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ARMCPU.v(10): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile armreduced:arm_cpu\|RegisterFile:_RegisterFile " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_RegisterFile" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX_Register armreduced:arm_cpu\|IDEX_Register:comb_39 " "Info: Elaborating entity \"IDEX_Register\" for hierarchy \"armreduced:arm_cpu\|IDEX_Register:comb_39\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "comb_39" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX armreduced:arm_cpu\|ALU_MUX:_ALU_MUX " "Info: Elaborating entity \"ALU_MUX\" for hierarchy \"armreduced:arm_cpu\|ALU_MUX:_ALU_MUX\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ALU_MUX" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32bit armreduced:arm_cpu\|ALU32bit:_ALU32bit " "Info: Elaborating entity \"ALU32bit\" for hierarchy \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ALU32bit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(11) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(11): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult alu.v(11) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUFlags alu.v(11) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"ALUFlags\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFlags\[3\] alu.v(7) " "Warning (10034): Output port \"ALUFlags\[3\]\" at alu.v(7) has no driver" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFlags\[1..0\] alu.v(7) " "Warning (10034): Output port \"ALUFlags\[1..0\]\" at alu.v(7) has no driver" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFlags\[2\] alu.v(11) " "Info (10041): Inferred latch for \"ALUFlags\[2\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[0\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[1\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[2\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[3\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[4\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[5\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[6\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[7\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[8\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[9\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[10\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[11\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[12\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[13\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[14\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[15\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[16\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[17\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[18\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[19\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[20\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[21\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[22\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[23\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[24\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[25\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[26\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[27\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[28\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[29\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[30\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[31\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cond_Unit armreduced:arm_cpu\|Cond_Unit:_Cond_Unit " "Info: Elaborating entity \"Cond_Unit\" for hierarchy \"armreduced:arm_cpu\|Cond_Unit:_Cond_Unit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Cond_Unit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_Register armreduced:arm_cpu\|EXMEM_Register:comb_40 " "Info: Elaborating entity \"EXMEM_Register\" for hierarchy \"armreduced:arm_cpu\|EXMEM_Register:comb_40\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "comb_40" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM armreduced:arm_cpu\|MEM:_MEM " "Info: Elaborating entity \"MEM\" for hierarchy \"armreduced:arm_cpu\|MEM:_MEM\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_MEM" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_Register armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register " "Info: Elaborating entity \"MEMWB_Register\" for hierarchy \"armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_MEMWB_Register" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack armreduced:arm_cpu\|WriteBack:_WriteBack " "Info: Elaborating entity \"WriteBack\" for hierarchy \"armreduced:arm_cpu\|WriteBack:_WriteBack\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_WriteBack" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/ARM_System.v" "Inst_Data_Mem" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9b2 " "Info: Found entity 1: altsyncram_i9b2" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9b2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated " "Info: Elaborating entity \"altsyncram_i9b2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/ARM_System.v" "Decoder" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/ARM_System.v" "Timer" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/ARM_System.v" "UART" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/ARM_System.v" "uGPIO" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|RegSrc\[0\] armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Info: Duplicate LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|RegSrc\[0\]\" merged with LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|MemtoReg armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Info: Duplicate LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|MemtoReg\" merged with LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 5 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 112 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 114 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 110 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 109 " "Info: 109 registers lost all their fanouts during netlist optimizations. The first 109 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[3\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[2\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[1\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[0\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg " "Info: Generated suppressed messages file C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3525 " "Info: Implemented 3525 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3384 " "Info: Implemented 3384 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:21:14 2020 " "Info: Processing ended: Sat Dec 05 15:21:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:21:15 2020 " "Info: Processing started: Sat Dec 05 15:21:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARM_System EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ARM_System\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 1 90 25000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (25000 ps) for ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 6388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 6389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 6390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3) " "Info: Automatically promoted node ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 1671 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0  " "Info: Automatically promoted node armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|ALU32bit:_ALU32bit|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 2870 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE  " "Info: Automatically promoted node armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|IDEX_Register:comb_39|StoreE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 819 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0  " "Info: Automatically promoted node armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/" 0 { } { { 0 { 0 ""} 0 3247 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.553 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 1 MEM M4K_X26_Y18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[2\] 2 MEM M4K_X26_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.438 ns) 4.559 ns read_data\[2\]~21 3 COMB LAB_X37_Y18 1 " "Info: 3: + IC(1.130 ns) + CELL(0.438 ns) = 4.559 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'read_data\[2\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] read_data[2]~21 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 5.315 ns read_data\[2\]~22 4 COMB LAB_X36_Y18 1 " "Info: 4: + IC(0.606 ns) + CELL(0.150 ns) = 5.315 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'read_data\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { read_data[2]~21 read_data[2]~22 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 5.880 ns read_data\[2\]~23 5 COMB LAB_X36_Y18 1 " "Info: 5: + IC(0.127 ns) + CELL(0.438 ns) = 5.880 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'read_data\[2\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { read_data[2]~22 read_data[2]~23 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.150 ns) 6.904 ns read_data\[2\] 6 COMB LAB_X38_Y18 2 " "Info: 6: + IC(0.874 ns) + CELL(0.150 ns) = 6.904 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'read_data\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { read_data[2]~23 read_data[2] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.469 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~10 7 COMB LAB_X38_Y18 1 " "Info: 7: + IC(0.145 ns) + CELL(0.420 ns) = 7.469 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { read_data[2] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.553 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\] 8 REG LAB_X38_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.553 ns; Loc. = LAB_X38_Y18; Fanout = 2; REG Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.671 ns ( 61.84 % ) " "Info: Total cell delay = 4.671 ns ( 61.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 38.16 % ) " "Info: Total interconnect delay = 2.882 ns ( 38.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.553 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] read_data[2]~21 read_data[2]~22 read_data[2]~23 read_data[2] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 31% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "84 " "Warning: Found 84 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:21:36 2020 " "Info: Processing ended: Sat Dec 05 15:21:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:21:38 2020 " "Info: Processing started: Sat Dec 05 15:21:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:21:41 2020 " "Info: Processing ended: Sat Dec 05 15:21:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:21:42 2020 " "Info: Processing started: Sat Dec 05 15:21:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[0\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[0\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 114 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 110 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[1\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[1\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[2\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[2\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[20\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[20\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[21\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[21\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[26\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[26\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[27\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[27\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[3\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[3\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[12\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[12\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[13\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[13\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[14\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[14\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[15\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[15\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[28\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[28\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[29\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[29\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[30\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[30\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[31\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[31\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[16\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[16\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[17\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[17\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[18\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[18\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[19\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[19\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[4\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[4\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[10\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[10\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[11\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[11\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[6\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[6\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[7\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[7\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[24\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[24\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[25\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[25\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[22\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[22\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[23\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[23\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[5\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[5\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[8\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[8\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[9\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[9\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2 20.488 ns " "Info: Slack time is 20.488 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\]\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.742 ns + Largest register memory " "Info: + Largest register to memory requirement is 24.742 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.616 ns " "Info: + Latch edge is 97.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.616 ns " "Info: - Launch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns + Largest " "Info: + Largest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.656 ns + Shortest memory " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination memory is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.661 ns) 2.656 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2 3 MEM M4K_X52_Y26 2 " "Info: 3: + IC(0.920 ns) + CELL(0.661 ns) = 2.656 ns; Loc. = M4K_X52_Y26; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 604 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.89 % ) " "Info: Total cell delay = 0.661 ns ( 24.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 75.11 % ) " "Info: Total interconnect delay = 1.995 ns ( 75.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.629 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\] 3 REG LCFF_X27_Y24_N21 19 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X27_Y24_N21; Fanout = 19; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.43 % ) " "Info: Total cell delay = 0.537 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 79.57 % ) " "Info: Total interconnect delay = 2.092 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 604 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.254 ns - Longest register memory " "Info: - Longest register to memory delay is 4.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\] 1 REG LCFF_X27_Y24_N21 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y24_N21; Fanout = 19; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.142 ns) 4.254 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2 2 MEM M4K_X52_Y26 2 " "Info: 2: + IC(4.112 ns) + CELL(0.142 ns) = 4.254 ns; Loc. = M4K_X52_Y26; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a16~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 604 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 3.34 % ) " "Info: Total cell delay = 0.142 ns ( 3.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 96.66 % ) " "Info: Total interconnect delay = 4.112 ns ( 96.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.254 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 4.112ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} } { 0.000ns 1.075ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.254 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.254 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[4] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_address_reg2 {} } { 0.000ns 4.112ns } { 0.000ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 register armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\] 17.177 ns " "Info: Slack time is 17.177 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10\" and destination register \"armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.725 ns + Largest memory register " "Info: + Largest memory to register requirement is 24.725 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.616 ns " "Info: - Launch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.102 ns + Largest " "Info: + Largest clock skew is -0.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.627 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.627 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\] 3 REG LCFF_X38_Y18_N23 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X38_Y18_N23; Fanout = 2; REG Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.44 % ) " "Info: Total cell delay = 0.537 ns ( 20.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.090 ns ( 79.56 % ) " "Info: Total interconnect delay = 2.090 ns ( 79.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.729 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.689 ns) 2.729 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 3 MEM M4K_X26_Y18 2 " "Info: 3: + IC(0.965 ns) + CELL(0.689 ns) = 2.729 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.654 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.25 % ) " "Info: Total cell delay = 0.689 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.040 ns ( 74.75 % ) " "Info: Total interconnect delay = 2.040 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.548 ns - Longest memory register " "Info: - Longest memory to register delay is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10 1 MEM M4K_X26_Y18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a2~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[2\] 2 MEM M4K_X26_Y18 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y18; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.150 ns) 4.480 ns read_data\[2\]~21 3 COMB LCCOMB_X37_Y18_N2 1 " "Info: 3: + IC(1.339 ns) + CELL(0.150 ns) = 4.480 ns; Loc. = LCCOMB_X37_Y18_N2; Fanout = 1; COMB Node = 'read_data\[2\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] read_data[2]~21 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.438 ns) 5.378 ns read_data\[2\]~22 4 COMB LCCOMB_X36_Y18_N20 1 " "Info: 4: + IC(0.460 ns) + CELL(0.438 ns) = 5.378 ns; Loc. = LCCOMB_X36_Y18_N20; Fanout = 1; COMB Node = 'read_data\[2\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { read_data[2]~21 read_data[2]~22 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 6.080 ns read_data\[2\]~23 5 COMB LCCOMB_X36_Y18_N30 1 " "Info: 5: + IC(0.264 ns) + CELL(0.438 ns) = 6.080 ns; Loc. = LCCOMB_X36_Y18_N30; Fanout = 1; COMB Node = 'read_data\[2\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { read_data[2]~22 read_data[2]~23 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.275 ns) 7.057 ns read_data\[2\] 6 COMB LCCOMB_X38_Y18_N0 2 " "Info: 6: + IC(0.702 ns) + CELL(0.275 ns) = 7.057 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 2; COMB Node = 'read_data\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { read_data[2]~23 read_data[2] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.464 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~10 7 COMB LCCOMB_X38_Y18_N22 1 " "Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 7.464 ns; Loc. = LCCOMB_X38_Y18_N22; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { read_data[2] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.548 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\] 8 REG LCFF_X38_Y18_N23 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.548 ns; Loc. = LCFF_X38_Y18_N23; Fanout = 2; REG Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.526 ns ( 59.96 % ) " "Info: Total cell delay = 4.526 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.022 ns ( 40.04 % ) " "Info: Total interconnect delay = 3.022 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] read_data[2]~21 read_data[2]~22 read_data[2]~23 read_data[2] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] {} read_data[2]~21 {} read_data[2]~22 {} read_data[2]~23 {} read_data[2] {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 0.000ns 1.339ns 0.460ns 0.264ns 0.702ns 0.257ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.627 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 1.075ns 1.015ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} } { 0.000ns 1.075ns 0.965ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] read_data[2]~21 read_data[2]~22 read_data[2]~23 read_data[2] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[2] {} read_data[2]~21 {} read_data[2]~22 {} read_data[2]~23 {} read_data[2] {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~10 {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[2] {} } { 0.000ns 0.000ns 1.339ns 0.460ns 0.264ns 0.702ns 0.257ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.438ns 0.438ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register GPIO:uGPIO\|SW_StatusR\[5\] register GPIO:uGPIO\|SW_StatusR\[5\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"GPIO:uGPIO\|SW_StatusR\[5\]\" and destination register \"GPIO:uGPIO\|SW_StatusR\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|SW_StatusR\[5\] 1 REG LCFF_X37_Y17_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N27; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns GPIO:uGPIO\|SW_StatusR~6 2 COMB LCCOMB_X37_Y17_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 1; COMB Node = 'GPIO:uGPIO\|SW_StatusR~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X37_Y17_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y17_N27; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] {} GPIO:uGPIO|SW_StatusR~6 {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.616 ns " "Info: + Latch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.616 ns " "Info: - Launch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X37_Y17_N27 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X37_Y17_N27; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X37_Y17_N27 2 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X37_Y17_N27; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] {} GPIO:uGPIO|SW_StatusR~6 {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] register armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] -3.003 ns " "Info: Minimum slack time is -3.003 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]\" and destination register \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.755 ns + Shortest register register " "Info: + Shortest register to register delay is 0.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] 1 REG LCFF_X28_Y25_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 11; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.419 ns) 0.755 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] 2 REG LCCOMB_X28_Y25_N14 29 " "Info: 2: + IC(0.336 ns) + CELL(0.419 ns) = 0.755 ns; Loc. = LCCOMB_X28_Y25_N14; Fanout = 29; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.419 ns ( 55.50 % ) " "Info: Total cell delay = 0.419 ns ( 55.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 44.50 % ) " "Info: Total interconnect delay = 0.336 ns ( 44.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 0.336ns } { 0.000ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.758 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.758 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.616 ns " "Info: - Launch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.008 ns + Smallest " "Info: + Smallest clock skew is 4.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 6.631 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 6.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.787 ns) 2.874 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] 3 REG LCFF_X29_Y25_N13 10 " "Info: 3: + IC(1.012 ns) + CELL(0.787 ns) = 2.874 ns; Loc. = LCFF_X29_Y25_N13; Fanout = 10; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.438 ns) 3.889 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 4 COMB LCCOMB_X30_Y25_N8 1 " "Info: 4: + IC(0.577 ns) + CELL(0.438 ns) = 3.889 ns; Loc. = LCCOMB_X30_Y25_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.000 ns) 5.156 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0clkctrl 5 COMB CLKCTRL_G8 13 " "Info: 5: + IC(1.267 ns) + CELL(0.000 ns) = 5.156 ns; Loc. = CLKCTRL_G8; Fanout = 13; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 6.631 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] 6 REG LCCOMB_X28_Y25_N14 29 " "Info: 6: + IC(1.325 ns) + CELL(0.150 ns) = 6.631 ns; Loc. = LCCOMB_X28_Y25_N14; Fanout = 29; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 20.74 % ) " "Info: Total cell delay = 1.375 ns ( 20.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.256 ns ( 79.26 % ) " "Info: Total interconnect delay = 5.256 ns ( 79.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 1.075ns 1.012ns 0.577ns 1.267ns 1.325ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] 3 REG LCFF_X28_Y25_N19 11 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 11; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 1.075ns 1.012ns 0.577ns 1.267ns 1.325ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 1.075ns 1.012ns 0.577ns 1.267ns 1.325ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.755 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 0.336ns } { 0.000ns 0.419ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.631 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[0] {} } { 0.000ns 1.075ns 1.012ns 0.577ns 1.267ns 1.325ns } { 0.000ns 0.000ns 0.787ns 0.438ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[26] {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 290 " "Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 along 290 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] UART_RXD CLOCK_27 8.181 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.181 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.452 ns + Longest pin register " "Info: + Longest pin to register delay is 8.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.023 ns) + CELL(0.150 ns) 7.055 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0 2 COMB LCCOMB_X36_Y19_N22 1 " "Info: 2: + IC(6.023 ns) + CELL(0.150 ns) = 7.055 ns; Loc. = LCCOMB_X36_Y19_N22; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.173 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.149 ns) 7.445 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1 3 COMB LCCOMB_X36_Y19_N2 4 " "Info: 3: + IC(0.241 ns) + CELL(0.149 ns) = 7.445 ns; Loc. = LCCOMB_X36_Y19_N2; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.437 ns) 8.368 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~2 4 COMB LCCOMB_X35_Y19_N16 1 " "Info: 4: + IC(0.486 ns) + CELL(0.437 ns) = 8.368 ns; Loc. = LCCOMB_X35_Y19_N16; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.452 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] 5 REG LCFF_X35_Y19_N17 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.452 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 4; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 20.14 % ) " "Info: Total cell delay = 1.702 ns ( 20.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.750 ns ( 79.86 % ) " "Info: Total interconnect delay = 6.750 ns ( 79.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 0.000ns 6.023ns 0.241ns 0.486ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.149ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.619 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.619 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\] 3 REG LCFF_X35_Y19_N17 4 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X35_Y19_N17; Fanout = 4; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.452 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~2 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 0.000ns 6.023ns 0.241ns 0.486ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.149ns 0.437ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[3] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[0\] GPIO:uGPIO\|LEDG_R\[0\] 6.901 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[0\]\" through register \"GPIO:uGPIO\|LEDG_R\[0\]\" is 6.901 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.626 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.626 ns GPIO:uGPIO\|LEDG_R\[0\] 3 REG LCFF_X38_Y19_N17 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.626 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDG_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[0] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.45 % ) " "Info: Total cell delay = 0.537 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.089 ns ( 79.55 % ) " "Info: Total interconnect delay = 2.089 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDG_R[0] {} } { 0.000ns 1.075ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.409 ns + Longest register pin " "Info: + Longest register to pin delay is 6.409 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|LEDG_R\[0\] 1 REG LCFF_X38_Y19_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N17; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDG_R\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|LEDG_R[0] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.601 ns) + CELL(2.808 ns) 6.409 ns LEDG\[0\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(3.601 ns) + CELL(2.808 ns) = 6.409 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LEDG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { GPIO:uGPIO|LEDG_R[0] LEDG[0] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 43.81 % ) " "Info: Total cell delay = 2.808 ns ( 43.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.601 ns ( 56.19 % ) " "Info: Total interconnect delay = 3.601 ns ( 56.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { GPIO:uGPIO|LEDG_R[0] LEDG[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { GPIO:uGPIO|LEDG_R[0] {} LEDG[0] {} } { 0.000ns 3.601ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.626 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.626 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDG_R[0] {} } { 0.000ns 1.075ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { GPIO:uGPIO|LEDG_R[0] LEDG[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.409 ns" { GPIO:uGPIO|LEDG_R[0] {} LEDG[0] {} } { 0.000ns 3.601ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw1\|c_state.S10 SW\[1\] CLOCK_27 -1.798 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S10\" (data pin = \"SW\[1\]\", clock pin = \"CLOCK_27\") is -1.798 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.623 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns GPIO:uGPIO\|key_detect:sw1\|c_state.S10 3 REG LCFF_X50_Y19_N1 1 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X50_Y19_N1; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw1\|c_state.S10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw1|c_state.S10 {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 15 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 15; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.150 ns) 2.219 ns GPIO:uGPIO\|key_detect:sw1\|c_state~26 2 COMB LCCOMB_X50_Y19_N0 1 " "Info: 2: + IC(1.070 ns) + CELL(0.150 ns) = 2.219 ns; Loc. = LCCOMB_X50_Y19_N0; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw1\|c_state~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { SW[1] GPIO:uGPIO|key_detect:sw1|c_state~26 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.303 ns GPIO:uGPIO\|key_detect:sw1\|c_state.S10 3 REG LCFF_X50_Y19_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.303 ns; Loc. = LCFF_X50_Y19_N1; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw1\|c_state.S10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw1|c_state~26 GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 53.54 % ) " "Info: Total cell delay = 1.233 ns ( 53.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 46.46 % ) " "Info: Total interconnect delay = 1.070 ns ( 46.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { SW[1] GPIO:uGPIO|key_detect:sw1|c_state~26 GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.303 ns" { SW[1] {} SW[1]~combout {} GPIO:uGPIO|key_detect:sw1|c_state~26 {} GPIO:uGPIO|key_detect:sw1|c_state.S10 {} } { 0.000ns 0.000ns 1.070ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw1|c_state.S10 {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.303 ns" { SW[1] GPIO:uGPIO|key_detect:sw1|c_state~26 GPIO:uGPIO|key_detect:sw1|c_state.S10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.303 ns" { SW[1] {} SW[1]~combout {} GPIO:uGPIO|key_detect:sw1|c_state~26 {} GPIO:uGPIO|key_detect:sw1|c_state.S10 {} } { 0.000ns 0.000ns 1.070ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 84 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:21:45 2020 " "Info: Processing ended: Sat Dec 05 15:21:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Info: Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
