

================================================================
== Vitis HLS Report for 'conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Fri Mar  1 05:39:42 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  63.327 ns|  63.327 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |       17|       17|         4|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1422|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       15|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      586|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      586|     1559|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_5ns_21_1_1_U14  |mul_16s_5ns_21_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_5s_21_1_1_U12   |mul_16s_5s_21_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_6ns_21_1_1_U13  |mul_16s_6ns_21_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  15|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln384_fu_1863_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln391_fu_2242_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln813_125_fu_2838_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_126_fu_2844_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_127_fu_2850_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_128_fu_2224_p2          |         +|   0|  0|  16|          16|          12|
    |add_ln813_129_fu_2230_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_130_fu_2856_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_132_fu_2867_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_133_fu_2872_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_134_fu_2878_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_135_fu_2884_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_136_fu_2890_p2          |         +|   0|  0|  21|          14|          14|
    |add_ln813_137_fu_2900_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_139_fu_2912_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_140_fu_2918_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_141_fu_2924_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_142_fu_2236_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_143_fu_2929_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_145_fu_2940_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_146_fu_2946_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_147_fu_2951_p2          |         +|   0|  0|  16|          16|          16|
    |add_ln813_148_fu_2957_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln813_149_fu_2967_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln813_150_fu_2977_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln813_fu_2832_p2              |         +|   0|  0|  23|          16|          16|
    |i_iw_8_fu_1847_p2                 |         +|   0|  0|  12|           4|           1|
    |r_V_174_fu_2402_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_181_fu_2494_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_182_fu_2109_p2                |         +|   0|  0|  26|          19|          19|
    |r_V_185_fu_2577_p2                |         +|   0|  0|  28|          21|          21|
    |r_V_192_fu_2725_p2                |         +|   0|  0|  27|          20|          20|
    |res_out_V_2_fu_2934_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_3_fu_2983_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_4_fu_2906_p2            |         +|   0|  0|  16|          16|          16|
    |res_out_V_fu_2861_p2              |         +|   0|  0|  16|          16|          16|
    |r_V_169_fu_2324_p2                |         -|   0|  0|  27|          20|          20|
    |r_V_170_fu_2356_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_171_fu_1975_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_172_fu_2386_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_173_fu_2003_p2                |         -|   0|  0|  27|           1|          20|
    |r_V_175_fu_2425_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_177_fu_2063_p2                |         -|   0|  0|  27|          20|          20|
    |r_V_179_fu_2451_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_180_fu_2478_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_183_fu_2523_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_184_fu_2561_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_186_fu_2141_p2                |         -|   0|  0|  26|          19|          19|
    |r_V_187_fu_2603_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_188_fu_2169_p2                |         -|   0|  0|  25|           1|          18|
    |r_V_189_fu_2644_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_190_fu_2198_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_191_fu_2698_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_193_fu_2752_p2                |         -|   0|  0|  28|           1|          21|
    |r_V_194_fu_2803_p2                |         -|   0|  0|  28|          21|          21|
    |r_V_fu_2284_p2                    |         -|   0|  0|  28|           1|          21|
    |and_ln360_fu_1962_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_196                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_235                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_1841_p2              |      icmp|   0|  0|   9|           4|           2|
    |icmp_ln360_1_fu_1857_p2           |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln360_fu_1956_p2             |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln384_fu_1869_p2             |      icmp|   0|  0|  20|          32|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln391_fu_2248_p3           |    select|   0|  0|  32|           1|           3|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1422|         938|         980|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_153_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_149  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_iw_7                  |   9|          2|    4|          8|
    |i_iw_fu_132                              |   9|          2|    4|          8|
    |layer25_out_blk_n                        |   9|          2|    1|          2|
    |layer2_out_blk_n                         |   9|          2|    1|          2|
    |pX_3                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  90|         20|  109|        218|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_V_1_reg_3039                                                                  |  16|   0|   16|          0|
    |a_V_2_reg_3046                                                                  |  16|   0|   16|          0|
    |a_V_3_reg_3051                                                                  |  16|   0|   16|          0|
    |a_V_4_reg_3058                                                                  |  16|   0|   16|          0|
    |a_V_5_reg_3066                                                                  |  16|   0|   16|          0|
    |a_V_6_reg_3074                                                                  |  16|   0|   16|          0|
    |a_V_7_reg_3030                                                                  |  16|   0|   16|          0|
    |add_ln813_129_reg_3116                                                          |  16|   0|   16|          0|
    |add_ln813_142_reg_3121                                                          |  16|   0|   16|          0|
    |and_ln360_reg_3082                                                              |   1|   0|    1|          0|
    |and_ln360_reg_3082_pp0_iter2_reg                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                                       |   1|   0|    1|          0|
    |ap_done_reg                                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_149                                         |  32|   0|   32|          0|
    |i_iw_fu_132                                                                     |   4|   0|    4|          0|
    |icmp_ln21_reg_3017                                                              |   1|   0|    1|          0|
    |icmp_ln360_1_reg_3021                                                           |   1|   0|    1|          0|
    |icmp_ln384_reg_3026                                                             |   1|   0|    1|          0|
    |pX_3                                                                            |  32|   0|   32|          0|
    |res_out_V_2_reg_3148                                                            |  16|   0|   16|          0|
    |res_out_V_3_reg_3153                                                            |  16|   0|   16|          0|
    |res_out_V_4_reg_3143                                                            |  16|   0|   16|          0|
    |res_out_V_reg_3126                                                              |  16|   0|   16|          0|
    |sX_3                                                                            |  32|   0|   32|          0|
    |start_once_reg                                                                  |   1|   0|    1|          0|
    |trunc_ln818_109_reg_3086                                                        |  16|   0|   16|          0|
    |trunc_ln818_111_reg_3091                                                        |  16|   0|   16|          0|
    |trunc_ln818_115_reg_3096                                                        |  14|   0|   14|          0|
    |trunc_ln818_119_reg_3101                                                        |  14|   0|   14|          0|
    |trunc_ln818_121_reg_3106                                                        |  13|   0|   13|          0|
    |trunc_ln818_126_reg_3111                                                        |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data    |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5  |  16|   0|   16|          0|
    |void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6  |  16|   0|   16|          0|
    |icmp_ln21_reg_3017                                                              |  64|  32|    1|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 586|  32|  523|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>|  return value|
|layer25_out_dout            |   in|   16|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_num_data_valid  |   in|    5|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_fifo_cap        |   in|    5|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_empty_n         |   in|    1|     ap_fifo|                                                             layer25_out|       pointer|
|layer25_out_read            |  out|    1|     ap_fifo|                                                             layer25_out|       pointer|
|layer2_out_din              |  out|  256|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|    4|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|    4|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n           |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_iw = alloca i32 1"   --->   Operation 7 'alloca' 'i_iw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer2_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer25_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln21 = store i4 0, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 10 'store' 'store_ln21' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 11 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_iw_7 = load i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 12 'load' 'i_iw_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i_iw_7, i4 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 13 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%i_iw_8 = add i4 %i_iw_7, i4 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 15 'add' 'i_iw_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.split, void %if.end" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 16 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_3_load = load i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 17 'load' 'pX_3_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln360_1 = icmp_sgt  i32 %pX_3_load, i32 6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 18 'icmp' 'icmp_ln360_1' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln384 = add i32 %pX_3_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 19 'add' 'add_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln384 = icmp_eq  i32 %add_ln384, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 20 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %icmp_ln384, void %if.else.i, void %if.then12.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 21 'br' 'br_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln389 = store i32 %add_ln384, i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:389]   --->   Operation 22 'store' 'store_ln389' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln386 = store i32 0, i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:386]   --->   Operation 23 'store' 'store_ln386' <Predicate = (!icmp_ln21 & icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln388 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:388]   --->   Operation 24 'br' 'br_ln388' <Predicate = (!icmp_ln21 & icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln21 = store i4 %i_iw_8, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 25 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%a_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer25_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:23]   --->   Operation 26 'read' 'a_V_7' <Predicate = (!icmp_ln21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 15> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_V_1 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 27 'load' 'a_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a_V_2 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 28 'load' 'a_V_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_2, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 29 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_3 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 30 'load' 'a_V_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_3, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 31 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_4 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 32 'load' 'a_V_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_4, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 33 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_V_5 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 34 'load' 'a_V_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_5, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 35 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_6 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 36 'load' 'a_V_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_6, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 37 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln181 = store i16 %a_V_7, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 38 'store' 'store_ln181' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sX_3_load = load i32 %sX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 39 'load' 'sX_3_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln360 = icmp_eq  i32 %sX_3_load, i32 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 40 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %icmp_ln360_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 41 'and' 'and_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %and_ln360, void %if.end.i, void %xcl_inline.for.body.i.0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 42 'br' 'br_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_1, i5 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1273_65' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.81ns)   --->   "%r_V_171 = sub i21 0, i21 %shl_ln1273_65"   --->   Operation 44 'sub' 'r_V_171' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_171, i32 5, i32 20"   --->   Operation 45 'partselect' 'trunc_ln818_104' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_1, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln1273_67' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i19 %shl_ln1273_67"   --->   Operation 47 'sext' 'sext_ln1273_6' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%r_V_173 = sub i20 0, i20 %sext_ln1273_6"   --->   Operation 48 'sub' 'r_V_173' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_173, i32 5, i32 19"   --->   Operation 49 'partselect' 'trunc_ln818_106' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i15 %trunc_ln818_106"   --->   Operation 50 'sext' 'sext_ln818_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %a_V_2"   --->   Operation 51 'sext' 'sext_ln1273_7' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.94ns)   --->   "%r_V_176 = mul i21 %sext_ln1273_7, i21 11"   --->   Operation 52 'mul' 'r_V_176' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_176, i32 5, i32 20"   --->   Operation 53 'partselect' 'trunc_ln818_109' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_2, i3 0"   --->   Operation 54 'bitconcatenate' 'shl_ln1273_69' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i19 %shl_ln1273_69"   --->   Operation 55 'sext' 'sext_ln1273_8' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_2, i1 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_70' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i17 %shl_ln1273_70"   --->   Operation 57 'sext' 'sext_ln1273_9' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%r_V_177 = sub i20 %sext_ln1273_9, i20 %sext_ln1273_8"   --->   Operation 58 'sub' 'r_V_177' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_177, i32 5, i32 19"   --->   Operation 59 'partselect' 'trunc_ln818_110' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i15 %trunc_ln818_110"   --->   Operation 60 'sext' 'sext_ln818_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.94ns)   --->   "%r_V_178 = mul i21 %sext_ln1273_7, i21 2097139"   --->   Operation 61 'mul' 'r_V_178' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_178, i32 5, i32 20"   --->   Operation 62 'partselect' 'trunc_ln818_111' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %a_V_3"   --->   Operation 63 'sext' 'sext_ln1273_10' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_3, i2 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1273_73' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i18 %shl_ln1273_73"   --->   Operation 65 'sext' 'sext_ln1273_13' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%r_V_182 = add i19 %sext_ln1273_13, i19 %sext_ln1273_10"   --->   Operation 66 'add' 'r_V_182' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_182, i32 5, i32 18"   --->   Operation 67 'partselect' 'trunc_ln818_115' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %a_V_4"   --->   Operation 68 'sext' 'sext_ln1273_14' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_4, i2 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_77' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i18 %shl_ln1273_77"   --->   Operation 70 'sext' 'sext_ln1273_18' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.79ns)   --->   "%r_V_186 = sub i19 %sext_ln1273_18, i19 %sext_ln1273_14"   --->   Operation 71 'sub' 'r_V_186' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_186, i32 5, i32 18"   --->   Operation 72 'partselect' 'trunc_ln818_119' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_5, i1 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_79' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i17 %shl_ln1273_79"   --->   Operation 74 'sext' 'sext_ln1273_19' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%r_V_188 = sub i18 0, i18 %sext_ln1273_19"   --->   Operation 75 'sub' 'r_V_188' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_188, i32 5, i32 17"   --->   Operation 76 'partselect' 'trunc_ln818_121' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_6"   --->   Operation 77 'sext' 'sext_ln1270' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_6, i5 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_82' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.81ns)   --->   "%r_V_190 = sub i21 0, i21 %shl_ln1273_82"   --->   Operation 79 'sub' 'r_V_190' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_190, i32 5, i32 20"   --->   Operation 80 'partselect' 'trunc_ln818_124' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 19"   --->   Operation 81 'mul' 'mul_ln1270' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 82 'partselect' 'trunc_ln818_126' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_128 = add i16 %trunc_ln818_124, i16 64512"   --->   Operation 83 'add' 'add_ln813_128' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_129 = add i16 %add_ln813_128, i16 %trunc_ln818_104"   --->   Operation 84 'add' 'add_ln813_129' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln813_142 = add i16 %sext_ln818_1, i16 %sext_ln818_2"   --->   Operation 85 'add' 'add_ln813_142' <Predicate = (and_ln360)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln391 = add i32 %sX_3_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 86 'add' 'add_ln391' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.22ns)   --->   "%select_ln391 = select i1 %icmp_ln360, i32 7, i32 %add_ln391" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 87 'select' 'select_ln391' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.38>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln391, void %if.else.i, i32 0, void %if.then12.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 89 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln387 = store i32 %storemerge, i32 %sX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:387]   --->   Operation 90 'store' 'store_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 91 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:22]   --->   Operation 92 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 93 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 94 'load' 'a_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_1, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 95 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 96 'sext' 'sext_ln1273' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0"   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.81ns)   --->   "%r_V = sub i21 0, i21 %shl_ln"   --->   Operation 98 'sub' 'r_V' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20"   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1273_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i19 %shl_ln1273_s"   --->   Operation 101 'sext' 'sext_ln1273_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 102 'bitconcatenate' 'shl_ln1273_63' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i17 %shl_ln1273_63"   --->   Operation 103 'sext' 'sext_ln1273_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.80ns)   --->   "%r_V_169 = sub i20 %sext_ln1273_1, i20 %sext_ln1273_2"   --->   Operation 104 'sub' 'r_V_169' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_169, i32 5, i32 19"   --->   Operation 105 'partselect' 'trunc_ln818_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %trunc_ln818_s"   --->   Operation 106 'sext' 'sext_ln818' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1273_64' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i20 %shl_ln1273_64"   --->   Operation 108 'sext' 'sext_ln1273_3' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.80ns)   --->   "%r_V_170 = sub i21 %sext_ln1273, i21 %sext_ln1273_3"   --->   Operation 109 'sub' 'r_V_170' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_170, i32 5, i32 20"   --->   Operation 110 'partselect' 'trunc_ln818_103' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i16 %a_V_1"   --->   Operation 111 'sext' 'sext_ln1273_4' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_1, i4 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1273_66' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i20 %shl_ln1273_66"   --->   Operation 113 'sext' 'sext_ln1273_5' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.80ns)   --->   "%r_V_172 = sub i21 %sext_ln1273_5, i21 %sext_ln1273_4"   --->   Operation 114 'sub' 'r_V_172' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_172, i32 5, i32 20"   --->   Operation 115 'partselect' 'trunc_ln818_105' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.80ns)   --->   "%r_V_174 = add i21 %sext_ln1273_5, i21 %sext_ln1273_4"   --->   Operation 116 'add' 'r_V_174' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_174, i32 5, i32 20"   --->   Operation 117 'partselect' 'trunc_ln818_107' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_2, i5 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1273_68' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.81ns)   --->   "%r_V_175 = sub i21 0, i21 %shl_ln1273_68"   --->   Operation 119 'sub' 'r_V_175' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_175, i32 5, i32 20"   --->   Operation 120 'partselect' 'trunc_ln818_108' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %a_V_3"   --->   Operation 121 'sext' 'sext_ln1273_11' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_3, i5 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1273_71' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.81ns)   --->   "%r_V_179 = sub i21 0, i21 %shl_ln1273_71"   --->   Operation 123 'sub' 'r_V_179' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_179, i32 5, i32 20"   --->   Operation 124 'partselect' 'trunc_ln818_112' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_3, i4 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1273_72' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i20 %shl_ln1273_72"   --->   Operation 126 'sext' 'sext_ln1273_12' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.80ns)   --->   "%r_V_180 = sub i21 %sext_ln1273_11, i21 %sext_ln1273_12"   --->   Operation 127 'sub' 'r_V_180' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_180, i32 5, i32 20"   --->   Operation 128 'partselect' 'trunc_ln818_113' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.80ns)   --->   "%r_V_181 = add i21 %sext_ln1273_12, i21 %sext_ln1273_11"   --->   Operation 129 'add' 'r_V_181' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_181, i32 5, i32 20"   --->   Operation 130 'partselect' 'trunc_ln818_114' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i14 %trunc_ln818_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 131 'sext' 'sext_ln70' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i16 %a_V_4"   --->   Operation 132 'sext' 'sext_ln1273_15' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_4, i5 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1273_74' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.81ns)   --->   "%r_V_183 = sub i21 0, i21 %shl_ln1273_74"   --->   Operation 134 'sub' 'r_V_183' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_183, i32 5, i32 20"   --->   Operation 135 'partselect' 'trunc_ln818_116' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_4, i4 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1273_75' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i20 %shl_ln1273_75"   --->   Operation 137 'sext' 'sext_ln1273_16' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_4, i1 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1273_76' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i17 %shl_ln1273_76"   --->   Operation 139 'sext' 'sext_ln1273_17' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.80ns)   --->   "%r_V_184 = sub i21 %sext_ln1273_16, i21 %sext_ln1273_17"   --->   Operation 140 'sub' 'r_V_184' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_184, i32 5, i32 20"   --->   Operation 141 'partselect' 'trunc_ln818_117' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.80ns)   --->   "%r_V_185 = add i21 %sext_ln1273_16, i21 %sext_ln1273_15"   --->   Operation 142 'add' 'r_V_185' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_185, i32 5, i32 20"   --->   Operation 143 'partselect' 'trunc_ln818_118' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i14 %trunc_ln818_119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 144 'sext' 'sext_ln70_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_5, i5 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1273_78' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.81ns)   --->   "%r_V_187 = sub i21 0, i21 %shl_ln1273_78"   --->   Operation 146 'sub' 'r_V_187' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_187, i32 5, i32 20"   --->   Operation 147 'partselect' 'trunc_ln818_120' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i13 %trunc_ln818_121"   --->   Operation 148 'sext' 'sext_ln1273_20' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_5, i4 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_80' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i20 %shl_ln1273_80"   --->   Operation 150 'sext' 'sext_ln1273_21' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_5, i2 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1273_81' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %shl_ln1273_81"   --->   Operation 152 'sext' 'sext_ln1273_22' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.80ns)   --->   "%r_V_189 = sub i21 %sext_ln1273_21, i21 %sext_ln1273_22"   --->   Operation 153 'sub' 'r_V_189' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_189, i32 5, i32 20"   --->   Operation 154 'partselect' 'trunc_ln818_122' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_5, i32 3, i32 15"   --->   Operation 155 'partselect' 'trunc_ln818_123' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i13 %trunc_ln818_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 156 'sext' 'sext_ln70_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i16 %a_V_6"   --->   Operation 157 'sext' 'sext_ln1273_23' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_6, i4 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1273_83' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i20 %shl_ln1273_83"   --->   Operation 159 'sext' 'sext_ln1273_24' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_6, i1 0"   --->   Operation 160 'bitconcatenate' 'shl_ln1273_84' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i17 %shl_ln1273_84"   --->   Operation 161 'sext' 'sext_ln1273_25' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.80ns)   --->   "%r_V_191 = sub i21 %sext_ln1273_24, i21 %sext_ln1273_25"   --->   Operation 162 'sub' 'r_V_191' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_191, i32 5, i32 20"   --->   Operation 163 'partselect' 'trunc_ln818_125' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_6, i3 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1273_85' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i19 %shl_ln1273_85"   --->   Operation 165 'sext' 'sext_ln1273_26' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.80ns)   --->   "%r_V_192 = add i20 %sext_ln1273_26, i20 %sext_ln1273_23"   --->   Operation 166 'add' 'r_V_192' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_192, i32 5, i32 19"   --->   Operation 167 'partselect' 'trunc_ln818_127' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i15 %trunc_ln818_127"   --->   Operation 168 'sext' 'sext_ln818_3' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_7, i5 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1273_86' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.81ns)   --->   "%r_V_193 = sub i21 0, i21 %shl_ln1273_86"   --->   Operation 170 'sub' 'r_V_193' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_193, i32 5, i32 20"   --->   Operation 171 'partselect' 'trunc_ln818_128' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_7, i32 3, i32 15"   --->   Operation 172 'partselect' 'trunc_ln818_129' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i13 %trunc_ln818_129"   --->   Operation 173 'sext' 'sext_ln1273_27' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_7, i4 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_87' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i20 %shl_ln1273_87"   --->   Operation 175 'sext' 'sext_ln1273_28' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_7, i1 0"   --->   Operation 176 'bitconcatenate' 'shl_ln1273_88' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i17 %shl_ln1273_88"   --->   Operation 177 'sext' 'sext_ln1273_29' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.80ns)   --->   "%r_V_194 = sub i21 %sext_ln1273_28, i21 %sext_ln1273_29"   --->   Operation 178 'sub' 'r_V_194' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_194, i32 5, i32 20"   --->   Operation 179 'partselect' 'trunc_ln818_130' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_7, i32 2, i32 15"   --->   Operation 180 'partselect' 'trunc_ln818_131' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i14 %trunc_ln818_131"   --->   Operation 181 'sext' 'sext_ln813' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln813 = add i16 %trunc_ln818_120, i16 %trunc_ln818_116"   --->   Operation 182 'add' 'add_ln813' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.78ns)   --->   "%add_ln813_125 = add i16 %trunc_ln818_112, i16 %trunc_ln"   --->   Operation 183 'add' 'add_ln813_125' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_126 = add i16 %add_ln813_125, i16 %add_ln813"   --->   Operation 184 'add' 'add_ln813_126' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_127 = add i16 %trunc_ln818_128, i16 %trunc_ln818_108"   --->   Operation 185 'add' 'add_ln813_127' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_130 = add i16 %add_ln813_129, i16 %add_ln813_127"   --->   Operation 186 'add' 'add_ln813_130' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V = add i16 %add_ln813_130, i16 %add_ln813_126"   --->   Operation 187 'add' 'res_out_V' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln813_132 = add i16 %trunc_ln818_105, i16 %trunc_ln818_109"   --->   Operation 188 'add' 'add_ln813_132' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln813_133 = add i16 %trunc_ln818_113, i16 %trunc_ln818_117"   --->   Operation 189 'add' 'add_ln813_133' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_134 = add i16 %add_ln813_133, i16 %add_ln813_132"   --->   Operation 190 'add' 'add_ln813_134' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_135 = add i16 %trunc_ln818_125, i16 %sext_ln818"   --->   Operation 191 'add' 'add_ln813_135' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.75ns)   --->   "%add_ln813_136 = add i14 %sext_ln1273_27, i14 %sext_ln1273_20"   --->   Operation 192 'add' 'add_ln813_136' <Predicate = (and_ln360)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i14 %add_ln813_136"   --->   Operation 193 'sext' 'sext_ln813_34' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_137 = add i16 %sext_ln813_34, i16 %add_ln813_135"   --->   Operation 194 'add' 'add_ln813_137' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_4 = add i16 %add_ln813_137, i16 %add_ln813_134"   --->   Operation 195 'add' 'res_out_V_4' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [1/1] (0.78ns)   --->   "%add_ln813_139 = add i16 %trunc_ln818_118, i16 %trunc_ln818_122"   --->   Operation 196 'add' 'add_ln813_139' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_140 = add i16 %add_ln813_139, i16 %trunc_ln818_114"   --->   Operation 197 'add' 'add_ln813_140' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_141 = add i16 %trunc_ln818_126, i16 %trunc_ln818_130"   --->   Operation 198 'add' 'add_ln813_141' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_143 = add i16 %add_ln813_142, i16 %add_ln813_141"   --->   Operation 199 'add' 'add_ln813_143' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_2 = add i16 %add_ln813_143, i16 %add_ln813_140"   --->   Operation 200 'add' 'res_out_V_2' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln813_145 = add i16 %trunc_ln818_103, i16 %trunc_ln818_107"   --->   Operation 201 'add' 'add_ln813_145' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln813_146 = add i16 %trunc_ln818_111, i16 %sext_ln818_3"   --->   Operation 202 'add' 'add_ln813_146' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_147 = add i16 %add_ln813_146, i16 %add_ln813_145"   --->   Operation 203 'add' 'add_ln813_147' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln813_148 = add i15 %sext_ln813, i15 %sext_ln70"   --->   Operation 204 'add' 'add_ln813_148' <Predicate = (and_ln360)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i15 %add_ln813_148"   --->   Operation 205 'sext' 'sext_ln813_35' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln813_149 = add i15 %sext_ln70_1, i15 %sext_ln70_2"   --->   Operation 206 'add' 'add_ln813_149' <Predicate = (and_ln360)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i15 %add_ln813_149"   --->   Operation 207 'sext' 'sext_ln813_36' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.77ns)   --->   "%add_ln813_150 = add i16 %sext_ln813_36, i16 %sext_ln813_35"   --->   Operation 208 'add' 'add_ln813_150' <Predicate = (and_ln360)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_3 = add i16 %add_ln813_150, i16 %add_ln813_147"   --->   Operation 209 'add' 'res_out_V_3' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:31]   --->   Operation 216 'ret' 'ret_ln31' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 210 'specregionbegin' 'rbegin' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 127, void @empty_15, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 211 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln380_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_V_3, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V_2, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V_4, i16 %res_out_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380]   --->   Operation 212 'bitconcatenate' 'or_ln380_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.06ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer2_out, i256 %or_ln380_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380]   --->   Operation 213 'write' 'write_ln380' <Predicate = (and_ln360)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:381]   --->   Operation 214 'specregionend' 'rend' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln381 = br void %if.end.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:381]   --->   Operation 215 'br' 'br_ln381' <Predicate = (and_ln360)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer25_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_iw                   (alloca           ) [ 01000]
specinterface_ln0      (specinterface    ) [ 00000]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln21             (store            ) [ 00000]
br_ln21                (br               ) [ 00000]
i_iw_7                 (load             ) [ 00000]
icmp_ln21              (icmp             ) [ 01111]
empty                  (speclooptripcount) [ 00000]
i_iw_8                 (add              ) [ 00000]
br_ln21                (br               ) [ 00000]
pX_3_load              (load             ) [ 00000]
icmp_ln360_1           (icmp             ) [ 01100]
add_ln384              (add              ) [ 00000]
icmp_ln384             (icmp             ) [ 01111]
br_ln384               (br               ) [ 00000]
store_ln389            (store            ) [ 00000]
store_ln386            (store            ) [ 00000]
br_ln388               (br               ) [ 01100]
store_ln21             (store            ) [ 00000]
a_V_7                  (read             ) [ 01010]
a_V_1                  (load             ) [ 01010]
a_V_2                  (load             ) [ 01010]
store_ln172            (store            ) [ 00000]
a_V_3                  (load             ) [ 01010]
store_ln172            (store            ) [ 00000]
a_V_4                  (load             ) [ 01010]
store_ln172            (store            ) [ 00000]
a_V_5                  (load             ) [ 01010]
store_ln172            (store            ) [ 00000]
a_V_6                  (load             ) [ 01010]
store_ln172            (store            ) [ 00000]
store_ln181            (store            ) [ 00000]
sX_3_load              (load             ) [ 00000]
icmp_ln360             (icmp             ) [ 00000]
and_ln360              (and              ) [ 01111]
br_ln360               (br               ) [ 00000]
shl_ln1273_65          (bitconcatenate   ) [ 00000]
r_V_171                (sub              ) [ 00000]
trunc_ln818_104        (partselect       ) [ 00000]
shl_ln1273_67          (bitconcatenate   ) [ 00000]
sext_ln1273_6          (sext             ) [ 00000]
r_V_173                (sub              ) [ 00000]
trunc_ln818_106        (partselect       ) [ 00000]
sext_ln818_1           (sext             ) [ 00000]
sext_ln1273_7          (sext             ) [ 00000]
r_V_176                (mul              ) [ 00000]
trunc_ln818_109        (partselect       ) [ 01010]
shl_ln1273_69          (bitconcatenate   ) [ 00000]
sext_ln1273_8          (sext             ) [ 00000]
shl_ln1273_70          (bitconcatenate   ) [ 00000]
sext_ln1273_9          (sext             ) [ 00000]
r_V_177                (sub              ) [ 00000]
trunc_ln818_110        (partselect       ) [ 00000]
sext_ln818_2           (sext             ) [ 00000]
r_V_178                (mul              ) [ 00000]
trunc_ln818_111        (partselect       ) [ 01010]
sext_ln1273_10         (sext             ) [ 00000]
shl_ln1273_73          (bitconcatenate   ) [ 00000]
sext_ln1273_13         (sext             ) [ 00000]
r_V_182                (add              ) [ 00000]
trunc_ln818_115        (partselect       ) [ 01010]
sext_ln1273_14         (sext             ) [ 00000]
shl_ln1273_77          (bitconcatenate   ) [ 00000]
sext_ln1273_18         (sext             ) [ 00000]
r_V_186                (sub              ) [ 00000]
trunc_ln818_119        (partselect       ) [ 01010]
shl_ln1273_79          (bitconcatenate   ) [ 00000]
sext_ln1273_19         (sext             ) [ 00000]
r_V_188                (sub              ) [ 00000]
trunc_ln818_121        (partselect       ) [ 01010]
sext_ln1270            (sext             ) [ 00000]
shl_ln1273_82          (bitconcatenate   ) [ 00000]
r_V_190                (sub              ) [ 00000]
trunc_ln818_124        (partselect       ) [ 00000]
mul_ln1270             (mul              ) [ 00000]
trunc_ln818_126        (partselect       ) [ 01010]
add_ln813_128          (add              ) [ 00000]
add_ln813_129          (add              ) [ 01010]
add_ln813_142          (add              ) [ 01010]
add_ln391              (add              ) [ 00000]
select_ln391           (select           ) [ 00000]
br_ln0                 (br               ) [ 00000]
storemerge             (phi              ) [ 01100]
store_ln387            (store            ) [ 00000]
br_ln21                (br               ) [ 00000]
specpipeline_ln22      (specpipeline     ) [ 00000]
specloopname_ln21      (specloopname     ) [ 00000]
a_V                    (load             ) [ 00000]
store_ln172            (store            ) [ 00000]
sext_ln1273            (sext             ) [ 00000]
shl_ln                 (bitconcatenate   ) [ 00000]
r_V                    (sub              ) [ 00000]
trunc_ln               (partselect       ) [ 00000]
shl_ln1273_s           (bitconcatenate   ) [ 00000]
sext_ln1273_1          (sext             ) [ 00000]
shl_ln1273_63          (bitconcatenate   ) [ 00000]
sext_ln1273_2          (sext             ) [ 00000]
r_V_169                (sub              ) [ 00000]
trunc_ln818_s          (partselect       ) [ 00000]
sext_ln818             (sext             ) [ 00000]
shl_ln1273_64          (bitconcatenate   ) [ 00000]
sext_ln1273_3          (sext             ) [ 00000]
r_V_170                (sub              ) [ 00000]
trunc_ln818_103        (partselect       ) [ 00000]
sext_ln1273_4          (sext             ) [ 00000]
shl_ln1273_66          (bitconcatenate   ) [ 00000]
sext_ln1273_5          (sext             ) [ 00000]
r_V_172                (sub              ) [ 00000]
trunc_ln818_105        (partselect       ) [ 00000]
r_V_174                (add              ) [ 00000]
trunc_ln818_107        (partselect       ) [ 00000]
shl_ln1273_68          (bitconcatenate   ) [ 00000]
r_V_175                (sub              ) [ 00000]
trunc_ln818_108        (partselect       ) [ 00000]
sext_ln1273_11         (sext             ) [ 00000]
shl_ln1273_71          (bitconcatenate   ) [ 00000]
r_V_179                (sub              ) [ 00000]
trunc_ln818_112        (partselect       ) [ 00000]
shl_ln1273_72          (bitconcatenate   ) [ 00000]
sext_ln1273_12         (sext             ) [ 00000]
r_V_180                (sub              ) [ 00000]
trunc_ln818_113        (partselect       ) [ 00000]
r_V_181                (add              ) [ 00000]
trunc_ln818_114        (partselect       ) [ 00000]
sext_ln70              (sext             ) [ 00000]
sext_ln1273_15         (sext             ) [ 00000]
shl_ln1273_74          (bitconcatenate   ) [ 00000]
r_V_183                (sub              ) [ 00000]
trunc_ln818_116        (partselect       ) [ 00000]
shl_ln1273_75          (bitconcatenate   ) [ 00000]
sext_ln1273_16         (sext             ) [ 00000]
shl_ln1273_76          (bitconcatenate   ) [ 00000]
sext_ln1273_17         (sext             ) [ 00000]
r_V_184                (sub              ) [ 00000]
trunc_ln818_117        (partselect       ) [ 00000]
r_V_185                (add              ) [ 00000]
trunc_ln818_118        (partselect       ) [ 00000]
sext_ln70_1            (sext             ) [ 00000]
shl_ln1273_78          (bitconcatenate   ) [ 00000]
r_V_187                (sub              ) [ 00000]
trunc_ln818_120        (partselect       ) [ 00000]
sext_ln1273_20         (sext             ) [ 00000]
shl_ln1273_80          (bitconcatenate   ) [ 00000]
sext_ln1273_21         (sext             ) [ 00000]
shl_ln1273_81          (bitconcatenate   ) [ 00000]
sext_ln1273_22         (sext             ) [ 00000]
r_V_189                (sub              ) [ 00000]
trunc_ln818_122        (partselect       ) [ 00000]
trunc_ln818_123        (partselect       ) [ 00000]
sext_ln70_2            (sext             ) [ 00000]
sext_ln1273_23         (sext             ) [ 00000]
shl_ln1273_83          (bitconcatenate   ) [ 00000]
sext_ln1273_24         (sext             ) [ 00000]
shl_ln1273_84          (bitconcatenate   ) [ 00000]
sext_ln1273_25         (sext             ) [ 00000]
r_V_191                (sub              ) [ 00000]
trunc_ln818_125        (partselect       ) [ 00000]
shl_ln1273_85          (bitconcatenate   ) [ 00000]
sext_ln1273_26         (sext             ) [ 00000]
r_V_192                (add              ) [ 00000]
trunc_ln818_127        (partselect       ) [ 00000]
sext_ln818_3           (sext             ) [ 00000]
shl_ln1273_86          (bitconcatenate   ) [ 00000]
r_V_193                (sub              ) [ 00000]
trunc_ln818_128        (partselect       ) [ 00000]
trunc_ln818_129        (partselect       ) [ 00000]
sext_ln1273_27         (sext             ) [ 00000]
shl_ln1273_87          (bitconcatenate   ) [ 00000]
sext_ln1273_28         (sext             ) [ 00000]
shl_ln1273_88          (bitconcatenate   ) [ 00000]
sext_ln1273_29         (sext             ) [ 00000]
r_V_194                (sub              ) [ 00000]
trunc_ln818_130        (partselect       ) [ 00000]
trunc_ln818_131        (partselect       ) [ 00000]
sext_ln813             (sext             ) [ 00000]
add_ln813              (add              ) [ 00000]
add_ln813_125          (add              ) [ 00000]
add_ln813_126          (add              ) [ 00000]
add_ln813_127          (add              ) [ 00000]
add_ln813_130          (add              ) [ 00000]
res_out_V              (add              ) [ 01001]
add_ln813_132          (add              ) [ 00000]
add_ln813_133          (add              ) [ 00000]
add_ln813_134          (add              ) [ 00000]
add_ln813_135          (add              ) [ 00000]
add_ln813_136          (add              ) [ 00000]
sext_ln813_34          (sext             ) [ 00000]
add_ln813_137          (add              ) [ 00000]
res_out_V_4            (add              ) [ 01001]
add_ln813_139          (add              ) [ 00000]
add_ln813_140          (add              ) [ 00000]
add_ln813_141          (add              ) [ 00000]
add_ln813_143          (add              ) [ 00000]
res_out_V_2            (add              ) [ 01001]
add_ln813_145          (add              ) [ 00000]
add_ln813_146          (add              ) [ 00000]
add_ln813_147          (add              ) [ 00000]
add_ln813_148          (add              ) [ 00000]
sext_ln813_35          (sext             ) [ 00000]
add_ln813_149          (add              ) [ 00000]
sext_ln813_36          (sext             ) [ 00000]
add_ln813_150          (add              ) [ 00000]
res_out_V_3            (add              ) [ 01001]
rbegin                 (specregionbegin  ) [ 00000]
specresourcelimit_ln33 (specresourcelimit) [ 00000]
or_ln380_s             (bitconcatenate   ) [ 00000]
write_ln380            (write            ) [ 00000]
rend                   (specregionend    ) [ 00000]
br_ln381               (br               ) [ 00000]
ret_ln31               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer25_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer25_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sX_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pX_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="i_iw_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_iw/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="a_V_7_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_7/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln380_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="256" slack="0"/>
<pin id="145" dir="0" index="2" bw="256" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln380/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="storemerge_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="storemerge_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_V_178_fu_178">
<pin_list>
<pin id="1815" dir="0" index="0" bw="16" slack="0"/>
<pin id="1816" dir="0" index="1" bw="5" slack="0"/>
<pin id="1817" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_178/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="mul_ln1270_fu_242">
<pin_list>
<pin id="1819" dir="0" index="0" bw="16" slack="0"/>
<pin id="1820" dir="0" index="1" bw="6" slack="0"/>
<pin id="1821" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_V_176_fu_253">
<pin_list>
<pin id="1811" dir="0" index="0" bw="16" slack="0"/>
<pin id="1812" dir="0" index="1" bw="5" slack="0"/>
<pin id="1813" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_176/2 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="store_ln21_store_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="1" slack="0"/>
<pin id="1835" dir="0" index="1" bw="4" slack="0"/>
<pin id="1836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="i_iw_7_load_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="4" slack="0"/>
<pin id="1840" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_iw_7/1 "/>
</bind>
</comp>

<comp id="1841" class="1004" name="icmp_ln21_fu_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="4" slack="0"/>
<pin id="1843" dir="0" index="1" bw="4" slack="0"/>
<pin id="1844" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="i_iw_8_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="4" slack="0"/>
<pin id="1849" dir="0" index="1" bw="1" slack="0"/>
<pin id="1850" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_iw_8/1 "/>
</bind>
</comp>

<comp id="1853" class="1004" name="pX_3_load_load_fu_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="0"/>
<pin id="1855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/1 "/>
</bind>
</comp>

<comp id="1857" class="1004" name="icmp_ln360_1_fu_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="32" slack="0"/>
<pin id="1859" dir="0" index="1" bw="32" slack="0"/>
<pin id="1860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360_1/1 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="add_ln384_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="0"/>
<pin id="1865" dir="0" index="1" bw="1" slack="0"/>
<pin id="1866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln384/1 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="icmp_ln384_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="32" slack="0"/>
<pin id="1871" dir="0" index="1" bw="32" slack="0"/>
<pin id="1872" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln384/1 "/>
</bind>
</comp>

<comp id="1875" class="1004" name="store_ln389_store_fu_1875">
<pin_list>
<pin id="1876" dir="0" index="0" bw="32" slack="0"/>
<pin id="1877" dir="0" index="1" bw="32" slack="0"/>
<pin id="1878" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln389/1 "/>
</bind>
</comp>

<comp id="1881" class="1004" name="store_ln386_store_fu_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="0"/>
<pin id="1883" dir="0" index="1" bw="32" slack="0"/>
<pin id="1884" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/1 "/>
</bind>
</comp>

<comp id="1887" class="1004" name="store_ln21_store_fu_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="4" slack="0"/>
<pin id="1889" dir="0" index="1" bw="4" slack="0"/>
<pin id="1890" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="a_V_1_load_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="16" slack="0"/>
<pin id="1894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_1/2 "/>
</bind>
</comp>

<comp id="1896" class="1004" name="a_V_2_load_fu_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="16" slack="0"/>
<pin id="1898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_2/2 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="store_ln172_store_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="16" slack="0"/>
<pin id="1902" dir="0" index="1" bw="16" slack="0"/>
<pin id="1903" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="a_V_3_load_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="16" slack="0"/>
<pin id="1908" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_3/2 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="store_ln172_store_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="16" slack="0"/>
<pin id="1912" dir="0" index="1" bw="16" slack="0"/>
<pin id="1913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="a_V_4_load_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="16" slack="0"/>
<pin id="1918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_4/2 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="store_ln172_store_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="16" slack="0"/>
<pin id="1922" dir="0" index="1" bw="16" slack="0"/>
<pin id="1923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="1926" class="1004" name="a_V_5_load_fu_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="16" slack="0"/>
<pin id="1928" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_5/2 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="store_ln172_store_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="16" slack="0"/>
<pin id="1932" dir="0" index="1" bw="16" slack="0"/>
<pin id="1933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="a_V_6_load_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="16" slack="0"/>
<pin id="1938" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V_6/2 "/>
</bind>
</comp>

<comp id="1940" class="1004" name="store_ln172_store_fu_1940">
<pin_list>
<pin id="1941" dir="0" index="0" bw="16" slack="0"/>
<pin id="1942" dir="0" index="1" bw="16" slack="0"/>
<pin id="1943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="1946" class="1004" name="store_ln181_store_fu_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="16" slack="0"/>
<pin id="1948" dir="0" index="1" bw="16" slack="0"/>
<pin id="1949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/2 "/>
</bind>
</comp>

<comp id="1952" class="1004" name="sX_3_load_load_fu_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="32" slack="0"/>
<pin id="1954" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/2 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="icmp_ln360_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="32" slack="0"/>
<pin id="1958" dir="0" index="1" bw="32" slack="0"/>
<pin id="1959" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/2 "/>
</bind>
</comp>

<comp id="1962" class="1004" name="and_ln360_fu_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="1" slack="0"/>
<pin id="1964" dir="0" index="1" bw="1" slack="1"/>
<pin id="1965" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln360/2 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="shl_ln1273_65_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="21" slack="0"/>
<pin id="1969" dir="0" index="1" bw="16" slack="0"/>
<pin id="1970" dir="0" index="2" bw="1" slack="0"/>
<pin id="1971" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_65/2 "/>
</bind>
</comp>

<comp id="1975" class="1004" name="r_V_171_fu_1975">
<pin_list>
<pin id="1976" dir="0" index="0" bw="1" slack="0"/>
<pin id="1977" dir="0" index="1" bw="21" slack="0"/>
<pin id="1978" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_171/2 "/>
</bind>
</comp>

<comp id="1981" class="1004" name="trunc_ln818_104_fu_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="16" slack="0"/>
<pin id="1983" dir="0" index="1" bw="21" slack="0"/>
<pin id="1984" dir="0" index="2" bw="4" slack="0"/>
<pin id="1985" dir="0" index="3" bw="6" slack="0"/>
<pin id="1986" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_104/2 "/>
</bind>
</comp>

<comp id="1991" class="1004" name="shl_ln1273_67_fu_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="19" slack="0"/>
<pin id="1993" dir="0" index="1" bw="16" slack="0"/>
<pin id="1994" dir="0" index="2" bw="1" slack="0"/>
<pin id="1995" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_67/2 "/>
</bind>
</comp>

<comp id="1999" class="1004" name="sext_ln1273_6_fu_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="19" slack="0"/>
<pin id="2001" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_6/2 "/>
</bind>
</comp>

<comp id="2003" class="1004" name="r_V_173_fu_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="1" slack="0"/>
<pin id="2005" dir="0" index="1" bw="19" slack="0"/>
<pin id="2006" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_173/2 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="trunc_ln818_106_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="15" slack="0"/>
<pin id="2011" dir="0" index="1" bw="20" slack="0"/>
<pin id="2012" dir="0" index="2" bw="4" slack="0"/>
<pin id="2013" dir="0" index="3" bw="6" slack="0"/>
<pin id="2014" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_106/2 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="sext_ln818_1_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="15" slack="0"/>
<pin id="2021" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_1/2 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="sext_ln1273_7_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="16" slack="0"/>
<pin id="2025" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_7/2 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="trunc_ln818_109_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="16" slack="0"/>
<pin id="2031" dir="0" index="1" bw="21" slack="0"/>
<pin id="2032" dir="0" index="2" bw="4" slack="0"/>
<pin id="2033" dir="0" index="3" bw="6" slack="0"/>
<pin id="2034" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_109/2 "/>
</bind>
</comp>

<comp id="2039" class="1004" name="shl_ln1273_69_fu_2039">
<pin_list>
<pin id="2040" dir="0" index="0" bw="19" slack="0"/>
<pin id="2041" dir="0" index="1" bw="16" slack="0"/>
<pin id="2042" dir="0" index="2" bw="1" slack="0"/>
<pin id="2043" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_69/2 "/>
</bind>
</comp>

<comp id="2047" class="1004" name="sext_ln1273_8_fu_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="19" slack="0"/>
<pin id="2049" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_8/2 "/>
</bind>
</comp>

<comp id="2051" class="1004" name="shl_ln1273_70_fu_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="17" slack="0"/>
<pin id="2053" dir="0" index="1" bw="16" slack="0"/>
<pin id="2054" dir="0" index="2" bw="1" slack="0"/>
<pin id="2055" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_70/2 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="sext_ln1273_9_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="17" slack="0"/>
<pin id="2061" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/2 "/>
</bind>
</comp>

<comp id="2063" class="1004" name="r_V_177_fu_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="17" slack="0"/>
<pin id="2065" dir="0" index="1" bw="19" slack="0"/>
<pin id="2066" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_177/2 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="trunc_ln818_110_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="15" slack="0"/>
<pin id="2071" dir="0" index="1" bw="20" slack="0"/>
<pin id="2072" dir="0" index="2" bw="4" slack="0"/>
<pin id="2073" dir="0" index="3" bw="6" slack="0"/>
<pin id="2074" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_110/2 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="sext_ln818_2_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="15" slack="0"/>
<pin id="2081" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_2/2 "/>
</bind>
</comp>

<comp id="2083" class="1004" name="trunc_ln818_111_fu_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="16" slack="0"/>
<pin id="2085" dir="0" index="1" bw="21" slack="0"/>
<pin id="2086" dir="0" index="2" bw="4" slack="0"/>
<pin id="2087" dir="0" index="3" bw="6" slack="0"/>
<pin id="2088" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_111/2 "/>
</bind>
</comp>

<comp id="2093" class="1004" name="sext_ln1273_10_fu_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="16" slack="0"/>
<pin id="2095" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/2 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="shl_ln1273_73_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="18" slack="0"/>
<pin id="2099" dir="0" index="1" bw="16" slack="0"/>
<pin id="2100" dir="0" index="2" bw="1" slack="0"/>
<pin id="2101" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_73/2 "/>
</bind>
</comp>

<comp id="2105" class="1004" name="sext_ln1273_13_fu_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="18" slack="0"/>
<pin id="2107" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_13/2 "/>
</bind>
</comp>

<comp id="2109" class="1004" name="r_V_182_fu_2109">
<pin_list>
<pin id="2110" dir="0" index="0" bw="18" slack="0"/>
<pin id="2111" dir="0" index="1" bw="16" slack="0"/>
<pin id="2112" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_182/2 "/>
</bind>
</comp>

<comp id="2115" class="1004" name="trunc_ln818_115_fu_2115">
<pin_list>
<pin id="2116" dir="0" index="0" bw="14" slack="0"/>
<pin id="2117" dir="0" index="1" bw="19" slack="0"/>
<pin id="2118" dir="0" index="2" bw="4" slack="0"/>
<pin id="2119" dir="0" index="3" bw="6" slack="0"/>
<pin id="2120" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_115/2 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="sext_ln1273_14_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="16" slack="0"/>
<pin id="2127" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_14/2 "/>
</bind>
</comp>

<comp id="2129" class="1004" name="shl_ln1273_77_fu_2129">
<pin_list>
<pin id="2130" dir="0" index="0" bw="18" slack="0"/>
<pin id="2131" dir="0" index="1" bw="16" slack="0"/>
<pin id="2132" dir="0" index="2" bw="1" slack="0"/>
<pin id="2133" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_77/2 "/>
</bind>
</comp>

<comp id="2137" class="1004" name="sext_ln1273_18_fu_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="18" slack="0"/>
<pin id="2139" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_18/2 "/>
</bind>
</comp>

<comp id="2141" class="1004" name="r_V_186_fu_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="18" slack="0"/>
<pin id="2143" dir="0" index="1" bw="16" slack="0"/>
<pin id="2144" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_186/2 "/>
</bind>
</comp>

<comp id="2147" class="1004" name="trunc_ln818_119_fu_2147">
<pin_list>
<pin id="2148" dir="0" index="0" bw="14" slack="0"/>
<pin id="2149" dir="0" index="1" bw="19" slack="0"/>
<pin id="2150" dir="0" index="2" bw="4" slack="0"/>
<pin id="2151" dir="0" index="3" bw="6" slack="0"/>
<pin id="2152" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_119/2 "/>
</bind>
</comp>

<comp id="2157" class="1004" name="shl_ln1273_79_fu_2157">
<pin_list>
<pin id="2158" dir="0" index="0" bw="17" slack="0"/>
<pin id="2159" dir="0" index="1" bw="16" slack="0"/>
<pin id="2160" dir="0" index="2" bw="1" slack="0"/>
<pin id="2161" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_79/2 "/>
</bind>
</comp>

<comp id="2165" class="1004" name="sext_ln1273_19_fu_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="17" slack="0"/>
<pin id="2167" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_19/2 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="r_V_188_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="1" slack="0"/>
<pin id="2171" dir="0" index="1" bw="17" slack="0"/>
<pin id="2172" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_188/2 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="trunc_ln818_121_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="13" slack="0"/>
<pin id="2177" dir="0" index="1" bw="18" slack="0"/>
<pin id="2178" dir="0" index="2" bw="4" slack="0"/>
<pin id="2179" dir="0" index="3" bw="6" slack="0"/>
<pin id="2180" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_121/2 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="sext_ln1270_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="16" slack="0"/>
<pin id="2187" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/2 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="shl_ln1273_82_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="21" slack="0"/>
<pin id="2192" dir="0" index="1" bw="16" slack="0"/>
<pin id="2193" dir="0" index="2" bw="1" slack="0"/>
<pin id="2194" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_82/2 "/>
</bind>
</comp>

<comp id="2198" class="1004" name="r_V_190_fu_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="1" slack="0"/>
<pin id="2200" dir="0" index="1" bw="21" slack="0"/>
<pin id="2201" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_190/2 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="trunc_ln818_124_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="16" slack="0"/>
<pin id="2206" dir="0" index="1" bw="21" slack="0"/>
<pin id="2207" dir="0" index="2" bw="4" slack="0"/>
<pin id="2208" dir="0" index="3" bw="6" slack="0"/>
<pin id="2209" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_124/2 "/>
</bind>
</comp>

<comp id="2214" class="1004" name="trunc_ln818_126_fu_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="16" slack="0"/>
<pin id="2216" dir="0" index="1" bw="21" slack="0"/>
<pin id="2217" dir="0" index="2" bw="4" slack="0"/>
<pin id="2218" dir="0" index="3" bw="6" slack="0"/>
<pin id="2219" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_126/2 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="add_ln813_128_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="16" slack="0"/>
<pin id="2226" dir="0" index="1" bw="11" slack="0"/>
<pin id="2227" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_128/2 "/>
</bind>
</comp>

<comp id="2230" class="1004" name="add_ln813_129_fu_2230">
<pin_list>
<pin id="2231" dir="0" index="0" bw="16" slack="0"/>
<pin id="2232" dir="0" index="1" bw="16" slack="0"/>
<pin id="2233" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_129/2 "/>
</bind>
</comp>

<comp id="2236" class="1004" name="add_ln813_142_fu_2236">
<pin_list>
<pin id="2237" dir="0" index="0" bw="15" slack="0"/>
<pin id="2238" dir="0" index="1" bw="15" slack="0"/>
<pin id="2239" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_142/2 "/>
</bind>
</comp>

<comp id="2242" class="1004" name="add_ln391_fu_2242">
<pin_list>
<pin id="2243" dir="0" index="0" bw="32" slack="0"/>
<pin id="2244" dir="0" index="1" bw="1" slack="0"/>
<pin id="2245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln391/2 "/>
</bind>
</comp>

<comp id="2248" class="1004" name="select_ln391_fu_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="1" slack="0"/>
<pin id="2250" dir="0" index="1" bw="32" slack="0"/>
<pin id="2251" dir="0" index="2" bw="32" slack="0"/>
<pin id="2252" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln391/2 "/>
</bind>
</comp>

<comp id="2257" class="1004" name="store_ln387_store_fu_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="32" slack="0"/>
<pin id="2259" dir="0" index="1" bw="32" slack="0"/>
<pin id="2260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln387/2 "/>
</bind>
</comp>

<comp id="2263" class="1004" name="a_V_load_fu_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="16" slack="0"/>
<pin id="2265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_V/3 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="store_ln172_store_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="16" slack="1"/>
<pin id="2269" dir="0" index="1" bw="16" slack="0"/>
<pin id="2270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/3 "/>
</bind>
</comp>

<comp id="2272" class="1004" name="sext_ln1273_fu_2272">
<pin_list>
<pin id="2273" dir="0" index="0" bw="16" slack="0"/>
<pin id="2274" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="2276" class="1004" name="shl_ln_fu_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="21" slack="0"/>
<pin id="2278" dir="0" index="1" bw="16" slack="0"/>
<pin id="2279" dir="0" index="2" bw="1" slack="0"/>
<pin id="2280" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="2284" class="1004" name="r_V_fu_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="0"/>
<pin id="2286" dir="0" index="1" bw="21" slack="0"/>
<pin id="2287" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="2290" class="1004" name="trunc_ln_fu_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="16" slack="0"/>
<pin id="2292" dir="0" index="1" bw="21" slack="0"/>
<pin id="2293" dir="0" index="2" bw="4" slack="0"/>
<pin id="2294" dir="0" index="3" bw="6" slack="0"/>
<pin id="2295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="2300" class="1004" name="shl_ln1273_s_fu_2300">
<pin_list>
<pin id="2301" dir="0" index="0" bw="19" slack="0"/>
<pin id="2302" dir="0" index="1" bw="16" slack="0"/>
<pin id="2303" dir="0" index="2" bw="1" slack="0"/>
<pin id="2304" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_s/3 "/>
</bind>
</comp>

<comp id="2308" class="1004" name="sext_ln1273_1_fu_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="19" slack="0"/>
<pin id="2310" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_1/3 "/>
</bind>
</comp>

<comp id="2312" class="1004" name="shl_ln1273_63_fu_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="17" slack="0"/>
<pin id="2314" dir="0" index="1" bw="16" slack="0"/>
<pin id="2315" dir="0" index="2" bw="1" slack="0"/>
<pin id="2316" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_63/3 "/>
</bind>
</comp>

<comp id="2320" class="1004" name="sext_ln1273_2_fu_2320">
<pin_list>
<pin id="2321" dir="0" index="0" bw="17" slack="0"/>
<pin id="2322" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_2/3 "/>
</bind>
</comp>

<comp id="2324" class="1004" name="r_V_169_fu_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="19" slack="0"/>
<pin id="2326" dir="0" index="1" bw="17" slack="0"/>
<pin id="2327" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_169/3 "/>
</bind>
</comp>

<comp id="2330" class="1004" name="trunc_ln818_s_fu_2330">
<pin_list>
<pin id="2331" dir="0" index="0" bw="15" slack="0"/>
<pin id="2332" dir="0" index="1" bw="20" slack="0"/>
<pin id="2333" dir="0" index="2" bw="4" slack="0"/>
<pin id="2334" dir="0" index="3" bw="6" slack="0"/>
<pin id="2335" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_s/3 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="sext_ln818_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="15" slack="0"/>
<pin id="2342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/3 "/>
</bind>
</comp>

<comp id="2344" class="1004" name="shl_ln1273_64_fu_2344">
<pin_list>
<pin id="2345" dir="0" index="0" bw="20" slack="0"/>
<pin id="2346" dir="0" index="1" bw="16" slack="0"/>
<pin id="2347" dir="0" index="2" bw="1" slack="0"/>
<pin id="2348" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_64/3 "/>
</bind>
</comp>

<comp id="2352" class="1004" name="sext_ln1273_3_fu_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="20" slack="0"/>
<pin id="2354" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_3/3 "/>
</bind>
</comp>

<comp id="2356" class="1004" name="r_V_170_fu_2356">
<pin_list>
<pin id="2357" dir="0" index="0" bw="16" slack="0"/>
<pin id="2358" dir="0" index="1" bw="20" slack="0"/>
<pin id="2359" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_170/3 "/>
</bind>
</comp>

<comp id="2362" class="1004" name="trunc_ln818_103_fu_2362">
<pin_list>
<pin id="2363" dir="0" index="0" bw="16" slack="0"/>
<pin id="2364" dir="0" index="1" bw="21" slack="0"/>
<pin id="2365" dir="0" index="2" bw="4" slack="0"/>
<pin id="2366" dir="0" index="3" bw="6" slack="0"/>
<pin id="2367" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_103/3 "/>
</bind>
</comp>

<comp id="2372" class="1004" name="sext_ln1273_4_fu_2372">
<pin_list>
<pin id="2373" dir="0" index="0" bw="16" slack="1"/>
<pin id="2374" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_4/3 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="shl_ln1273_66_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="20" slack="0"/>
<pin id="2377" dir="0" index="1" bw="16" slack="1"/>
<pin id="2378" dir="0" index="2" bw="1" slack="0"/>
<pin id="2379" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_66/3 "/>
</bind>
</comp>

<comp id="2382" class="1004" name="sext_ln1273_5_fu_2382">
<pin_list>
<pin id="2383" dir="0" index="0" bw="20" slack="0"/>
<pin id="2384" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_5/3 "/>
</bind>
</comp>

<comp id="2386" class="1004" name="r_V_172_fu_2386">
<pin_list>
<pin id="2387" dir="0" index="0" bw="20" slack="0"/>
<pin id="2388" dir="0" index="1" bw="16" slack="0"/>
<pin id="2389" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_172/3 "/>
</bind>
</comp>

<comp id="2392" class="1004" name="trunc_ln818_105_fu_2392">
<pin_list>
<pin id="2393" dir="0" index="0" bw="16" slack="0"/>
<pin id="2394" dir="0" index="1" bw="21" slack="0"/>
<pin id="2395" dir="0" index="2" bw="4" slack="0"/>
<pin id="2396" dir="0" index="3" bw="6" slack="0"/>
<pin id="2397" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_105/3 "/>
</bind>
</comp>

<comp id="2402" class="1004" name="r_V_174_fu_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="20" slack="0"/>
<pin id="2404" dir="0" index="1" bw="16" slack="0"/>
<pin id="2405" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_174/3 "/>
</bind>
</comp>

<comp id="2408" class="1004" name="trunc_ln818_107_fu_2408">
<pin_list>
<pin id="2409" dir="0" index="0" bw="16" slack="0"/>
<pin id="2410" dir="0" index="1" bw="21" slack="0"/>
<pin id="2411" dir="0" index="2" bw="4" slack="0"/>
<pin id="2412" dir="0" index="3" bw="6" slack="0"/>
<pin id="2413" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_107/3 "/>
</bind>
</comp>

<comp id="2418" class="1004" name="shl_ln1273_68_fu_2418">
<pin_list>
<pin id="2419" dir="0" index="0" bw="21" slack="0"/>
<pin id="2420" dir="0" index="1" bw="16" slack="1"/>
<pin id="2421" dir="0" index="2" bw="1" slack="0"/>
<pin id="2422" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_68/3 "/>
</bind>
</comp>

<comp id="2425" class="1004" name="r_V_175_fu_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="1" slack="0"/>
<pin id="2427" dir="0" index="1" bw="21" slack="0"/>
<pin id="2428" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_175/3 "/>
</bind>
</comp>

<comp id="2431" class="1004" name="trunc_ln818_108_fu_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="16" slack="0"/>
<pin id="2433" dir="0" index="1" bw="21" slack="0"/>
<pin id="2434" dir="0" index="2" bw="4" slack="0"/>
<pin id="2435" dir="0" index="3" bw="6" slack="0"/>
<pin id="2436" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_108/3 "/>
</bind>
</comp>

<comp id="2441" class="1004" name="sext_ln1273_11_fu_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="16" slack="1"/>
<pin id="2443" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_11/3 "/>
</bind>
</comp>

<comp id="2444" class="1004" name="shl_ln1273_71_fu_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="21" slack="0"/>
<pin id="2446" dir="0" index="1" bw="16" slack="1"/>
<pin id="2447" dir="0" index="2" bw="1" slack="0"/>
<pin id="2448" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_71/3 "/>
</bind>
</comp>

<comp id="2451" class="1004" name="r_V_179_fu_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="1" slack="0"/>
<pin id="2453" dir="0" index="1" bw="21" slack="0"/>
<pin id="2454" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_179/3 "/>
</bind>
</comp>

<comp id="2457" class="1004" name="trunc_ln818_112_fu_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="16" slack="0"/>
<pin id="2459" dir="0" index="1" bw="21" slack="0"/>
<pin id="2460" dir="0" index="2" bw="4" slack="0"/>
<pin id="2461" dir="0" index="3" bw="6" slack="0"/>
<pin id="2462" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_112/3 "/>
</bind>
</comp>

<comp id="2467" class="1004" name="shl_ln1273_72_fu_2467">
<pin_list>
<pin id="2468" dir="0" index="0" bw="20" slack="0"/>
<pin id="2469" dir="0" index="1" bw="16" slack="1"/>
<pin id="2470" dir="0" index="2" bw="1" slack="0"/>
<pin id="2471" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_72/3 "/>
</bind>
</comp>

<comp id="2474" class="1004" name="sext_ln1273_12_fu_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="20" slack="0"/>
<pin id="2476" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_12/3 "/>
</bind>
</comp>

<comp id="2478" class="1004" name="r_V_180_fu_2478">
<pin_list>
<pin id="2479" dir="0" index="0" bw="16" slack="0"/>
<pin id="2480" dir="0" index="1" bw="20" slack="0"/>
<pin id="2481" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_180/3 "/>
</bind>
</comp>

<comp id="2484" class="1004" name="trunc_ln818_113_fu_2484">
<pin_list>
<pin id="2485" dir="0" index="0" bw="16" slack="0"/>
<pin id="2486" dir="0" index="1" bw="21" slack="0"/>
<pin id="2487" dir="0" index="2" bw="4" slack="0"/>
<pin id="2488" dir="0" index="3" bw="6" slack="0"/>
<pin id="2489" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_113/3 "/>
</bind>
</comp>

<comp id="2494" class="1004" name="r_V_181_fu_2494">
<pin_list>
<pin id="2495" dir="0" index="0" bw="20" slack="0"/>
<pin id="2496" dir="0" index="1" bw="16" slack="0"/>
<pin id="2497" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_181/3 "/>
</bind>
</comp>

<comp id="2500" class="1004" name="trunc_ln818_114_fu_2500">
<pin_list>
<pin id="2501" dir="0" index="0" bw="16" slack="0"/>
<pin id="2502" dir="0" index="1" bw="21" slack="0"/>
<pin id="2503" dir="0" index="2" bw="4" slack="0"/>
<pin id="2504" dir="0" index="3" bw="6" slack="0"/>
<pin id="2505" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_114/3 "/>
</bind>
</comp>

<comp id="2510" class="1004" name="sext_ln70_fu_2510">
<pin_list>
<pin id="2511" dir="0" index="0" bw="14" slack="1"/>
<pin id="2512" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/3 "/>
</bind>
</comp>

<comp id="2513" class="1004" name="sext_ln1273_15_fu_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="16" slack="1"/>
<pin id="2515" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_15/3 "/>
</bind>
</comp>

<comp id="2516" class="1004" name="shl_ln1273_74_fu_2516">
<pin_list>
<pin id="2517" dir="0" index="0" bw="21" slack="0"/>
<pin id="2518" dir="0" index="1" bw="16" slack="1"/>
<pin id="2519" dir="0" index="2" bw="1" slack="0"/>
<pin id="2520" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_74/3 "/>
</bind>
</comp>

<comp id="2523" class="1004" name="r_V_183_fu_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="1" slack="0"/>
<pin id="2525" dir="0" index="1" bw="21" slack="0"/>
<pin id="2526" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_183/3 "/>
</bind>
</comp>

<comp id="2529" class="1004" name="trunc_ln818_116_fu_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="16" slack="0"/>
<pin id="2531" dir="0" index="1" bw="21" slack="0"/>
<pin id="2532" dir="0" index="2" bw="4" slack="0"/>
<pin id="2533" dir="0" index="3" bw="6" slack="0"/>
<pin id="2534" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_116/3 "/>
</bind>
</comp>

<comp id="2539" class="1004" name="shl_ln1273_75_fu_2539">
<pin_list>
<pin id="2540" dir="0" index="0" bw="20" slack="0"/>
<pin id="2541" dir="0" index="1" bw="16" slack="1"/>
<pin id="2542" dir="0" index="2" bw="1" slack="0"/>
<pin id="2543" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_75/3 "/>
</bind>
</comp>

<comp id="2546" class="1004" name="sext_ln1273_16_fu_2546">
<pin_list>
<pin id="2547" dir="0" index="0" bw="20" slack="0"/>
<pin id="2548" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_16/3 "/>
</bind>
</comp>

<comp id="2550" class="1004" name="shl_ln1273_76_fu_2550">
<pin_list>
<pin id="2551" dir="0" index="0" bw="17" slack="0"/>
<pin id="2552" dir="0" index="1" bw="16" slack="1"/>
<pin id="2553" dir="0" index="2" bw="1" slack="0"/>
<pin id="2554" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_76/3 "/>
</bind>
</comp>

<comp id="2557" class="1004" name="sext_ln1273_17_fu_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="17" slack="0"/>
<pin id="2559" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_17/3 "/>
</bind>
</comp>

<comp id="2561" class="1004" name="r_V_184_fu_2561">
<pin_list>
<pin id="2562" dir="0" index="0" bw="20" slack="0"/>
<pin id="2563" dir="0" index="1" bw="17" slack="0"/>
<pin id="2564" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_184/3 "/>
</bind>
</comp>

<comp id="2567" class="1004" name="trunc_ln818_117_fu_2567">
<pin_list>
<pin id="2568" dir="0" index="0" bw="16" slack="0"/>
<pin id="2569" dir="0" index="1" bw="21" slack="0"/>
<pin id="2570" dir="0" index="2" bw="4" slack="0"/>
<pin id="2571" dir="0" index="3" bw="6" slack="0"/>
<pin id="2572" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_117/3 "/>
</bind>
</comp>

<comp id="2577" class="1004" name="r_V_185_fu_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="20" slack="0"/>
<pin id="2579" dir="0" index="1" bw="16" slack="0"/>
<pin id="2580" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_185/3 "/>
</bind>
</comp>

<comp id="2583" class="1004" name="trunc_ln818_118_fu_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="16" slack="0"/>
<pin id="2585" dir="0" index="1" bw="21" slack="0"/>
<pin id="2586" dir="0" index="2" bw="4" slack="0"/>
<pin id="2587" dir="0" index="3" bw="6" slack="0"/>
<pin id="2588" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_118/3 "/>
</bind>
</comp>

<comp id="2593" class="1004" name="sext_ln70_1_fu_2593">
<pin_list>
<pin id="2594" dir="0" index="0" bw="14" slack="1"/>
<pin id="2595" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70_1/3 "/>
</bind>
</comp>

<comp id="2596" class="1004" name="shl_ln1273_78_fu_2596">
<pin_list>
<pin id="2597" dir="0" index="0" bw="21" slack="0"/>
<pin id="2598" dir="0" index="1" bw="16" slack="1"/>
<pin id="2599" dir="0" index="2" bw="1" slack="0"/>
<pin id="2600" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_78/3 "/>
</bind>
</comp>

<comp id="2603" class="1004" name="r_V_187_fu_2603">
<pin_list>
<pin id="2604" dir="0" index="0" bw="1" slack="0"/>
<pin id="2605" dir="0" index="1" bw="21" slack="0"/>
<pin id="2606" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_187/3 "/>
</bind>
</comp>

<comp id="2609" class="1004" name="trunc_ln818_120_fu_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="16" slack="0"/>
<pin id="2611" dir="0" index="1" bw="21" slack="0"/>
<pin id="2612" dir="0" index="2" bw="4" slack="0"/>
<pin id="2613" dir="0" index="3" bw="6" slack="0"/>
<pin id="2614" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_120/3 "/>
</bind>
</comp>

<comp id="2619" class="1004" name="sext_ln1273_20_fu_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="13" slack="1"/>
<pin id="2621" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_20/3 "/>
</bind>
</comp>

<comp id="2622" class="1004" name="shl_ln1273_80_fu_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="20" slack="0"/>
<pin id="2624" dir="0" index="1" bw="16" slack="1"/>
<pin id="2625" dir="0" index="2" bw="1" slack="0"/>
<pin id="2626" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_80/3 "/>
</bind>
</comp>

<comp id="2629" class="1004" name="sext_ln1273_21_fu_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="20" slack="0"/>
<pin id="2631" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_21/3 "/>
</bind>
</comp>

<comp id="2633" class="1004" name="shl_ln1273_81_fu_2633">
<pin_list>
<pin id="2634" dir="0" index="0" bw="18" slack="0"/>
<pin id="2635" dir="0" index="1" bw="16" slack="1"/>
<pin id="2636" dir="0" index="2" bw="1" slack="0"/>
<pin id="2637" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_81/3 "/>
</bind>
</comp>

<comp id="2640" class="1004" name="sext_ln1273_22_fu_2640">
<pin_list>
<pin id="2641" dir="0" index="0" bw="18" slack="0"/>
<pin id="2642" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_22/3 "/>
</bind>
</comp>

<comp id="2644" class="1004" name="r_V_189_fu_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="20" slack="0"/>
<pin id="2646" dir="0" index="1" bw="18" slack="0"/>
<pin id="2647" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_189/3 "/>
</bind>
</comp>

<comp id="2650" class="1004" name="trunc_ln818_122_fu_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="16" slack="0"/>
<pin id="2652" dir="0" index="1" bw="21" slack="0"/>
<pin id="2653" dir="0" index="2" bw="4" slack="0"/>
<pin id="2654" dir="0" index="3" bw="6" slack="0"/>
<pin id="2655" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_122/3 "/>
</bind>
</comp>

<comp id="2660" class="1004" name="trunc_ln818_123_fu_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="13" slack="0"/>
<pin id="2662" dir="0" index="1" bw="16" slack="1"/>
<pin id="2663" dir="0" index="2" bw="3" slack="0"/>
<pin id="2664" dir="0" index="3" bw="5" slack="0"/>
<pin id="2665" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_123/3 "/>
</bind>
</comp>

<comp id="2669" class="1004" name="sext_ln70_2_fu_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="13" slack="0"/>
<pin id="2671" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70_2/3 "/>
</bind>
</comp>

<comp id="2673" class="1004" name="sext_ln1273_23_fu_2673">
<pin_list>
<pin id="2674" dir="0" index="0" bw="16" slack="1"/>
<pin id="2675" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_23/3 "/>
</bind>
</comp>

<comp id="2676" class="1004" name="shl_ln1273_83_fu_2676">
<pin_list>
<pin id="2677" dir="0" index="0" bw="20" slack="0"/>
<pin id="2678" dir="0" index="1" bw="16" slack="1"/>
<pin id="2679" dir="0" index="2" bw="1" slack="0"/>
<pin id="2680" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_83/3 "/>
</bind>
</comp>

<comp id="2683" class="1004" name="sext_ln1273_24_fu_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="20" slack="0"/>
<pin id="2685" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_24/3 "/>
</bind>
</comp>

<comp id="2687" class="1004" name="shl_ln1273_84_fu_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="17" slack="0"/>
<pin id="2689" dir="0" index="1" bw="16" slack="1"/>
<pin id="2690" dir="0" index="2" bw="1" slack="0"/>
<pin id="2691" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_84/3 "/>
</bind>
</comp>

<comp id="2694" class="1004" name="sext_ln1273_25_fu_2694">
<pin_list>
<pin id="2695" dir="0" index="0" bw="17" slack="0"/>
<pin id="2696" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_25/3 "/>
</bind>
</comp>

<comp id="2698" class="1004" name="r_V_191_fu_2698">
<pin_list>
<pin id="2699" dir="0" index="0" bw="20" slack="0"/>
<pin id="2700" dir="0" index="1" bw="17" slack="0"/>
<pin id="2701" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_191/3 "/>
</bind>
</comp>

<comp id="2704" class="1004" name="trunc_ln818_125_fu_2704">
<pin_list>
<pin id="2705" dir="0" index="0" bw="16" slack="0"/>
<pin id="2706" dir="0" index="1" bw="21" slack="0"/>
<pin id="2707" dir="0" index="2" bw="4" slack="0"/>
<pin id="2708" dir="0" index="3" bw="6" slack="0"/>
<pin id="2709" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_125/3 "/>
</bind>
</comp>

<comp id="2714" class="1004" name="shl_ln1273_85_fu_2714">
<pin_list>
<pin id="2715" dir="0" index="0" bw="19" slack="0"/>
<pin id="2716" dir="0" index="1" bw="16" slack="1"/>
<pin id="2717" dir="0" index="2" bw="1" slack="0"/>
<pin id="2718" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_85/3 "/>
</bind>
</comp>

<comp id="2721" class="1004" name="sext_ln1273_26_fu_2721">
<pin_list>
<pin id="2722" dir="0" index="0" bw="19" slack="0"/>
<pin id="2723" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_26/3 "/>
</bind>
</comp>

<comp id="2725" class="1004" name="r_V_192_fu_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="19" slack="0"/>
<pin id="2727" dir="0" index="1" bw="16" slack="0"/>
<pin id="2728" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_192/3 "/>
</bind>
</comp>

<comp id="2731" class="1004" name="trunc_ln818_127_fu_2731">
<pin_list>
<pin id="2732" dir="0" index="0" bw="15" slack="0"/>
<pin id="2733" dir="0" index="1" bw="20" slack="0"/>
<pin id="2734" dir="0" index="2" bw="4" slack="0"/>
<pin id="2735" dir="0" index="3" bw="6" slack="0"/>
<pin id="2736" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_127/3 "/>
</bind>
</comp>

<comp id="2741" class="1004" name="sext_ln818_3_fu_2741">
<pin_list>
<pin id="2742" dir="0" index="0" bw="15" slack="0"/>
<pin id="2743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818_3/3 "/>
</bind>
</comp>

<comp id="2745" class="1004" name="shl_ln1273_86_fu_2745">
<pin_list>
<pin id="2746" dir="0" index="0" bw="21" slack="0"/>
<pin id="2747" dir="0" index="1" bw="16" slack="1"/>
<pin id="2748" dir="0" index="2" bw="1" slack="0"/>
<pin id="2749" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_86/3 "/>
</bind>
</comp>

<comp id="2752" class="1004" name="r_V_193_fu_2752">
<pin_list>
<pin id="2753" dir="0" index="0" bw="1" slack="0"/>
<pin id="2754" dir="0" index="1" bw="21" slack="0"/>
<pin id="2755" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_193/3 "/>
</bind>
</comp>

<comp id="2758" class="1004" name="trunc_ln818_128_fu_2758">
<pin_list>
<pin id="2759" dir="0" index="0" bw="16" slack="0"/>
<pin id="2760" dir="0" index="1" bw="21" slack="0"/>
<pin id="2761" dir="0" index="2" bw="4" slack="0"/>
<pin id="2762" dir="0" index="3" bw="6" slack="0"/>
<pin id="2763" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_128/3 "/>
</bind>
</comp>

<comp id="2768" class="1004" name="trunc_ln818_129_fu_2768">
<pin_list>
<pin id="2769" dir="0" index="0" bw="13" slack="0"/>
<pin id="2770" dir="0" index="1" bw="16" slack="1"/>
<pin id="2771" dir="0" index="2" bw="3" slack="0"/>
<pin id="2772" dir="0" index="3" bw="5" slack="0"/>
<pin id="2773" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_129/3 "/>
</bind>
</comp>

<comp id="2777" class="1004" name="sext_ln1273_27_fu_2777">
<pin_list>
<pin id="2778" dir="0" index="0" bw="13" slack="0"/>
<pin id="2779" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_27/3 "/>
</bind>
</comp>

<comp id="2781" class="1004" name="shl_ln1273_87_fu_2781">
<pin_list>
<pin id="2782" dir="0" index="0" bw="20" slack="0"/>
<pin id="2783" dir="0" index="1" bw="16" slack="1"/>
<pin id="2784" dir="0" index="2" bw="1" slack="0"/>
<pin id="2785" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_87/3 "/>
</bind>
</comp>

<comp id="2788" class="1004" name="sext_ln1273_28_fu_2788">
<pin_list>
<pin id="2789" dir="0" index="0" bw="20" slack="0"/>
<pin id="2790" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_28/3 "/>
</bind>
</comp>

<comp id="2792" class="1004" name="shl_ln1273_88_fu_2792">
<pin_list>
<pin id="2793" dir="0" index="0" bw="17" slack="0"/>
<pin id="2794" dir="0" index="1" bw="16" slack="1"/>
<pin id="2795" dir="0" index="2" bw="1" slack="0"/>
<pin id="2796" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1273_88/3 "/>
</bind>
</comp>

<comp id="2799" class="1004" name="sext_ln1273_29_fu_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="17" slack="0"/>
<pin id="2801" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_29/3 "/>
</bind>
</comp>

<comp id="2803" class="1004" name="r_V_194_fu_2803">
<pin_list>
<pin id="2804" dir="0" index="0" bw="20" slack="0"/>
<pin id="2805" dir="0" index="1" bw="17" slack="0"/>
<pin id="2806" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_194/3 "/>
</bind>
</comp>

<comp id="2809" class="1004" name="trunc_ln818_130_fu_2809">
<pin_list>
<pin id="2810" dir="0" index="0" bw="16" slack="0"/>
<pin id="2811" dir="0" index="1" bw="21" slack="0"/>
<pin id="2812" dir="0" index="2" bw="4" slack="0"/>
<pin id="2813" dir="0" index="3" bw="6" slack="0"/>
<pin id="2814" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_130/3 "/>
</bind>
</comp>

<comp id="2819" class="1004" name="trunc_ln818_131_fu_2819">
<pin_list>
<pin id="2820" dir="0" index="0" bw="14" slack="0"/>
<pin id="2821" dir="0" index="1" bw="16" slack="1"/>
<pin id="2822" dir="0" index="2" bw="3" slack="0"/>
<pin id="2823" dir="0" index="3" bw="5" slack="0"/>
<pin id="2824" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_131/3 "/>
</bind>
</comp>

<comp id="2828" class="1004" name="sext_ln813_fu_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="14" slack="0"/>
<pin id="2830" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="2832" class="1004" name="add_ln813_fu_2832">
<pin_list>
<pin id="2833" dir="0" index="0" bw="16" slack="0"/>
<pin id="2834" dir="0" index="1" bw="16" slack="0"/>
<pin id="2835" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/3 "/>
</bind>
</comp>

<comp id="2838" class="1004" name="add_ln813_125_fu_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="16" slack="0"/>
<pin id="2840" dir="0" index="1" bw="16" slack="0"/>
<pin id="2841" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_125/3 "/>
</bind>
</comp>

<comp id="2844" class="1004" name="add_ln813_126_fu_2844">
<pin_list>
<pin id="2845" dir="0" index="0" bw="16" slack="0"/>
<pin id="2846" dir="0" index="1" bw="16" slack="0"/>
<pin id="2847" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_126/3 "/>
</bind>
</comp>

<comp id="2850" class="1004" name="add_ln813_127_fu_2850">
<pin_list>
<pin id="2851" dir="0" index="0" bw="16" slack="0"/>
<pin id="2852" dir="0" index="1" bw="16" slack="0"/>
<pin id="2853" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_127/3 "/>
</bind>
</comp>

<comp id="2856" class="1004" name="add_ln813_130_fu_2856">
<pin_list>
<pin id="2857" dir="0" index="0" bw="16" slack="1"/>
<pin id="2858" dir="0" index="1" bw="16" slack="0"/>
<pin id="2859" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_130/3 "/>
</bind>
</comp>

<comp id="2861" class="1004" name="res_out_V_fu_2861">
<pin_list>
<pin id="2862" dir="0" index="0" bw="16" slack="0"/>
<pin id="2863" dir="0" index="1" bw="16" slack="0"/>
<pin id="2864" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_out_V/3 "/>
</bind>
</comp>

<comp id="2867" class="1004" name="add_ln813_132_fu_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="16" slack="0"/>
<pin id="2869" dir="0" index="1" bw="16" slack="1"/>
<pin id="2870" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_132/3 "/>
</bind>
</comp>

<comp id="2872" class="1004" name="add_ln813_133_fu_2872">
<pin_list>
<pin id="2873" dir="0" index="0" bw="16" slack="0"/>
<pin id="2874" dir="0" index="1" bw="16" slack="0"/>
<pin id="2875" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_133/3 "/>
</bind>
</comp>

<comp id="2878" class="1004" name="add_ln813_134_fu_2878">
<pin_list>
<pin id="2879" dir="0" index="0" bw="16" slack="0"/>
<pin id="2880" dir="0" index="1" bw="16" slack="0"/>
<pin id="2881" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_134/3 "/>
</bind>
</comp>

<comp id="2884" class="1004" name="add_ln813_135_fu_2884">
<pin_list>
<pin id="2885" dir="0" index="0" bw="16" slack="0"/>
<pin id="2886" dir="0" index="1" bw="15" slack="0"/>
<pin id="2887" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_135/3 "/>
</bind>
</comp>

<comp id="2890" class="1004" name="add_ln813_136_fu_2890">
<pin_list>
<pin id="2891" dir="0" index="0" bw="13" slack="0"/>
<pin id="2892" dir="0" index="1" bw="13" slack="0"/>
<pin id="2893" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_136/3 "/>
</bind>
</comp>

<comp id="2896" class="1004" name="sext_ln813_34_fu_2896">
<pin_list>
<pin id="2897" dir="0" index="0" bw="14" slack="0"/>
<pin id="2898" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_34/3 "/>
</bind>
</comp>

<comp id="2900" class="1004" name="add_ln813_137_fu_2900">
<pin_list>
<pin id="2901" dir="0" index="0" bw="14" slack="0"/>
<pin id="2902" dir="0" index="1" bw="16" slack="0"/>
<pin id="2903" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_137/3 "/>
</bind>
</comp>

<comp id="2906" class="1004" name="res_out_V_4_fu_2906">
<pin_list>
<pin id="2907" dir="0" index="0" bw="16" slack="0"/>
<pin id="2908" dir="0" index="1" bw="16" slack="0"/>
<pin id="2909" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_out_V_4/3 "/>
</bind>
</comp>

<comp id="2912" class="1004" name="add_ln813_139_fu_2912">
<pin_list>
<pin id="2913" dir="0" index="0" bw="16" slack="0"/>
<pin id="2914" dir="0" index="1" bw="16" slack="0"/>
<pin id="2915" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_139/3 "/>
</bind>
</comp>

<comp id="2918" class="1004" name="add_ln813_140_fu_2918">
<pin_list>
<pin id="2919" dir="0" index="0" bw="16" slack="0"/>
<pin id="2920" dir="0" index="1" bw="16" slack="0"/>
<pin id="2921" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_140/3 "/>
</bind>
</comp>

<comp id="2924" class="1004" name="add_ln813_141_fu_2924">
<pin_list>
<pin id="2925" dir="0" index="0" bw="16" slack="1"/>
<pin id="2926" dir="0" index="1" bw="16" slack="0"/>
<pin id="2927" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_141/3 "/>
</bind>
</comp>

<comp id="2929" class="1004" name="add_ln813_143_fu_2929">
<pin_list>
<pin id="2930" dir="0" index="0" bw="16" slack="1"/>
<pin id="2931" dir="0" index="1" bw="16" slack="0"/>
<pin id="2932" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_143/3 "/>
</bind>
</comp>

<comp id="2934" class="1004" name="res_out_V_2_fu_2934">
<pin_list>
<pin id="2935" dir="0" index="0" bw="16" slack="0"/>
<pin id="2936" dir="0" index="1" bw="16" slack="0"/>
<pin id="2937" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_out_V_2/3 "/>
</bind>
</comp>

<comp id="2940" class="1004" name="add_ln813_145_fu_2940">
<pin_list>
<pin id="2941" dir="0" index="0" bw="16" slack="0"/>
<pin id="2942" dir="0" index="1" bw="16" slack="0"/>
<pin id="2943" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_145/3 "/>
</bind>
</comp>

<comp id="2946" class="1004" name="add_ln813_146_fu_2946">
<pin_list>
<pin id="2947" dir="0" index="0" bw="16" slack="1"/>
<pin id="2948" dir="0" index="1" bw="15" slack="0"/>
<pin id="2949" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_146/3 "/>
</bind>
</comp>

<comp id="2951" class="1004" name="add_ln813_147_fu_2951">
<pin_list>
<pin id="2952" dir="0" index="0" bw="16" slack="0"/>
<pin id="2953" dir="0" index="1" bw="16" slack="0"/>
<pin id="2954" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_147/3 "/>
</bind>
</comp>

<comp id="2957" class="1004" name="add_ln813_148_fu_2957">
<pin_list>
<pin id="2958" dir="0" index="0" bw="14" slack="0"/>
<pin id="2959" dir="0" index="1" bw="14" slack="0"/>
<pin id="2960" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_148/3 "/>
</bind>
</comp>

<comp id="2963" class="1004" name="sext_ln813_35_fu_2963">
<pin_list>
<pin id="2964" dir="0" index="0" bw="15" slack="0"/>
<pin id="2965" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_35/3 "/>
</bind>
</comp>

<comp id="2967" class="1004" name="add_ln813_149_fu_2967">
<pin_list>
<pin id="2968" dir="0" index="0" bw="14" slack="0"/>
<pin id="2969" dir="0" index="1" bw="13" slack="0"/>
<pin id="2970" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_149/3 "/>
</bind>
</comp>

<comp id="2973" class="1004" name="sext_ln813_36_fu_2973">
<pin_list>
<pin id="2974" dir="0" index="0" bw="15" slack="0"/>
<pin id="2975" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_36/3 "/>
</bind>
</comp>

<comp id="2977" class="1004" name="add_ln813_150_fu_2977">
<pin_list>
<pin id="2978" dir="0" index="0" bw="15" slack="0"/>
<pin id="2979" dir="0" index="1" bw="15" slack="0"/>
<pin id="2980" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_150/3 "/>
</bind>
</comp>

<comp id="2983" class="1004" name="res_out_V_3_fu_2983">
<pin_list>
<pin id="2984" dir="0" index="0" bw="16" slack="0"/>
<pin id="2985" dir="0" index="1" bw="16" slack="0"/>
<pin id="2986" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_out_V_3/3 "/>
</bind>
</comp>

<comp id="2989" class="1004" name="or_ln380_s_fu_2989">
<pin_list>
<pin id="2990" dir="0" index="0" bw="256" slack="0"/>
<pin id="2991" dir="0" index="1" bw="16" slack="1"/>
<pin id="2992" dir="0" index="2" bw="16" slack="1"/>
<pin id="2993" dir="0" index="3" bw="16" slack="1"/>
<pin id="2994" dir="0" index="4" bw="16" slack="1"/>
<pin id="2995" dir="0" index="5" bw="16" slack="1"/>
<pin id="2996" dir="0" index="6" bw="16" slack="1"/>
<pin id="2997" dir="0" index="7" bw="16" slack="1"/>
<pin id="2998" dir="0" index="8" bw="16" slack="1"/>
<pin id="2999" dir="0" index="9" bw="16" slack="1"/>
<pin id="3000" dir="0" index="10" bw="16" slack="1"/>
<pin id="3001" dir="0" index="11" bw="16" slack="1"/>
<pin id="3002" dir="0" index="12" bw="16" slack="1"/>
<pin id="3003" dir="0" index="13" bw="16" slack="1"/>
<pin id="3004" dir="0" index="14" bw="16" slack="1"/>
<pin id="3005" dir="0" index="15" bw="16" slack="1"/>
<pin id="3006" dir="0" index="16" bw="16" slack="1"/>
<pin id="3007" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln380_s/4 "/>
</bind>
</comp>

<comp id="3010" class="1005" name="i_iw_reg_3010">
<pin_list>
<pin id="3011" dir="0" index="0" bw="4" slack="0"/>
<pin id="3012" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_iw "/>
</bind>
</comp>

<comp id="3017" class="1005" name="icmp_ln21_reg_3017">
<pin_list>
<pin id="3018" dir="0" index="0" bw="1" slack="1"/>
<pin id="3019" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="3021" class="1005" name="icmp_ln360_1_reg_3021">
<pin_list>
<pin id="3022" dir="0" index="0" bw="1" slack="1"/>
<pin id="3023" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln360_1 "/>
</bind>
</comp>

<comp id="3026" class="1005" name="icmp_ln384_reg_3026">
<pin_list>
<pin id="3027" dir="0" index="0" bw="1" slack="1"/>
<pin id="3028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln384 "/>
</bind>
</comp>

<comp id="3030" class="1005" name="a_V_7_reg_3030">
<pin_list>
<pin id="3031" dir="0" index="0" bw="16" slack="1"/>
<pin id="3032" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_7 "/>
</bind>
</comp>

<comp id="3039" class="1005" name="a_V_1_reg_3039">
<pin_list>
<pin id="3040" dir="0" index="0" bw="16" slack="1"/>
<pin id="3041" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_1 "/>
</bind>
</comp>

<comp id="3046" class="1005" name="a_V_2_reg_3046">
<pin_list>
<pin id="3047" dir="0" index="0" bw="16" slack="1"/>
<pin id="3048" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_2 "/>
</bind>
</comp>

<comp id="3051" class="1005" name="a_V_3_reg_3051">
<pin_list>
<pin id="3052" dir="0" index="0" bw="16" slack="1"/>
<pin id="3053" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_3 "/>
</bind>
</comp>

<comp id="3058" class="1005" name="a_V_4_reg_3058">
<pin_list>
<pin id="3059" dir="0" index="0" bw="16" slack="1"/>
<pin id="3060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_4 "/>
</bind>
</comp>

<comp id="3066" class="1005" name="a_V_5_reg_3066">
<pin_list>
<pin id="3067" dir="0" index="0" bw="16" slack="1"/>
<pin id="3068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_5 "/>
</bind>
</comp>

<comp id="3074" class="1005" name="a_V_6_reg_3074">
<pin_list>
<pin id="3075" dir="0" index="0" bw="16" slack="1"/>
<pin id="3076" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_V_6 "/>
</bind>
</comp>

<comp id="3082" class="1005" name="and_ln360_reg_3082">
<pin_list>
<pin id="3083" dir="0" index="0" bw="1" slack="1"/>
<pin id="3084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln360 "/>
</bind>
</comp>

<comp id="3086" class="1005" name="trunc_ln818_109_reg_3086">
<pin_list>
<pin id="3087" dir="0" index="0" bw="16" slack="1"/>
<pin id="3088" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_109 "/>
</bind>
</comp>

<comp id="3091" class="1005" name="trunc_ln818_111_reg_3091">
<pin_list>
<pin id="3092" dir="0" index="0" bw="16" slack="1"/>
<pin id="3093" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_111 "/>
</bind>
</comp>

<comp id="3096" class="1005" name="trunc_ln818_115_reg_3096">
<pin_list>
<pin id="3097" dir="0" index="0" bw="14" slack="1"/>
<pin id="3098" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_115 "/>
</bind>
</comp>

<comp id="3101" class="1005" name="trunc_ln818_119_reg_3101">
<pin_list>
<pin id="3102" dir="0" index="0" bw="14" slack="1"/>
<pin id="3103" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_119 "/>
</bind>
</comp>

<comp id="3106" class="1005" name="trunc_ln818_121_reg_3106">
<pin_list>
<pin id="3107" dir="0" index="0" bw="13" slack="1"/>
<pin id="3108" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_121 "/>
</bind>
</comp>

<comp id="3111" class="1005" name="trunc_ln818_126_reg_3111">
<pin_list>
<pin id="3112" dir="0" index="0" bw="16" slack="1"/>
<pin id="3113" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_126 "/>
</bind>
</comp>

<comp id="3116" class="1005" name="add_ln813_129_reg_3116">
<pin_list>
<pin id="3117" dir="0" index="0" bw="16" slack="1"/>
<pin id="3118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_129 "/>
</bind>
</comp>

<comp id="3121" class="1005" name="add_ln813_142_reg_3121">
<pin_list>
<pin id="3122" dir="0" index="0" bw="16" slack="1"/>
<pin id="3123" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_142 "/>
</bind>
</comp>

<comp id="3126" class="1005" name="res_out_V_reg_3126">
<pin_list>
<pin id="3127" dir="0" index="0" bw="16" slack="1"/>
<pin id="3128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V "/>
</bind>
</comp>

<comp id="3143" class="1005" name="res_out_V_4_reg_3143">
<pin_list>
<pin id="3144" dir="0" index="0" bw="16" slack="1"/>
<pin id="3145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_4 "/>
</bind>
</comp>

<comp id="3148" class="1005" name="res_out_V_2_reg_3148">
<pin_list>
<pin id="3149" dir="0" index="0" bw="16" slack="1"/>
<pin id="3150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_2 "/>
</bind>
</comp>

<comp id="3153" class="1005" name="res_out_V_3_reg_3153">
<pin_list>
<pin id="3154" dir="0" index="0" bw="16" slack="1"/>
<pin id="3155" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_out_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="128" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="1814"><net_src comp="74" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="1818"><net_src comp="80" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="1822"><net_src comp="96" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="1837"><net_src comp="34" pin="0"/><net_sink comp="1833" pin=0"/></net>

<net id="1845"><net_src comp="1838" pin="1"/><net_sink comp="1841" pin=0"/></net>

<net id="1846"><net_src comp="36" pin="0"/><net_sink comp="1841" pin=1"/></net>

<net id="1851"><net_src comp="1838" pin="1"/><net_sink comp="1847" pin=0"/></net>

<net id="1852"><net_src comp="42" pin="0"/><net_sink comp="1847" pin=1"/></net>

<net id="1856"><net_src comp="20" pin="0"/><net_sink comp="1853" pin=0"/></net>

<net id="1861"><net_src comp="1853" pin="1"/><net_sink comp="1857" pin=0"/></net>

<net id="1862"><net_src comp="44" pin="0"/><net_sink comp="1857" pin=1"/></net>

<net id="1867"><net_src comp="1853" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="1868"><net_src comp="22" pin="0"/><net_sink comp="1863" pin=1"/></net>

<net id="1873"><net_src comp="1863" pin="2"/><net_sink comp="1869" pin=0"/></net>

<net id="1874"><net_src comp="46" pin="0"/><net_sink comp="1869" pin=1"/></net>

<net id="1879"><net_src comp="1863" pin="2"/><net_sink comp="1875" pin=0"/></net>

<net id="1880"><net_src comp="20" pin="0"/><net_sink comp="1875" pin=1"/></net>

<net id="1885"><net_src comp="28" pin="0"/><net_sink comp="1881" pin=0"/></net>

<net id="1886"><net_src comp="20" pin="0"/><net_sink comp="1881" pin=1"/></net>

<net id="1891"><net_src comp="1847" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1895"><net_src comp="6" pin="0"/><net_sink comp="1892" pin=0"/></net>

<net id="1899"><net_src comp="8" pin="0"/><net_sink comp="1896" pin=0"/></net>

<net id="1904"><net_src comp="1896" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1905"><net_src comp="6" pin="0"/><net_sink comp="1900" pin=1"/></net>

<net id="1909"><net_src comp="10" pin="0"/><net_sink comp="1906" pin=0"/></net>

<net id="1914"><net_src comp="1906" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="1915"><net_src comp="8" pin="0"/><net_sink comp="1910" pin=1"/></net>

<net id="1919"><net_src comp="12" pin="0"/><net_sink comp="1916" pin=0"/></net>

<net id="1924"><net_src comp="1916" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="1925"><net_src comp="10" pin="0"/><net_sink comp="1920" pin=1"/></net>

<net id="1929"><net_src comp="14" pin="0"/><net_sink comp="1926" pin=0"/></net>

<net id="1934"><net_src comp="1926" pin="1"/><net_sink comp="1930" pin=0"/></net>

<net id="1935"><net_src comp="12" pin="0"/><net_sink comp="1930" pin=1"/></net>

<net id="1939"><net_src comp="16" pin="0"/><net_sink comp="1936" pin=0"/></net>

<net id="1944"><net_src comp="1936" pin="1"/><net_sink comp="1940" pin=0"/></net>

<net id="1945"><net_src comp="14" pin="0"/><net_sink comp="1940" pin=1"/></net>

<net id="1950"><net_src comp="136" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1951"><net_src comp="16" pin="0"/><net_sink comp="1946" pin=1"/></net>

<net id="1955"><net_src comp="18" pin="0"/><net_sink comp="1952" pin=0"/></net>

<net id="1960"><net_src comp="1952" pin="1"/><net_sink comp="1956" pin=0"/></net>

<net id="1961"><net_src comp="50" pin="0"/><net_sink comp="1956" pin=1"/></net>

<net id="1966"><net_src comp="1956" pin="2"/><net_sink comp="1962" pin=0"/></net>

<net id="1972"><net_src comp="52" pin="0"/><net_sink comp="1967" pin=0"/></net>

<net id="1973"><net_src comp="1892" pin="1"/><net_sink comp="1967" pin=1"/></net>

<net id="1974"><net_src comp="54" pin="0"/><net_sink comp="1967" pin=2"/></net>

<net id="1979"><net_src comp="56" pin="0"/><net_sink comp="1975" pin=0"/></net>

<net id="1980"><net_src comp="1967" pin="3"/><net_sink comp="1975" pin=1"/></net>

<net id="1987"><net_src comp="58" pin="0"/><net_sink comp="1981" pin=0"/></net>

<net id="1988"><net_src comp="1975" pin="2"/><net_sink comp="1981" pin=1"/></net>

<net id="1989"><net_src comp="60" pin="0"/><net_sink comp="1981" pin=2"/></net>

<net id="1990"><net_src comp="62" pin="0"/><net_sink comp="1981" pin=3"/></net>

<net id="1996"><net_src comp="64" pin="0"/><net_sink comp="1991" pin=0"/></net>

<net id="1997"><net_src comp="1892" pin="1"/><net_sink comp="1991" pin=1"/></net>

<net id="1998"><net_src comp="66" pin="0"/><net_sink comp="1991" pin=2"/></net>

<net id="2002"><net_src comp="1991" pin="3"/><net_sink comp="1999" pin=0"/></net>

<net id="2007"><net_src comp="68" pin="0"/><net_sink comp="2003" pin=0"/></net>

<net id="2008"><net_src comp="1999" pin="1"/><net_sink comp="2003" pin=1"/></net>

<net id="2015"><net_src comp="70" pin="0"/><net_sink comp="2009" pin=0"/></net>

<net id="2016"><net_src comp="2003" pin="2"/><net_sink comp="2009" pin=1"/></net>

<net id="2017"><net_src comp="60" pin="0"/><net_sink comp="2009" pin=2"/></net>

<net id="2018"><net_src comp="72" pin="0"/><net_sink comp="2009" pin=3"/></net>

<net id="2022"><net_src comp="2009" pin="4"/><net_sink comp="2019" pin=0"/></net>

<net id="2026"><net_src comp="1896" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2027"><net_src comp="2023" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="2028"><net_src comp="2023" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="2035"><net_src comp="58" pin="0"/><net_sink comp="2029" pin=0"/></net>

<net id="2036"><net_src comp="253" pin="2"/><net_sink comp="2029" pin=1"/></net>

<net id="2037"><net_src comp="60" pin="0"/><net_sink comp="2029" pin=2"/></net>

<net id="2038"><net_src comp="62" pin="0"/><net_sink comp="2029" pin=3"/></net>

<net id="2044"><net_src comp="64" pin="0"/><net_sink comp="2039" pin=0"/></net>

<net id="2045"><net_src comp="1896" pin="1"/><net_sink comp="2039" pin=1"/></net>

<net id="2046"><net_src comp="66" pin="0"/><net_sink comp="2039" pin=2"/></net>

<net id="2050"><net_src comp="2039" pin="3"/><net_sink comp="2047" pin=0"/></net>

<net id="2056"><net_src comp="76" pin="0"/><net_sink comp="2051" pin=0"/></net>

<net id="2057"><net_src comp="1896" pin="1"/><net_sink comp="2051" pin=1"/></net>

<net id="2058"><net_src comp="78" pin="0"/><net_sink comp="2051" pin=2"/></net>

<net id="2062"><net_src comp="2051" pin="3"/><net_sink comp="2059" pin=0"/></net>

<net id="2067"><net_src comp="2059" pin="1"/><net_sink comp="2063" pin=0"/></net>

<net id="2068"><net_src comp="2047" pin="1"/><net_sink comp="2063" pin=1"/></net>

<net id="2075"><net_src comp="70" pin="0"/><net_sink comp="2069" pin=0"/></net>

<net id="2076"><net_src comp="2063" pin="2"/><net_sink comp="2069" pin=1"/></net>

<net id="2077"><net_src comp="60" pin="0"/><net_sink comp="2069" pin=2"/></net>

<net id="2078"><net_src comp="72" pin="0"/><net_sink comp="2069" pin=3"/></net>

<net id="2082"><net_src comp="2069" pin="4"/><net_sink comp="2079" pin=0"/></net>

<net id="2089"><net_src comp="58" pin="0"/><net_sink comp="2083" pin=0"/></net>

<net id="2090"><net_src comp="178" pin="2"/><net_sink comp="2083" pin=1"/></net>

<net id="2091"><net_src comp="60" pin="0"/><net_sink comp="2083" pin=2"/></net>

<net id="2092"><net_src comp="62" pin="0"/><net_sink comp="2083" pin=3"/></net>

<net id="2096"><net_src comp="1906" pin="1"/><net_sink comp="2093" pin=0"/></net>

<net id="2102"><net_src comp="82" pin="0"/><net_sink comp="2097" pin=0"/></net>

<net id="2103"><net_src comp="1906" pin="1"/><net_sink comp="2097" pin=1"/></net>

<net id="2104"><net_src comp="84" pin="0"/><net_sink comp="2097" pin=2"/></net>

<net id="2108"><net_src comp="2097" pin="3"/><net_sink comp="2105" pin=0"/></net>

<net id="2113"><net_src comp="2105" pin="1"/><net_sink comp="2109" pin=0"/></net>

<net id="2114"><net_src comp="2093" pin="1"/><net_sink comp="2109" pin=1"/></net>

<net id="2121"><net_src comp="86" pin="0"/><net_sink comp="2115" pin=0"/></net>

<net id="2122"><net_src comp="2109" pin="2"/><net_sink comp="2115" pin=1"/></net>

<net id="2123"><net_src comp="60" pin="0"/><net_sink comp="2115" pin=2"/></net>

<net id="2124"><net_src comp="88" pin="0"/><net_sink comp="2115" pin=3"/></net>

<net id="2128"><net_src comp="1916" pin="1"/><net_sink comp="2125" pin=0"/></net>

<net id="2134"><net_src comp="82" pin="0"/><net_sink comp="2129" pin=0"/></net>

<net id="2135"><net_src comp="1916" pin="1"/><net_sink comp="2129" pin=1"/></net>

<net id="2136"><net_src comp="84" pin="0"/><net_sink comp="2129" pin=2"/></net>

<net id="2140"><net_src comp="2129" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2145"><net_src comp="2137" pin="1"/><net_sink comp="2141" pin=0"/></net>

<net id="2146"><net_src comp="2125" pin="1"/><net_sink comp="2141" pin=1"/></net>

<net id="2153"><net_src comp="86" pin="0"/><net_sink comp="2147" pin=0"/></net>

<net id="2154"><net_src comp="2141" pin="2"/><net_sink comp="2147" pin=1"/></net>

<net id="2155"><net_src comp="60" pin="0"/><net_sink comp="2147" pin=2"/></net>

<net id="2156"><net_src comp="88" pin="0"/><net_sink comp="2147" pin=3"/></net>

<net id="2162"><net_src comp="76" pin="0"/><net_sink comp="2157" pin=0"/></net>

<net id="2163"><net_src comp="1926" pin="1"/><net_sink comp="2157" pin=1"/></net>

<net id="2164"><net_src comp="78" pin="0"/><net_sink comp="2157" pin=2"/></net>

<net id="2168"><net_src comp="2157" pin="3"/><net_sink comp="2165" pin=0"/></net>

<net id="2173"><net_src comp="90" pin="0"/><net_sink comp="2169" pin=0"/></net>

<net id="2174"><net_src comp="2165" pin="1"/><net_sink comp="2169" pin=1"/></net>

<net id="2181"><net_src comp="92" pin="0"/><net_sink comp="2175" pin=0"/></net>

<net id="2182"><net_src comp="2169" pin="2"/><net_sink comp="2175" pin=1"/></net>

<net id="2183"><net_src comp="60" pin="0"/><net_sink comp="2175" pin=2"/></net>

<net id="2184"><net_src comp="94" pin="0"/><net_sink comp="2175" pin=3"/></net>

<net id="2188"><net_src comp="1936" pin="1"/><net_sink comp="2185" pin=0"/></net>

<net id="2189"><net_src comp="2185" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="2195"><net_src comp="52" pin="0"/><net_sink comp="2190" pin=0"/></net>

<net id="2196"><net_src comp="1936" pin="1"/><net_sink comp="2190" pin=1"/></net>

<net id="2197"><net_src comp="54" pin="0"/><net_sink comp="2190" pin=2"/></net>

<net id="2202"><net_src comp="56" pin="0"/><net_sink comp="2198" pin=0"/></net>

<net id="2203"><net_src comp="2190" pin="3"/><net_sink comp="2198" pin=1"/></net>

<net id="2210"><net_src comp="58" pin="0"/><net_sink comp="2204" pin=0"/></net>

<net id="2211"><net_src comp="2198" pin="2"/><net_sink comp="2204" pin=1"/></net>

<net id="2212"><net_src comp="60" pin="0"/><net_sink comp="2204" pin=2"/></net>

<net id="2213"><net_src comp="62" pin="0"/><net_sink comp="2204" pin=3"/></net>

<net id="2220"><net_src comp="58" pin="0"/><net_sink comp="2214" pin=0"/></net>

<net id="2221"><net_src comp="242" pin="2"/><net_sink comp="2214" pin=1"/></net>

<net id="2222"><net_src comp="60" pin="0"/><net_sink comp="2214" pin=2"/></net>

<net id="2223"><net_src comp="62" pin="0"/><net_sink comp="2214" pin=3"/></net>

<net id="2228"><net_src comp="2204" pin="4"/><net_sink comp="2224" pin=0"/></net>

<net id="2229"><net_src comp="98" pin="0"/><net_sink comp="2224" pin=1"/></net>

<net id="2234"><net_src comp="2224" pin="2"/><net_sink comp="2230" pin=0"/></net>

<net id="2235"><net_src comp="1981" pin="4"/><net_sink comp="2230" pin=1"/></net>

<net id="2240"><net_src comp="2019" pin="1"/><net_sink comp="2236" pin=0"/></net>

<net id="2241"><net_src comp="2079" pin="1"/><net_sink comp="2236" pin=1"/></net>

<net id="2246"><net_src comp="1952" pin="1"/><net_sink comp="2242" pin=0"/></net>

<net id="2247"><net_src comp="22" pin="0"/><net_sink comp="2242" pin=1"/></net>

<net id="2253"><net_src comp="1956" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2254"><net_src comp="50" pin="0"/><net_sink comp="2248" pin=1"/></net>

<net id="2255"><net_src comp="2242" pin="2"/><net_sink comp="2248" pin=2"/></net>

<net id="2256"><net_src comp="2248" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="2261"><net_src comp="153" pin="4"/><net_sink comp="2257" pin=0"/></net>

<net id="2262"><net_src comp="18" pin="0"/><net_sink comp="2257" pin=1"/></net>

<net id="2266"><net_src comp="4" pin="0"/><net_sink comp="2263" pin=0"/></net>

<net id="2271"><net_src comp="4" pin="0"/><net_sink comp="2267" pin=1"/></net>

<net id="2275"><net_src comp="2263" pin="1"/><net_sink comp="2272" pin=0"/></net>

<net id="2281"><net_src comp="52" pin="0"/><net_sink comp="2276" pin=0"/></net>

<net id="2282"><net_src comp="2263" pin="1"/><net_sink comp="2276" pin=1"/></net>

<net id="2283"><net_src comp="54" pin="0"/><net_sink comp="2276" pin=2"/></net>

<net id="2288"><net_src comp="56" pin="0"/><net_sink comp="2284" pin=0"/></net>

<net id="2289"><net_src comp="2276" pin="3"/><net_sink comp="2284" pin=1"/></net>

<net id="2296"><net_src comp="58" pin="0"/><net_sink comp="2290" pin=0"/></net>

<net id="2297"><net_src comp="2284" pin="2"/><net_sink comp="2290" pin=1"/></net>

<net id="2298"><net_src comp="60" pin="0"/><net_sink comp="2290" pin=2"/></net>

<net id="2299"><net_src comp="62" pin="0"/><net_sink comp="2290" pin=3"/></net>

<net id="2305"><net_src comp="64" pin="0"/><net_sink comp="2300" pin=0"/></net>

<net id="2306"><net_src comp="2263" pin="1"/><net_sink comp="2300" pin=1"/></net>

<net id="2307"><net_src comp="66" pin="0"/><net_sink comp="2300" pin=2"/></net>

<net id="2311"><net_src comp="2300" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2317"><net_src comp="76" pin="0"/><net_sink comp="2312" pin=0"/></net>

<net id="2318"><net_src comp="2263" pin="1"/><net_sink comp="2312" pin=1"/></net>

<net id="2319"><net_src comp="78" pin="0"/><net_sink comp="2312" pin=2"/></net>

<net id="2323"><net_src comp="2312" pin="3"/><net_sink comp="2320" pin=0"/></net>

<net id="2328"><net_src comp="2308" pin="1"/><net_sink comp="2324" pin=0"/></net>

<net id="2329"><net_src comp="2320" pin="1"/><net_sink comp="2324" pin=1"/></net>

<net id="2336"><net_src comp="70" pin="0"/><net_sink comp="2330" pin=0"/></net>

<net id="2337"><net_src comp="2324" pin="2"/><net_sink comp="2330" pin=1"/></net>

<net id="2338"><net_src comp="60" pin="0"/><net_sink comp="2330" pin=2"/></net>

<net id="2339"><net_src comp="72" pin="0"/><net_sink comp="2330" pin=3"/></net>

<net id="2343"><net_src comp="2330" pin="4"/><net_sink comp="2340" pin=0"/></net>

<net id="2349"><net_src comp="106" pin="0"/><net_sink comp="2344" pin=0"/></net>

<net id="2350"><net_src comp="2263" pin="1"/><net_sink comp="2344" pin=1"/></net>

<net id="2351"><net_src comp="34" pin="0"/><net_sink comp="2344" pin=2"/></net>

<net id="2355"><net_src comp="2344" pin="3"/><net_sink comp="2352" pin=0"/></net>

<net id="2360"><net_src comp="2272" pin="1"/><net_sink comp="2356" pin=0"/></net>

<net id="2361"><net_src comp="2352" pin="1"/><net_sink comp="2356" pin=1"/></net>

<net id="2368"><net_src comp="58" pin="0"/><net_sink comp="2362" pin=0"/></net>

<net id="2369"><net_src comp="2356" pin="2"/><net_sink comp="2362" pin=1"/></net>

<net id="2370"><net_src comp="60" pin="0"/><net_sink comp="2362" pin=2"/></net>

<net id="2371"><net_src comp="62" pin="0"/><net_sink comp="2362" pin=3"/></net>

<net id="2380"><net_src comp="106" pin="0"/><net_sink comp="2375" pin=0"/></net>

<net id="2381"><net_src comp="34" pin="0"/><net_sink comp="2375" pin=2"/></net>

<net id="2385"><net_src comp="2375" pin="3"/><net_sink comp="2382" pin=0"/></net>

<net id="2390"><net_src comp="2382" pin="1"/><net_sink comp="2386" pin=0"/></net>

<net id="2391"><net_src comp="2372" pin="1"/><net_sink comp="2386" pin=1"/></net>

<net id="2398"><net_src comp="58" pin="0"/><net_sink comp="2392" pin=0"/></net>

<net id="2399"><net_src comp="2386" pin="2"/><net_sink comp="2392" pin=1"/></net>

<net id="2400"><net_src comp="60" pin="0"/><net_sink comp="2392" pin=2"/></net>

<net id="2401"><net_src comp="62" pin="0"/><net_sink comp="2392" pin=3"/></net>

<net id="2406"><net_src comp="2382" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="2407"><net_src comp="2372" pin="1"/><net_sink comp="2402" pin=1"/></net>

<net id="2414"><net_src comp="58" pin="0"/><net_sink comp="2408" pin=0"/></net>

<net id="2415"><net_src comp="2402" pin="2"/><net_sink comp="2408" pin=1"/></net>

<net id="2416"><net_src comp="60" pin="0"/><net_sink comp="2408" pin=2"/></net>

<net id="2417"><net_src comp="62" pin="0"/><net_sink comp="2408" pin=3"/></net>

<net id="2423"><net_src comp="52" pin="0"/><net_sink comp="2418" pin=0"/></net>

<net id="2424"><net_src comp="54" pin="0"/><net_sink comp="2418" pin=2"/></net>

<net id="2429"><net_src comp="56" pin="0"/><net_sink comp="2425" pin=0"/></net>

<net id="2430"><net_src comp="2418" pin="3"/><net_sink comp="2425" pin=1"/></net>

<net id="2437"><net_src comp="58" pin="0"/><net_sink comp="2431" pin=0"/></net>

<net id="2438"><net_src comp="2425" pin="2"/><net_sink comp="2431" pin=1"/></net>

<net id="2439"><net_src comp="60" pin="0"/><net_sink comp="2431" pin=2"/></net>

<net id="2440"><net_src comp="62" pin="0"/><net_sink comp="2431" pin=3"/></net>

<net id="2449"><net_src comp="52" pin="0"/><net_sink comp="2444" pin=0"/></net>

<net id="2450"><net_src comp="54" pin="0"/><net_sink comp="2444" pin=2"/></net>

<net id="2455"><net_src comp="56" pin="0"/><net_sink comp="2451" pin=0"/></net>

<net id="2456"><net_src comp="2444" pin="3"/><net_sink comp="2451" pin=1"/></net>

<net id="2463"><net_src comp="58" pin="0"/><net_sink comp="2457" pin=0"/></net>

<net id="2464"><net_src comp="2451" pin="2"/><net_sink comp="2457" pin=1"/></net>

<net id="2465"><net_src comp="60" pin="0"/><net_sink comp="2457" pin=2"/></net>

<net id="2466"><net_src comp="62" pin="0"/><net_sink comp="2457" pin=3"/></net>

<net id="2472"><net_src comp="106" pin="0"/><net_sink comp="2467" pin=0"/></net>

<net id="2473"><net_src comp="34" pin="0"/><net_sink comp="2467" pin=2"/></net>

<net id="2477"><net_src comp="2467" pin="3"/><net_sink comp="2474" pin=0"/></net>

<net id="2482"><net_src comp="2441" pin="1"/><net_sink comp="2478" pin=0"/></net>

<net id="2483"><net_src comp="2474" pin="1"/><net_sink comp="2478" pin=1"/></net>

<net id="2490"><net_src comp="58" pin="0"/><net_sink comp="2484" pin=0"/></net>

<net id="2491"><net_src comp="2478" pin="2"/><net_sink comp="2484" pin=1"/></net>

<net id="2492"><net_src comp="60" pin="0"/><net_sink comp="2484" pin=2"/></net>

<net id="2493"><net_src comp="62" pin="0"/><net_sink comp="2484" pin=3"/></net>

<net id="2498"><net_src comp="2474" pin="1"/><net_sink comp="2494" pin=0"/></net>

<net id="2499"><net_src comp="2441" pin="1"/><net_sink comp="2494" pin=1"/></net>

<net id="2506"><net_src comp="58" pin="0"/><net_sink comp="2500" pin=0"/></net>

<net id="2507"><net_src comp="2494" pin="2"/><net_sink comp="2500" pin=1"/></net>

<net id="2508"><net_src comp="60" pin="0"/><net_sink comp="2500" pin=2"/></net>

<net id="2509"><net_src comp="62" pin="0"/><net_sink comp="2500" pin=3"/></net>

<net id="2521"><net_src comp="52" pin="0"/><net_sink comp="2516" pin=0"/></net>

<net id="2522"><net_src comp="54" pin="0"/><net_sink comp="2516" pin=2"/></net>

<net id="2527"><net_src comp="56" pin="0"/><net_sink comp="2523" pin=0"/></net>

<net id="2528"><net_src comp="2516" pin="3"/><net_sink comp="2523" pin=1"/></net>

<net id="2535"><net_src comp="58" pin="0"/><net_sink comp="2529" pin=0"/></net>

<net id="2536"><net_src comp="2523" pin="2"/><net_sink comp="2529" pin=1"/></net>

<net id="2537"><net_src comp="60" pin="0"/><net_sink comp="2529" pin=2"/></net>

<net id="2538"><net_src comp="62" pin="0"/><net_sink comp="2529" pin=3"/></net>

<net id="2544"><net_src comp="106" pin="0"/><net_sink comp="2539" pin=0"/></net>

<net id="2545"><net_src comp="34" pin="0"/><net_sink comp="2539" pin=2"/></net>

<net id="2549"><net_src comp="2539" pin="3"/><net_sink comp="2546" pin=0"/></net>

<net id="2555"><net_src comp="76" pin="0"/><net_sink comp="2550" pin=0"/></net>

<net id="2556"><net_src comp="78" pin="0"/><net_sink comp="2550" pin=2"/></net>

<net id="2560"><net_src comp="2550" pin="3"/><net_sink comp="2557" pin=0"/></net>

<net id="2565"><net_src comp="2546" pin="1"/><net_sink comp="2561" pin=0"/></net>

<net id="2566"><net_src comp="2557" pin="1"/><net_sink comp="2561" pin=1"/></net>

<net id="2573"><net_src comp="58" pin="0"/><net_sink comp="2567" pin=0"/></net>

<net id="2574"><net_src comp="2561" pin="2"/><net_sink comp="2567" pin=1"/></net>

<net id="2575"><net_src comp="60" pin="0"/><net_sink comp="2567" pin=2"/></net>

<net id="2576"><net_src comp="62" pin="0"/><net_sink comp="2567" pin=3"/></net>

<net id="2581"><net_src comp="2546" pin="1"/><net_sink comp="2577" pin=0"/></net>

<net id="2582"><net_src comp="2513" pin="1"/><net_sink comp="2577" pin=1"/></net>

<net id="2589"><net_src comp="58" pin="0"/><net_sink comp="2583" pin=0"/></net>

<net id="2590"><net_src comp="2577" pin="2"/><net_sink comp="2583" pin=1"/></net>

<net id="2591"><net_src comp="60" pin="0"/><net_sink comp="2583" pin=2"/></net>

<net id="2592"><net_src comp="62" pin="0"/><net_sink comp="2583" pin=3"/></net>

<net id="2601"><net_src comp="52" pin="0"/><net_sink comp="2596" pin=0"/></net>

<net id="2602"><net_src comp="54" pin="0"/><net_sink comp="2596" pin=2"/></net>

<net id="2607"><net_src comp="56" pin="0"/><net_sink comp="2603" pin=0"/></net>

<net id="2608"><net_src comp="2596" pin="3"/><net_sink comp="2603" pin=1"/></net>

<net id="2615"><net_src comp="58" pin="0"/><net_sink comp="2609" pin=0"/></net>

<net id="2616"><net_src comp="2603" pin="2"/><net_sink comp="2609" pin=1"/></net>

<net id="2617"><net_src comp="60" pin="0"/><net_sink comp="2609" pin=2"/></net>

<net id="2618"><net_src comp="62" pin="0"/><net_sink comp="2609" pin=3"/></net>

<net id="2627"><net_src comp="106" pin="0"/><net_sink comp="2622" pin=0"/></net>

<net id="2628"><net_src comp="34" pin="0"/><net_sink comp="2622" pin=2"/></net>

<net id="2632"><net_src comp="2622" pin="3"/><net_sink comp="2629" pin=0"/></net>

<net id="2638"><net_src comp="82" pin="0"/><net_sink comp="2633" pin=0"/></net>

<net id="2639"><net_src comp="84" pin="0"/><net_sink comp="2633" pin=2"/></net>

<net id="2643"><net_src comp="2633" pin="3"/><net_sink comp="2640" pin=0"/></net>

<net id="2648"><net_src comp="2629" pin="1"/><net_sink comp="2644" pin=0"/></net>

<net id="2649"><net_src comp="2640" pin="1"/><net_sink comp="2644" pin=1"/></net>

<net id="2656"><net_src comp="58" pin="0"/><net_sink comp="2650" pin=0"/></net>

<net id="2657"><net_src comp="2644" pin="2"/><net_sink comp="2650" pin=1"/></net>

<net id="2658"><net_src comp="60" pin="0"/><net_sink comp="2650" pin=2"/></net>

<net id="2659"><net_src comp="62" pin="0"/><net_sink comp="2650" pin=3"/></net>

<net id="2666"><net_src comp="108" pin="0"/><net_sink comp="2660" pin=0"/></net>

<net id="2667"><net_src comp="110" pin="0"/><net_sink comp="2660" pin=2"/></net>

<net id="2668"><net_src comp="46" pin="0"/><net_sink comp="2660" pin=3"/></net>

<net id="2672"><net_src comp="2660" pin="4"/><net_sink comp="2669" pin=0"/></net>

<net id="2681"><net_src comp="106" pin="0"/><net_sink comp="2676" pin=0"/></net>

<net id="2682"><net_src comp="34" pin="0"/><net_sink comp="2676" pin=2"/></net>

<net id="2686"><net_src comp="2676" pin="3"/><net_sink comp="2683" pin=0"/></net>

<net id="2692"><net_src comp="76" pin="0"/><net_sink comp="2687" pin=0"/></net>

<net id="2693"><net_src comp="78" pin="0"/><net_sink comp="2687" pin=2"/></net>

<net id="2697"><net_src comp="2687" pin="3"/><net_sink comp="2694" pin=0"/></net>

<net id="2702"><net_src comp="2683" pin="1"/><net_sink comp="2698" pin=0"/></net>

<net id="2703"><net_src comp="2694" pin="1"/><net_sink comp="2698" pin=1"/></net>

<net id="2710"><net_src comp="58" pin="0"/><net_sink comp="2704" pin=0"/></net>

<net id="2711"><net_src comp="2698" pin="2"/><net_sink comp="2704" pin=1"/></net>

<net id="2712"><net_src comp="60" pin="0"/><net_sink comp="2704" pin=2"/></net>

<net id="2713"><net_src comp="62" pin="0"/><net_sink comp="2704" pin=3"/></net>

<net id="2719"><net_src comp="64" pin="0"/><net_sink comp="2714" pin=0"/></net>

<net id="2720"><net_src comp="66" pin="0"/><net_sink comp="2714" pin=2"/></net>

<net id="2724"><net_src comp="2714" pin="3"/><net_sink comp="2721" pin=0"/></net>

<net id="2729"><net_src comp="2721" pin="1"/><net_sink comp="2725" pin=0"/></net>

<net id="2730"><net_src comp="2673" pin="1"/><net_sink comp="2725" pin=1"/></net>

<net id="2737"><net_src comp="70" pin="0"/><net_sink comp="2731" pin=0"/></net>

<net id="2738"><net_src comp="2725" pin="2"/><net_sink comp="2731" pin=1"/></net>

<net id="2739"><net_src comp="60" pin="0"/><net_sink comp="2731" pin=2"/></net>

<net id="2740"><net_src comp="72" pin="0"/><net_sink comp="2731" pin=3"/></net>

<net id="2744"><net_src comp="2731" pin="4"/><net_sink comp="2741" pin=0"/></net>

<net id="2750"><net_src comp="52" pin="0"/><net_sink comp="2745" pin=0"/></net>

<net id="2751"><net_src comp="54" pin="0"/><net_sink comp="2745" pin=2"/></net>

<net id="2756"><net_src comp="56" pin="0"/><net_sink comp="2752" pin=0"/></net>

<net id="2757"><net_src comp="2745" pin="3"/><net_sink comp="2752" pin=1"/></net>

<net id="2764"><net_src comp="58" pin="0"/><net_sink comp="2758" pin=0"/></net>

<net id="2765"><net_src comp="2752" pin="2"/><net_sink comp="2758" pin=1"/></net>

<net id="2766"><net_src comp="60" pin="0"/><net_sink comp="2758" pin=2"/></net>

<net id="2767"><net_src comp="62" pin="0"/><net_sink comp="2758" pin=3"/></net>

<net id="2774"><net_src comp="108" pin="0"/><net_sink comp="2768" pin=0"/></net>

<net id="2775"><net_src comp="110" pin="0"/><net_sink comp="2768" pin=2"/></net>

<net id="2776"><net_src comp="46" pin="0"/><net_sink comp="2768" pin=3"/></net>

<net id="2780"><net_src comp="2768" pin="4"/><net_sink comp="2777" pin=0"/></net>

<net id="2786"><net_src comp="106" pin="0"/><net_sink comp="2781" pin=0"/></net>

<net id="2787"><net_src comp="34" pin="0"/><net_sink comp="2781" pin=2"/></net>

<net id="2791"><net_src comp="2781" pin="3"/><net_sink comp="2788" pin=0"/></net>

<net id="2797"><net_src comp="76" pin="0"/><net_sink comp="2792" pin=0"/></net>

<net id="2798"><net_src comp="78" pin="0"/><net_sink comp="2792" pin=2"/></net>

<net id="2802"><net_src comp="2792" pin="3"/><net_sink comp="2799" pin=0"/></net>

<net id="2807"><net_src comp="2788" pin="1"/><net_sink comp="2803" pin=0"/></net>

<net id="2808"><net_src comp="2799" pin="1"/><net_sink comp="2803" pin=1"/></net>

<net id="2815"><net_src comp="58" pin="0"/><net_sink comp="2809" pin=0"/></net>

<net id="2816"><net_src comp="2803" pin="2"/><net_sink comp="2809" pin=1"/></net>

<net id="2817"><net_src comp="60" pin="0"/><net_sink comp="2809" pin=2"/></net>

<net id="2818"><net_src comp="62" pin="0"/><net_sink comp="2809" pin=3"/></net>

<net id="2825"><net_src comp="112" pin="0"/><net_sink comp="2819" pin=0"/></net>

<net id="2826"><net_src comp="114" pin="0"/><net_sink comp="2819" pin=2"/></net>

<net id="2827"><net_src comp="46" pin="0"/><net_sink comp="2819" pin=3"/></net>

<net id="2831"><net_src comp="2819" pin="4"/><net_sink comp="2828" pin=0"/></net>

<net id="2836"><net_src comp="2609" pin="4"/><net_sink comp="2832" pin=0"/></net>

<net id="2837"><net_src comp="2529" pin="4"/><net_sink comp="2832" pin=1"/></net>

<net id="2842"><net_src comp="2457" pin="4"/><net_sink comp="2838" pin=0"/></net>

<net id="2843"><net_src comp="2290" pin="4"/><net_sink comp="2838" pin=1"/></net>

<net id="2848"><net_src comp="2838" pin="2"/><net_sink comp="2844" pin=0"/></net>

<net id="2849"><net_src comp="2832" pin="2"/><net_sink comp="2844" pin=1"/></net>

<net id="2854"><net_src comp="2758" pin="4"/><net_sink comp="2850" pin=0"/></net>

<net id="2855"><net_src comp="2431" pin="4"/><net_sink comp="2850" pin=1"/></net>

<net id="2860"><net_src comp="2850" pin="2"/><net_sink comp="2856" pin=1"/></net>

<net id="2865"><net_src comp="2856" pin="2"/><net_sink comp="2861" pin=0"/></net>

<net id="2866"><net_src comp="2844" pin="2"/><net_sink comp="2861" pin=1"/></net>

<net id="2871"><net_src comp="2392" pin="4"/><net_sink comp="2867" pin=0"/></net>

<net id="2876"><net_src comp="2484" pin="4"/><net_sink comp="2872" pin=0"/></net>

<net id="2877"><net_src comp="2567" pin="4"/><net_sink comp="2872" pin=1"/></net>

<net id="2882"><net_src comp="2872" pin="2"/><net_sink comp="2878" pin=0"/></net>

<net id="2883"><net_src comp="2867" pin="2"/><net_sink comp="2878" pin=1"/></net>

<net id="2888"><net_src comp="2704" pin="4"/><net_sink comp="2884" pin=0"/></net>

<net id="2889"><net_src comp="2340" pin="1"/><net_sink comp="2884" pin=1"/></net>

<net id="2894"><net_src comp="2777" pin="1"/><net_sink comp="2890" pin=0"/></net>

<net id="2895"><net_src comp="2619" pin="1"/><net_sink comp="2890" pin=1"/></net>

<net id="2899"><net_src comp="2890" pin="2"/><net_sink comp="2896" pin=0"/></net>

<net id="2904"><net_src comp="2896" pin="1"/><net_sink comp="2900" pin=0"/></net>

<net id="2905"><net_src comp="2884" pin="2"/><net_sink comp="2900" pin=1"/></net>

<net id="2910"><net_src comp="2900" pin="2"/><net_sink comp="2906" pin=0"/></net>

<net id="2911"><net_src comp="2878" pin="2"/><net_sink comp="2906" pin=1"/></net>

<net id="2916"><net_src comp="2583" pin="4"/><net_sink comp="2912" pin=0"/></net>

<net id="2917"><net_src comp="2650" pin="4"/><net_sink comp="2912" pin=1"/></net>

<net id="2922"><net_src comp="2912" pin="2"/><net_sink comp="2918" pin=0"/></net>

<net id="2923"><net_src comp="2500" pin="4"/><net_sink comp="2918" pin=1"/></net>

<net id="2928"><net_src comp="2809" pin="4"/><net_sink comp="2924" pin=1"/></net>

<net id="2933"><net_src comp="2924" pin="2"/><net_sink comp="2929" pin=1"/></net>

<net id="2938"><net_src comp="2929" pin="2"/><net_sink comp="2934" pin=0"/></net>

<net id="2939"><net_src comp="2918" pin="2"/><net_sink comp="2934" pin=1"/></net>

<net id="2944"><net_src comp="2362" pin="4"/><net_sink comp="2940" pin=0"/></net>

<net id="2945"><net_src comp="2408" pin="4"/><net_sink comp="2940" pin=1"/></net>

<net id="2950"><net_src comp="2741" pin="1"/><net_sink comp="2946" pin=1"/></net>

<net id="2955"><net_src comp="2946" pin="2"/><net_sink comp="2951" pin=0"/></net>

<net id="2956"><net_src comp="2940" pin="2"/><net_sink comp="2951" pin=1"/></net>

<net id="2961"><net_src comp="2828" pin="1"/><net_sink comp="2957" pin=0"/></net>

<net id="2962"><net_src comp="2510" pin="1"/><net_sink comp="2957" pin=1"/></net>

<net id="2966"><net_src comp="2957" pin="2"/><net_sink comp="2963" pin=0"/></net>

<net id="2971"><net_src comp="2593" pin="1"/><net_sink comp="2967" pin=0"/></net>

<net id="2972"><net_src comp="2669" pin="1"/><net_sink comp="2967" pin=1"/></net>

<net id="2976"><net_src comp="2967" pin="2"/><net_sink comp="2973" pin=0"/></net>

<net id="2981"><net_src comp="2973" pin="1"/><net_sink comp="2977" pin=0"/></net>

<net id="2982"><net_src comp="2963" pin="1"/><net_sink comp="2977" pin=1"/></net>

<net id="2987"><net_src comp="2977" pin="2"/><net_sink comp="2983" pin=0"/></net>

<net id="2988"><net_src comp="2951" pin="2"/><net_sink comp="2983" pin=1"/></net>

<net id="3008"><net_src comp="126" pin="0"/><net_sink comp="2989" pin=0"/></net>

<net id="3009"><net_src comp="2989" pin="17"/><net_sink comp="142" pin=2"/></net>

<net id="3013"><net_src comp="132" pin="1"/><net_sink comp="3010" pin=0"/></net>

<net id="3014"><net_src comp="3010" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="3015"><net_src comp="3010" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="3016"><net_src comp="3010" pin="1"/><net_sink comp="1887" pin=1"/></net>

<net id="3020"><net_src comp="1841" pin="2"/><net_sink comp="3017" pin=0"/></net>

<net id="3024"><net_src comp="1857" pin="2"/><net_sink comp="3021" pin=0"/></net>

<net id="3025"><net_src comp="3021" pin="1"/><net_sink comp="1962" pin=1"/></net>

<net id="3029"><net_src comp="1869" pin="2"/><net_sink comp="3026" pin=0"/></net>

<net id="3033"><net_src comp="136" pin="2"/><net_sink comp="3030" pin=0"/></net>

<net id="3034"><net_src comp="3030" pin="1"/><net_sink comp="2745" pin=1"/></net>

<net id="3035"><net_src comp="3030" pin="1"/><net_sink comp="2768" pin=1"/></net>

<net id="3036"><net_src comp="3030" pin="1"/><net_sink comp="2781" pin=1"/></net>

<net id="3037"><net_src comp="3030" pin="1"/><net_sink comp="2792" pin=1"/></net>

<net id="3038"><net_src comp="3030" pin="1"/><net_sink comp="2819" pin=1"/></net>

<net id="3042"><net_src comp="1892" pin="1"/><net_sink comp="3039" pin=0"/></net>

<net id="3043"><net_src comp="3039" pin="1"/><net_sink comp="2267" pin=0"/></net>

<net id="3044"><net_src comp="3039" pin="1"/><net_sink comp="2372" pin=0"/></net>

<net id="3045"><net_src comp="3039" pin="1"/><net_sink comp="2375" pin=1"/></net>

<net id="3049"><net_src comp="1896" pin="1"/><net_sink comp="3046" pin=0"/></net>

<net id="3050"><net_src comp="3046" pin="1"/><net_sink comp="2418" pin=1"/></net>

<net id="3054"><net_src comp="1906" pin="1"/><net_sink comp="3051" pin=0"/></net>

<net id="3055"><net_src comp="3051" pin="1"/><net_sink comp="2441" pin=0"/></net>

<net id="3056"><net_src comp="3051" pin="1"/><net_sink comp="2444" pin=1"/></net>

<net id="3057"><net_src comp="3051" pin="1"/><net_sink comp="2467" pin=1"/></net>

<net id="3061"><net_src comp="1916" pin="1"/><net_sink comp="3058" pin=0"/></net>

<net id="3062"><net_src comp="3058" pin="1"/><net_sink comp="2513" pin=0"/></net>

<net id="3063"><net_src comp="3058" pin="1"/><net_sink comp="2516" pin=1"/></net>

<net id="3064"><net_src comp="3058" pin="1"/><net_sink comp="2539" pin=1"/></net>

<net id="3065"><net_src comp="3058" pin="1"/><net_sink comp="2550" pin=1"/></net>

<net id="3069"><net_src comp="1926" pin="1"/><net_sink comp="3066" pin=0"/></net>

<net id="3070"><net_src comp="3066" pin="1"/><net_sink comp="2596" pin=1"/></net>

<net id="3071"><net_src comp="3066" pin="1"/><net_sink comp="2622" pin=1"/></net>

<net id="3072"><net_src comp="3066" pin="1"/><net_sink comp="2633" pin=1"/></net>

<net id="3073"><net_src comp="3066" pin="1"/><net_sink comp="2660" pin=1"/></net>

<net id="3077"><net_src comp="1936" pin="1"/><net_sink comp="3074" pin=0"/></net>

<net id="3078"><net_src comp="3074" pin="1"/><net_sink comp="2673" pin=0"/></net>

<net id="3079"><net_src comp="3074" pin="1"/><net_sink comp="2676" pin=1"/></net>

<net id="3080"><net_src comp="3074" pin="1"/><net_sink comp="2687" pin=1"/></net>

<net id="3081"><net_src comp="3074" pin="1"/><net_sink comp="2714" pin=1"/></net>

<net id="3085"><net_src comp="1962" pin="2"/><net_sink comp="3082" pin=0"/></net>

<net id="3089"><net_src comp="2029" pin="4"/><net_sink comp="3086" pin=0"/></net>

<net id="3090"><net_src comp="3086" pin="1"/><net_sink comp="2867" pin=1"/></net>

<net id="3094"><net_src comp="2083" pin="4"/><net_sink comp="3091" pin=0"/></net>

<net id="3095"><net_src comp="3091" pin="1"/><net_sink comp="2946" pin=0"/></net>

<net id="3099"><net_src comp="2115" pin="4"/><net_sink comp="3096" pin=0"/></net>

<net id="3100"><net_src comp="3096" pin="1"/><net_sink comp="2510" pin=0"/></net>

<net id="3104"><net_src comp="2147" pin="4"/><net_sink comp="3101" pin=0"/></net>

<net id="3105"><net_src comp="3101" pin="1"/><net_sink comp="2593" pin=0"/></net>

<net id="3109"><net_src comp="2175" pin="4"/><net_sink comp="3106" pin=0"/></net>

<net id="3110"><net_src comp="3106" pin="1"/><net_sink comp="2619" pin=0"/></net>

<net id="3114"><net_src comp="2214" pin="4"/><net_sink comp="3111" pin=0"/></net>

<net id="3115"><net_src comp="3111" pin="1"/><net_sink comp="2924" pin=0"/></net>

<net id="3119"><net_src comp="2230" pin="2"/><net_sink comp="3116" pin=0"/></net>

<net id="3120"><net_src comp="3116" pin="1"/><net_sink comp="2856" pin=0"/></net>

<net id="3124"><net_src comp="2236" pin="2"/><net_sink comp="3121" pin=0"/></net>

<net id="3125"><net_src comp="3121" pin="1"/><net_sink comp="2929" pin=0"/></net>

<net id="3129"><net_src comp="2861" pin="2"/><net_sink comp="3126" pin=0"/></net>

<net id="3130"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=2"/></net>

<net id="3131"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=3"/></net>

<net id="3132"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=4"/></net>

<net id="3133"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=6"/></net>

<net id="3134"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=7"/></net>

<net id="3135"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=8"/></net>

<net id="3136"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=9"/></net>

<net id="3137"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=10"/></net>

<net id="3138"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=11"/></net>

<net id="3139"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=12"/></net>

<net id="3140"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=13"/></net>

<net id="3141"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=14"/></net>

<net id="3142"><net_src comp="3126" pin="1"/><net_sink comp="2989" pin=16"/></net>

<net id="3146"><net_src comp="2906" pin="2"/><net_sink comp="3143" pin=0"/></net>

<net id="3147"><net_src comp="3143" pin="1"/><net_sink comp="2989" pin=15"/></net>

<net id="3151"><net_src comp="2934" pin="2"/><net_sink comp="3148" pin=0"/></net>

<net id="3152"><net_src comp="3148" pin="1"/><net_sink comp="2989" pin=5"/></net>

<net id="3156"><net_src comp="2983" pin="2"/><net_sink comp="3153" pin=0"/></net>

<net id="3157"><net_src comp="3153" pin="1"/><net_sink comp="2989" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {4 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 | {3 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 | {2 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {2 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {2 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {2 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {2 }
	Port: void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {2 }
	Port: sX_3 | {2 }
	Port: pX_3 | {1 }
 - Input state : 
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : layer25_out | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 | {3 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : sX_3 | {2 }
	Port: conv_1d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> : pX_3 | {1 }
  - Chain level:
	State 1
		store_ln21 : 1
		i_iw_7 : 1
		icmp_ln21 : 2
		i_iw_8 : 2
		br_ln21 : 3
		icmp_ln360_1 : 1
		add_ln384 : 1
		icmp_ln384 : 2
		br_ln384 : 3
		store_ln389 : 2
		store_ln21 : 3
	State 2
		store_ln172 : 1
		store_ln172 : 1
		store_ln172 : 1
		store_ln172 : 1
		store_ln172 : 1
		icmp_ln360 : 1
		and_ln360 : 2
		br_ln360 : 2
		shl_ln1273_65 : 1
		r_V_171 : 2
		trunc_ln818_104 : 3
		shl_ln1273_67 : 1
		sext_ln1273_6 : 2
		r_V_173 : 3
		trunc_ln818_106 : 4
		sext_ln818_1 : 5
		sext_ln1273_7 : 1
		r_V_176 : 2
		trunc_ln818_109 : 3
		shl_ln1273_69 : 1
		sext_ln1273_8 : 2
		shl_ln1273_70 : 1
		sext_ln1273_9 : 2
		r_V_177 : 3
		trunc_ln818_110 : 4
		sext_ln818_2 : 5
		r_V_178 : 2
		trunc_ln818_111 : 3
		sext_ln1273_10 : 1
		shl_ln1273_73 : 1
		sext_ln1273_13 : 2
		r_V_182 : 3
		trunc_ln818_115 : 4
		sext_ln1273_14 : 1
		shl_ln1273_77 : 1
		sext_ln1273_18 : 2
		r_V_186 : 3
		trunc_ln818_119 : 4
		shl_ln1273_79 : 1
		sext_ln1273_19 : 2
		r_V_188 : 3
		trunc_ln818_121 : 4
		sext_ln1270 : 1
		shl_ln1273_82 : 1
		r_V_190 : 2
		trunc_ln818_124 : 3
		mul_ln1270 : 2
		trunc_ln818_126 : 3
		add_ln813_128 : 4
		add_ln813_129 : 5
		add_ln813_142 : 6
		add_ln391 : 1
		select_ln391 : 2
		storemerge : 3
		store_ln387 : 4
	State 3
		sext_ln1273 : 1
		shl_ln : 1
		r_V : 2
		trunc_ln : 3
		shl_ln1273_s : 1
		sext_ln1273_1 : 2
		shl_ln1273_63 : 1
		sext_ln1273_2 : 2
		r_V_169 : 3
		trunc_ln818_s : 4
		sext_ln818 : 5
		shl_ln1273_64 : 1
		sext_ln1273_3 : 2
		r_V_170 : 3
		trunc_ln818_103 : 4
		sext_ln1273_5 : 1
		r_V_172 : 2
		trunc_ln818_105 : 3
		r_V_174 : 2
		trunc_ln818_107 : 3
		r_V_175 : 1
		trunc_ln818_108 : 2
		r_V_179 : 1
		trunc_ln818_112 : 2
		sext_ln1273_12 : 1
		r_V_180 : 2
		trunc_ln818_113 : 3
		r_V_181 : 2
		trunc_ln818_114 : 3
		r_V_183 : 1
		trunc_ln818_116 : 2
		sext_ln1273_16 : 1
		sext_ln1273_17 : 1
		r_V_184 : 2
		trunc_ln818_117 : 3
		r_V_185 : 2
		trunc_ln818_118 : 3
		r_V_187 : 1
		trunc_ln818_120 : 2
		sext_ln1273_21 : 1
		sext_ln1273_22 : 1
		r_V_189 : 2
		trunc_ln818_122 : 3
		sext_ln70_2 : 1
		sext_ln1273_24 : 1
		sext_ln1273_25 : 1
		r_V_191 : 2
		trunc_ln818_125 : 3
		sext_ln1273_26 : 1
		r_V_192 : 2
		trunc_ln818_127 : 3
		sext_ln818_3 : 4
		r_V_193 : 1
		trunc_ln818_128 : 2
		sext_ln1273_27 : 1
		sext_ln1273_28 : 1
		sext_ln1273_29 : 1
		r_V_194 : 2
		trunc_ln818_130 : 3
		sext_ln813 : 1
		add_ln813 : 3
		add_ln813_125 : 4
		add_ln813_126 : 5
		add_ln813_127 : 3
		add_ln813_130 : 4
		res_out_V : 6
		add_ln813_132 : 4
		add_ln813_133 : 4
		add_ln813_134 : 5
		add_ln813_135 : 6
		add_ln813_136 : 2
		sext_ln813_34 : 3
		add_ln813_137 : 7
		res_out_V_4 : 8
		add_ln813_139 : 4
		add_ln813_140 : 5
		add_ln813_141 : 4
		add_ln813_143 : 5
		res_out_V_2 : 6
		add_ln813_145 : 5
		add_ln813_146 : 5
		add_ln813_147 : 6
		add_ln813_148 : 2
		sext_ln813_35 : 3
		add_ln813_149 : 2
		sext_ln813_36 : 3
		add_ln813_150 : 4
		res_out_V_3 : 7
	State 4
		write_ln380 : 1
		rend : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      i_iw_8_fu_1847      |    0    |    0    |    12   |
|          |     add_ln384_fu_1863    |    0    |    0    |    39   |
|          |      r_V_182_fu_2109     |    0    |    0    |    25   |
|          |   add_ln813_128_fu_2224  |    0    |    0    |    16   |
|          |   add_ln813_129_fu_2230  |    0    |    0    |    16   |
|          |   add_ln813_142_fu_2236  |    0    |    0    |    22   |
|          |     add_ln391_fu_2242    |    0    |    0    |    39   |
|          |      r_V_174_fu_2402     |    0    |    0    |    27   |
|          |      r_V_181_fu_2494     |    0    |    0    |    27   |
|          |      r_V_185_fu_2577     |    0    |    0    |    27   |
|          |      r_V_192_fu_2725     |    0    |    0    |    26   |
|          |     add_ln813_fu_2832    |    0    |    0    |    23   |
|          |   add_ln813_125_fu_2838  |    0    |    0    |    23   |
|          |   add_ln813_126_fu_2844  |    0    |    0    |    16   |
|          |   add_ln813_127_fu_2850  |    0    |    0    |    16   |
|          |   add_ln813_130_fu_2856  |    0    |    0    |    16   |
|          |     res_out_V_fu_2861    |    0    |    0    |    16   |
|    add   |   add_ln813_132_fu_2867  |    0    |    0    |    23   |
|          |   add_ln813_133_fu_2872  |    0    |    0    |    23   |
|          |   add_ln813_134_fu_2878  |    0    |    0    |    16   |
|          |   add_ln813_135_fu_2884  |    0    |    0    |    16   |
|          |   add_ln813_136_fu_2890  |    0    |    0    |    20   |
|          |   add_ln813_137_fu_2900  |    0    |    0    |    16   |
|          |    res_out_V_4_fu_2906   |    0    |    0    |    16   |
|          |   add_ln813_139_fu_2912  |    0    |    0    |    23   |
|          |   add_ln813_140_fu_2918  |    0    |    0    |    16   |
|          |   add_ln813_141_fu_2924  |    0    |    0    |    16   |
|          |   add_ln813_143_fu_2929  |    0    |    0    |    16   |
|          |    res_out_V_2_fu_2934   |    0    |    0    |    16   |
|          |   add_ln813_145_fu_2940  |    0    |    0    |    23   |
|          |   add_ln813_146_fu_2946  |    0    |    0    |    23   |
|          |   add_ln813_147_fu_2951  |    0    |    0    |    16   |
|          |   add_ln813_148_fu_2957  |    0    |    0    |    21   |
|          |   add_ln813_149_fu_2967  |    0    |    0    |    21   |
|          |   add_ln813_150_fu_2977  |    0    |    0    |    22   |
|          |    res_out_V_3_fu_2983   |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |      r_V_171_fu_1975     |    0    |    0    |    28   |
|          |      r_V_173_fu_2003     |    0    |    0    |    26   |
|          |      r_V_177_fu_2063     |    0    |    0    |    26   |
|          |      r_V_186_fu_2141     |    0    |    0    |    25   |
|          |      r_V_188_fu_2169     |    0    |    0    |    24   |
|          |      r_V_190_fu_2198     |    0    |    0    |    28   |
|          |        r_V_fu_2284       |    0    |    0    |    28   |
|          |      r_V_169_fu_2324     |    0    |    0    |    26   |
|          |      r_V_170_fu_2356     |    0    |    0    |    27   |
|    sub   |      r_V_172_fu_2386     |    0    |    0    |    27   |
|          |      r_V_175_fu_2425     |    0    |    0    |    28   |
|          |      r_V_179_fu_2451     |    0    |    0    |    28   |
|          |      r_V_180_fu_2478     |    0    |    0    |    27   |
|          |      r_V_183_fu_2523     |    0    |    0    |    28   |
|          |      r_V_184_fu_2561     |    0    |    0    |    27   |
|          |      r_V_187_fu_2603     |    0    |    0    |    28   |
|          |      r_V_189_fu_2644     |    0    |    0    |    27   |
|          |      r_V_191_fu_2698     |    0    |    0    |    27   |
|          |      r_V_193_fu_2752     |    0    |    0    |    28   |
|          |      r_V_194_fu_2803     |    0    |    0    |    27   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln21_fu_1841    |    0    |    0    |    9    |
|   icmp   |   icmp_ln360_1_fu_1857   |    0    |    0    |    20   |
|          |    icmp_ln384_fu_1869    |    0    |    0    |    20   |
|          |    icmp_ln360_fu_1956    |    0    |    0    |    20   |
|----------|--------------------------|---------|---------|---------|
|  select  |   select_ln391_fu_2248   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |      r_V_178_fu_178      |    1    |    0    |    5    |
|    mul   |     mul_ln1270_fu_242    |    1    |    0    |    5    |
|          |      r_V_176_fu_253      |    1    |    0    |    5    |
|----------|--------------------------|---------|---------|---------|
|    and   |     and_ln360_fu_1962    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |     a_V_7_read_fu_136    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln380_write_fu_142 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   shl_ln1273_65_fu_1967  |    0    |    0    |    0    |
|          |   shl_ln1273_67_fu_1991  |    0    |    0    |    0    |
|          |   shl_ln1273_69_fu_2039  |    0    |    0    |    0    |
|          |   shl_ln1273_70_fu_2051  |    0    |    0    |    0    |
|          |   shl_ln1273_73_fu_2097  |    0    |    0    |    0    |
|          |   shl_ln1273_77_fu_2129  |    0    |    0    |    0    |
|          |   shl_ln1273_79_fu_2157  |    0    |    0    |    0    |
|          |   shl_ln1273_82_fu_2190  |    0    |    0    |    0    |
|          |      shl_ln_fu_2276      |    0    |    0    |    0    |
|          |   shl_ln1273_s_fu_2300   |    0    |    0    |    0    |
|          |   shl_ln1273_63_fu_2312  |    0    |    0    |    0    |
|          |   shl_ln1273_64_fu_2344  |    0    |    0    |    0    |
|          |   shl_ln1273_66_fu_2375  |    0    |    0    |    0    |
|          |   shl_ln1273_68_fu_2418  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1273_71_fu_2444  |    0    |    0    |    0    |
|          |   shl_ln1273_72_fu_2467  |    0    |    0    |    0    |
|          |   shl_ln1273_74_fu_2516  |    0    |    0    |    0    |
|          |   shl_ln1273_75_fu_2539  |    0    |    0    |    0    |
|          |   shl_ln1273_76_fu_2550  |    0    |    0    |    0    |
|          |   shl_ln1273_78_fu_2596  |    0    |    0    |    0    |
|          |   shl_ln1273_80_fu_2622  |    0    |    0    |    0    |
|          |   shl_ln1273_81_fu_2633  |    0    |    0    |    0    |
|          |   shl_ln1273_83_fu_2676  |    0    |    0    |    0    |
|          |   shl_ln1273_84_fu_2687  |    0    |    0    |    0    |
|          |   shl_ln1273_85_fu_2714  |    0    |    0    |    0    |
|          |   shl_ln1273_86_fu_2745  |    0    |    0    |    0    |
|          |   shl_ln1273_87_fu_2781  |    0    |    0    |    0    |
|          |   shl_ln1273_88_fu_2792  |    0    |    0    |    0    |
|          |    or_ln380_s_fu_2989    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  trunc_ln818_104_fu_1981 |    0    |    0    |    0    |
|          |  trunc_ln818_106_fu_2009 |    0    |    0    |    0    |
|          |  trunc_ln818_109_fu_2029 |    0    |    0    |    0    |
|          |  trunc_ln818_110_fu_2069 |    0    |    0    |    0    |
|          |  trunc_ln818_111_fu_2083 |    0    |    0    |    0    |
|          |  trunc_ln818_115_fu_2115 |    0    |    0    |    0    |
|          |  trunc_ln818_119_fu_2147 |    0    |    0    |    0    |
|          |  trunc_ln818_121_fu_2175 |    0    |    0    |    0    |
|          |  trunc_ln818_124_fu_2204 |    0    |    0    |    0    |
|          |  trunc_ln818_126_fu_2214 |    0    |    0    |    0    |
|          |     trunc_ln_fu_2290     |    0    |    0    |    0    |
|          |   trunc_ln818_s_fu_2330  |    0    |    0    |    0    |
|          |  trunc_ln818_103_fu_2362 |    0    |    0    |    0    |
|          |  trunc_ln818_105_fu_2392 |    0    |    0    |    0    |
|          |  trunc_ln818_107_fu_2408 |    0    |    0    |    0    |
|partselect|  trunc_ln818_108_fu_2431 |    0    |    0    |    0    |
|          |  trunc_ln818_112_fu_2457 |    0    |    0    |    0    |
|          |  trunc_ln818_113_fu_2484 |    0    |    0    |    0    |
|          |  trunc_ln818_114_fu_2500 |    0    |    0    |    0    |
|          |  trunc_ln818_116_fu_2529 |    0    |    0    |    0    |
|          |  trunc_ln818_117_fu_2567 |    0    |    0    |    0    |
|          |  trunc_ln818_118_fu_2583 |    0    |    0    |    0    |
|          |  trunc_ln818_120_fu_2609 |    0    |    0    |    0    |
|          |  trunc_ln818_122_fu_2650 |    0    |    0    |    0    |
|          |  trunc_ln818_123_fu_2660 |    0    |    0    |    0    |
|          |  trunc_ln818_125_fu_2704 |    0    |    0    |    0    |
|          |  trunc_ln818_127_fu_2731 |    0    |    0    |    0    |
|          |  trunc_ln818_128_fu_2758 |    0    |    0    |    0    |
|          |  trunc_ln818_129_fu_2768 |    0    |    0    |    0    |
|          |  trunc_ln818_130_fu_2809 |    0    |    0    |    0    |
|          |  trunc_ln818_131_fu_2819 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   sext_ln1273_6_fu_1999  |    0    |    0    |    0    |
|          |   sext_ln818_1_fu_2019   |    0    |    0    |    0    |
|          |   sext_ln1273_7_fu_2023  |    0    |    0    |    0    |
|          |   sext_ln1273_8_fu_2047  |    0    |    0    |    0    |
|          |   sext_ln1273_9_fu_2059  |    0    |    0    |    0    |
|          |   sext_ln818_2_fu_2079   |    0    |    0    |    0    |
|          |  sext_ln1273_10_fu_2093  |    0    |    0    |    0    |
|          |  sext_ln1273_13_fu_2105  |    0    |    0    |    0    |
|          |  sext_ln1273_14_fu_2125  |    0    |    0    |    0    |
|          |  sext_ln1273_18_fu_2137  |    0    |    0    |    0    |
|          |  sext_ln1273_19_fu_2165  |    0    |    0    |    0    |
|          |    sext_ln1270_fu_2185   |    0    |    0    |    0    |
|          |    sext_ln1273_fu_2272   |    0    |    0    |    0    |
|          |   sext_ln1273_1_fu_2308  |    0    |    0    |    0    |
|          |   sext_ln1273_2_fu_2320  |    0    |    0    |    0    |
|          |    sext_ln818_fu_2340    |    0    |    0    |    0    |
|          |   sext_ln1273_3_fu_2352  |    0    |    0    |    0    |
|          |   sext_ln1273_4_fu_2372  |    0    |    0    |    0    |
|          |   sext_ln1273_5_fu_2382  |    0    |    0    |    0    |
|          |  sext_ln1273_11_fu_2441  |    0    |    0    |    0    |
|   sext   |  sext_ln1273_12_fu_2474  |    0    |    0    |    0    |
|          |     sext_ln70_fu_2510    |    0    |    0    |    0    |
|          |  sext_ln1273_15_fu_2513  |    0    |    0    |    0    |
|          |  sext_ln1273_16_fu_2546  |    0    |    0    |    0    |
|          |  sext_ln1273_17_fu_2557  |    0    |    0    |    0    |
|          |    sext_ln70_1_fu_2593   |    0    |    0    |    0    |
|          |  sext_ln1273_20_fu_2619  |    0    |    0    |    0    |
|          |  sext_ln1273_21_fu_2629  |    0    |    0    |    0    |
|          |  sext_ln1273_22_fu_2640  |    0    |    0    |    0    |
|          |    sext_ln70_2_fu_2669   |    0    |    0    |    0    |
|          |  sext_ln1273_23_fu_2673  |    0    |    0    |    0    |
|          |  sext_ln1273_24_fu_2683  |    0    |    0    |    0    |
|          |  sext_ln1273_25_fu_2694  |    0    |    0    |    0    |
|          |  sext_ln1273_26_fu_2721  |    0    |    0    |    0    |
|          |   sext_ln818_3_fu_2741   |    0    |    0    |    0    |
|          |  sext_ln1273_27_fu_2777  |    0    |    0    |    0    |
|          |  sext_ln1273_28_fu_2788  |    0    |    0    |    0    |
|          |  sext_ln1273_29_fu_2799  |    0    |    0    |    0    |
|          |    sext_ln813_fu_2828    |    0    |    0    |    0    |
|          |   sext_ln813_34_fu_2896  |    0    |    0    |    0    |
|          |   sext_ln813_35_fu_2963  |    0    |    0    |    0    |
|          |   sext_ln813_36_fu_2973  |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |    0    |   1403  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_V_1_reg_3039     |   16   |
|     a_V_2_reg_3046     |   16   |
|     a_V_3_reg_3051     |   16   |
|     a_V_4_reg_3058     |   16   |
|     a_V_5_reg_3066     |   16   |
|     a_V_6_reg_3074     |   16   |
|     a_V_7_reg_3030     |   16   |
| add_ln813_129_reg_3116 |   16   |
| add_ln813_142_reg_3121 |   16   |
|   and_ln360_reg_3082   |    1   |
|      i_iw_reg_3010     |    4   |
|   icmp_ln21_reg_3017   |    1   |
|  icmp_ln360_1_reg_3021 |    1   |
|   icmp_ln384_reg_3026  |    1   |
|  res_out_V_2_reg_3148  |   16   |
|  res_out_V_3_reg_3153  |   16   |
|  res_out_V_4_reg_3143  |   16   |
|   res_out_V_reg_3126   |   16   |
|   storemerge_reg_149   |   32   |
|trunc_ln818_109_reg_3086|   16   |
|trunc_ln818_111_reg_3091|   16   |
|trunc_ln818_115_reg_3096|   14   |
|trunc_ln818_119_reg_3101|   14   |
|trunc_ln818_121_reg_3106|   13   |
|trunc_ln818_126_reg_3111|   16   |
+------------------------+--------+
|          Total         |   337  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |  1403  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   337  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   337  |  1403  |
+-----------+--------+--------+--------+
