<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='104' type='8192'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='103'>// no signed wrap.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='104'>// Instruction supports division is</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1262' u='r' c='_ZN12_GLOBAL__N_18MIParser16parseInstructionERjS1_'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='751' u='r' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='548' u='r' c='_ZN4llvm12MachineInstr24copyFlagsFromInstructionERKNS_11InstructionE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1656' u='r' c='_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='951' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S5_EEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='231' u='r' c='_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='236' u='r' c='_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='244' u='r' c='_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8556' u='r' c='_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8561' u='r' c='_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_'/>
