{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616168770422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616168770427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 19 15:46:10 2021 " "Processing started: Fri Mar 19 15:46:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616168770427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168770427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControllerDatapath -c ControllerDatapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControllerDatapath -c ControllerDatapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168770428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616168771200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616168771200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerdatapath_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controllerdatapath_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControllerDatapath_vhd-bdf_type " "Found design unit 1: ControllerDatapath_vhd-bdf_type" {  } { { "ControllerDatapath_vhd.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781120 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControllerDatapath_vhd " "Found entity 1: ControllerDatapath_vhd" {  } { { "ControllerDatapath_vhd.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath_vhd.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 big_mux_4-rtl " "Found design unit 1: big_mux_4-rtl" {  } { { "big_mux_4.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781126 ""} { "Info" "ISGN_ENTITY_NAME" "1 big_mux_4 " "Found entity 1: big_mux_4" {  } { { "big_mux_4.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/big_mux_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplereg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simplereg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simplereg-rtl " "Found design unit 1: simplereg-rtl" {  } { { "simplereg.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781131 ""} { "Info" "ISGN_ENTITY_NAME" "1 simplereg " "Found entity 1: simplereg" {  } { { "simplereg.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/simplereg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controllerdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerDatapath " "Found entity 1: ControllerDatapath" {  } { { "ControllerDatapath.bdf" "" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_adder_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unsigned_adder_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder_b-rtl " "Found design unit 1: unsigned_adder_b-rtl" {  } { { "unsigned_adder_b.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781143 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder_b " "Found entity 1: unsigned_adder_b" {  } { { "unsigned_adder_b.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/unsigned_adder_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_literal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_literal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_literal-SYN " "Found design unit 1: constant_literal-SYN" {  } { { "constant_literal.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781148 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_literal " "Found entity 1: constant_literal" {  } { { "constant_literal.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616168781148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168781148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControllerDatapath " "Elaborating entity \"ControllerDatapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616168781209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplereg simplereg:REG_ACC " "Elaborating entity \"simplereg\" for hierarchy \"simplereg:REG_ACC\"" {  } { { "ControllerDatapath.bdf" "REG_ACC" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath.bdf" { { 464 600 792 576 "REG_ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_mux_4 big_mux_4:MUX_ACC " "Elaborating entity \"big_mux_4\" for hierarchy \"big_mux_4:MUX_ACC\"" {  } { { "ControllerDatapath.bdf" "MUX_ACC" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath.bdf" { { 512 224 392 656 "MUX_ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_literal constant_literal:inst1 " "Elaborating entity \"constant_literal\" for hierarchy \"constant_literal:inst1\"" {  } { { "ControllerDatapath.bdf" "inst1" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath.bdf" { { -48 312 424 0 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_literal.vhd" "LPM_CONSTANT_component" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant_literal.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constant_literal:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616168781432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616168781432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616168781432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616168781432 ""}  } { { "constant_literal.vhd" "" { Text "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/constant_literal.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616168781432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unsigned_adder_b unsigned_adder_b:inst " "Elaborating entity \"unsigned_adder_b\" for hierarchy \"unsigned_adder_b:inst\"" {  } { { "ControllerDatapath.bdf" "inst" { Schematic "C:/git/ModelSim-VHDL-Testing/C1/Tasks/C_ControllerDatapath/ControllerDatapath.bdf" { { 720 568 824 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168781435 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616168782136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616168782816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616168782816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616168783008 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616168783008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616168783008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616168783008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616168783055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 19 15:46:23 2021 " "Processing ended: Fri Mar 19 15:46:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616168783055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616168783055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616168783055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616168783055 ""}
