--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -ise
/home/atana/RTI/dnepr/check/ise/check.ise -intstyle ise -v 3 -s 4 -xml top
top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.41 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
dnepr_rc_start|    2.364(R)|   -0.113(R)|clk_BUFGP         |   0.000|
dnepr_rc_stop |    2.521(R)|   -0.399(R)|clk_BUFGP         |   0.000|
dnepr_tr_start|    1.890(R)|   -0.377(R)|clk_BUFGP         |   0.000|
dnepr_tr_stop |    1.884(R)|   -0.222(R)|clk_BUFGP         |   0.000|
rst           |    5.294(R)|   -1.453(R)|clk_BUFGP         |   0.000|
voronej_fu1   |    3.681(R)|   -0.232(R)|clk_BUFGP         |   0.000|
voronej_fu2   |    3.238(R)|   -0.834(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
err         |   12.650(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.442|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jul  1 18:45:36 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 123 MB



