# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FULL_SUB_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/D_FF.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity D_FF
# -- Compiling architecture behavioral of D_FF
# vcom -93 -work work {C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FULL_SUB
# -- Compiling architecture behavioral of FULL_SUB
# 
# vcom -93 -work work {C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FULL_SUB_testbench
# -- Compiling architecture behavior of FULL_SUB_testbench
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(56): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(60): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Users/santi/OneDrive/Escritorio/Laboratorio 1/Parte B/FULL_SUB_testbench.vhd(62): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  FULL_SUB_testbench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FULL_SUB_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_sub_testbench(behavior)
# Loading work.full_sub(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.d_ff(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/full_sub_testbench/clk \
sim:/full_sub_testbench/clock_period \
sim:/full_sub_testbench/in_A \
sim:/full_sub_testbench/in_B \
sim:/full_sub_testbench/in_bin \
sim:/full_sub_testbench/o_bout \
sim:/full_sub_testbench/o_s
# Break key hit 
# Simulation stop requested.
