

================================================================
== Vitis HLS Report for 'areWedgeSuperPointsEqual'
================================================================
* Date:           Sun Jul 28 01:36:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.038 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       21|       21|  63.000 ns|  63.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      289|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      680|      474|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       69|    -|
|Register             |        -|     -|      433|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1113|      928|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+-----+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+----------------------+---------+----+-----+-----+-----+
    |urem_11ns_4ns_3_15_1_U6386  |urem_11ns_4ns_3_15_1  |        0|   0|  340|  237|    0|
    |urem_11ns_4ns_3_15_1_U6387  |urem_11ns_4ns_3_15_1  |        0|   0|  340|  237|    0|
    +----------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                       |                      |        0|   0|  680|  474|    0|
    +----------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_14ns_16ns_29_4_1_U6388  |mul_mul_14ns_16ns_29_4_1  |    i0 * i1|
    |mul_mul_14ns_16ns_29_4_1_U6389  |mul_mul_14ns_16ns_29_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln870_10_fu_383_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_11_fu_397_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_12_fu_429_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_13_fu_443_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln870_1_fu_259_p2   |         +|   0|  0|  19|          14|          14|
    |add_ln870_2_fu_222_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln870_3_fu_329_p2   |         +|   0|  0|  19|          14|          14|
    |add_ln870_4_fu_320_p2   |         +|   0|  0|  19|          14|          14|
    |add_ln870_5_fu_292_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln870_6_fu_167_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_7_fu_173_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_8_fu_194_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_9_fu_200_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln870_fu_250_p2     |         +|   0|  0|  19|          14|          14|
    |grp_fu_150_p2           |      icmp|   0|  0|  29|          64|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 289|         201|         200|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_135_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_reg_131  |   9|          2|    1|          2|
    |patches_superpoints_0_address0      |  14|          3|    8|         24|
    |patches_superpoints_0_address1      |  14|          3|    8|         24|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  69|         15|   20|         57|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln870_11_reg_549                 |   8|   0|    8|          0|
    |add_ln870_13_reg_554                 |   8|   0|    8|          0|
    |add_ln870_1_reg_514                  |  11|   0|   14|          3|
    |add_ln870_2_reg_509                  |   5|   0|    8|          3|
    |add_ln870_3_reg_529                  |  11|   0|   14|          3|
    |add_ln870_5_reg_524                  |   5|   0|    8|          3|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_reg_131  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter4_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter5_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter6_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter7_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter8_empty_reg_131   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter9_empty_reg_131   |   1|   0|    1|          0|
    |icmp_ln870_reg_505                   |   1|   0|    1|          0|
    |reg_142                              |  64|   0|   64|          0|
    |reg_146                              |  64|   0|   64|          0|
    |wsp11_read_reg_484                   |   3|   0|    3|          0|
    |wsp1_read_reg_489                    |   8|   0|    8|          0|
    |wsp1_read_reg_489_pp0_iter1_reg      |   8|   0|    8|          0|
    |wsp22_read_reg_473                   |   3|   0|    3|          0|
    |wsp22_read_reg_473_pp0_iter1_reg     |   3|   0|    3|          0|
    |wsp2_read_reg_478                    |   8|   0|    8|          0|
    |wsp2_read_reg_478_pp0_iter1_reg      |   8|   0|    8|          0|
    |add_ln870_1_reg_514                  |  64|  32|   14|          3|
    |add_ln870_3_reg_529                  |  64|  32|   14|          3|
    |icmp_ln870_reg_505                   |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 433|  96|  282|         18|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|ap_return                       |  out|    1|  ap_ctrl_hs|  areWedgeSuperPointsEqual|  return value|
|patches_superpoints_0_address0  |  out|    8|   ap_memory|     patches_superpoints_0|         array|
|patches_superpoints_0_ce0       |  out|    1|   ap_memory|     patches_superpoints_0|         array|
|patches_superpoints_0_q0        |   in|   64|   ap_memory|     patches_superpoints_0|         array|
|patches_superpoints_0_address1  |  out|    8|   ap_memory|     patches_superpoints_0|         array|
|patches_superpoints_0_ce1       |  out|    1|   ap_memory|     patches_superpoints_0|         array|
|patches_superpoints_0_q1        |   in|   64|   ap_memory|     patches_superpoints_0|         array|
|wsp1                            |   in|    8|     ap_none|                      wsp1|        scalar|
|wsp11                           |   in|    3|     ap_none|                     wsp11|        scalar|
|wsp2                            |   in|    8|     ap_none|                      wsp2|        scalar|
|wsp22                           |   in|    3|     ap_none|                     wsp22|        scalar|
+--------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wsp22_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp22"   --->   Operation 23 'read' 'wsp22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wsp2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp2"   --->   Operation 24 'read' 'wsp2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%wsp11_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %wsp11"   --->   Operation 25 'read' 'wsp11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wsp1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %wsp1"   --->   Operation 26 'read' 'wsp1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%wsp22_cast = zext i3 %wsp22_read"   --->   Operation 27 'zext' 'wsp22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln870 = shl i8 %wsp2_read, i8 2"   --->   Operation 28 'shl' 'shl_ln870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_6 = add i8 %shl_ln870, i8 %wsp2_read"   --->   Operation 29 'add' 'add_ln870_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 30 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_7 = add i8 %add_ln870_6, i8 %wsp22_cast"   --->   Operation 30 'add' 'add_ln870_7' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i8 %add_ln870_7"   --->   Operation 31 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_26 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_4"   --->   Operation 32 'getelementptr' 'patches_superpoints_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%wsp11_cast = zext i3 %wsp11_read"   --->   Operation 33 'zext' 'wsp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln870_6 = shl i8 %wsp1_read, i8 2"   --->   Operation 34 'shl' 'shl_ln870_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_8 = add i8 %shl_ln870_6, i8 %wsp1_read"   --->   Operation 35 'add' 'add_ln870_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 36 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_9 = add i8 %add_ln870_8, i8 %wsp11_cast"   --->   Operation 36 'add' 'add_ln870_9' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i8 %add_ln870_9"   --->   Operation 37 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_5"   --->   Operation 38 'getelementptr' 'patches_superpoints_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i8 %patches_superpoints_0_addr"   --->   Operation 39 'load' 'patches_superpoints_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26"   --->   Operation 40 'load' 'patches_superpoints_0_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 41 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load = load i8 %patches_superpoints_0_addr"   --->   Operation 41 'load' 'patches_superpoints_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_2 : Operation 42 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_9 = load i8 %patches_superpoints_0_addr_26"   --->   Operation 42 'load' 'patches_superpoints_0_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.06ns)   --->   "%icmp_ln870 = icmp_eq  i64 %patches_superpoints_0_load, i64 %patches_superpoints_0_load_9"   --->   Operation 44 'icmp' 'icmp_ln870' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln37 = br i1 %icmp_ln870, void %._crit_edge, void" [patchMaker.cpp:37]   --->   Operation 45 'br' 'br_ln37' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp11_read, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i6 %shl_ln"   --->   Operation 47 'zext' 'zext_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln870_2 = add i8 %zext_ln870_2, i8 120"   --->   Operation 48 'add' 'add_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.67>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln870_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp1_read, i5 0"   --->   Operation 49 'bitconcatenate' 'shl_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i13 %shl_ln870_2"   --->   Operation 50 'zext' 'zext_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln870_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp1_read, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i11 %shl_ln870_3"   --->   Operation 52 'zext' 'zext_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870 = add i14 %zext_ln870_1, i14 %zext_ln870"   --->   Operation 53 'add' 'add_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i8 %add_ln870_2"   --->   Operation 54 'zext' 'zext_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln870_1 = add i14 %zext_ln870_3, i14 %add_ln870"   --->   Operation 55 'add' 'add_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_1, i32 3, i32 13"   --->   Operation 56 'partselect' 'trunc_ln' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 57 [15/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 57 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln870_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wsp22_read, i3 0"   --->   Operation 58 'bitconcatenate' 'shl_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i6 %shl_ln870_1"   --->   Operation 59 'zext' 'zext_ln870_8' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln870_5 = add i8 %zext_ln870_8, i8 120"   --->   Operation 60 'add' 'add_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.67>
ST_5 : Operation 61 [14/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 61 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln870_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %wsp2_read, i5 0"   --->   Operation 62 'bitconcatenate' 'shl_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i13 %shl_ln870_4"   --->   Operation 63 'zext' 'zext_ln870_6' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln870_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %wsp2_read, i3 0"   --->   Operation 64 'bitconcatenate' 'shl_ln870_5' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i11 %shl_ln870_5"   --->   Operation 65 'zext' 'zext_ln870_7' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_4 = add i14 %zext_ln870_7, i14 %zext_ln870_6"   --->   Operation 66 'add' 'add_ln870_4' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln870_9 = zext i8 %add_ln870_5"   --->   Operation 67 'zext' 'zext_ln870_9' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln870_3 = add i14 %zext_ln870_9, i14 %add_ln870_4"   --->   Operation 68 'add' 'add_ln870_3' <Predicate = (icmp_ln870)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln870_1 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_ln870_3, i32 3, i32 13"   --->   Operation 69 'partselect' 'trunc_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 70 [15/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 70 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.95>
ST_6 : Operation 71 [13/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 71 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [14/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 72 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.95>
ST_7 : Operation 73 [12/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 73 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [13/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 74 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.95>
ST_8 : Operation 75 [11/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 75 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [12/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 76 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.95>
ST_9 : Operation 77 [10/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 77 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [11/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 78 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.95>
ST_10 : Operation 79 [9/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 79 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [10/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 80 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.95>
ST_11 : Operation 81 [8/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 81 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [9/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 82 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.95>
ST_12 : Operation 83 [7/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 83 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [8/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 84 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.95>
ST_13 : Operation 85 [6/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 85 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 86 [7/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 86 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.95>
ST_14 : Operation 87 [5/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 87 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [6/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 88 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln870_10 = zext i14 %add_ln870_1"   --->   Operation 89 'zext' 'zext_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 90 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 91 [4/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 91 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [5/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 92 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 0.95>
ST_16 : Operation 93 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 93 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 94 [3/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 94 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln870_13 = zext i14 %add_ln870_3"   --->   Operation 95 'zext' 'zext_ln870_13' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_16 : Operation 96 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 96 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 97 [4/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 97 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 0.95>
ST_17 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 98 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 99 [2/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 99 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 100 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 101 [3/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 101 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.79>
ST_18 : Operation 102 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870 = mul i29 %zext_ln870_10, i29 26215"   --->   Operation 102 'mul' 'mul_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870, i32 20, i32 27"   --->   Operation 103 'partselect' 'udiv_ln_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870, i32 20, i32 25"   --->   Operation 104 'partselect' 'tmp' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_121_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp, i2 0"   --->   Operation 105 'bitconcatenate' 'tmp_121_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_10 = add i8 %tmp_121_cast, i8 %udiv_ln_cast"   --->   Operation 106 'add' 'add_ln870_10' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 107 [1/15] (0.95ns)   --->   "%urem_ln870 = urem i11 %trunc_ln, i11 5"   --->   Operation 107 'urem' 'urem_ln870' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln870 = trunc i3 %urem_ln870"   --->   Operation 108 'trunc' 'trunc_ln870' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln870_11 = zext i3 %trunc_ln870"   --->   Operation 109 'zext' 'zext_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_11 = add i8 %add_ln870_10, i8 %zext_ln870_11"   --->   Operation 110 'add' 'add_ln870_11' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_18 : Operation 111 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 111 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 112 [2/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 112 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.79>
ST_19 : Operation 113 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln870_1 = mul i29 %zext_ln870_13, i29 26215"   --->   Operation 113 'mul' 'mul_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%udiv_ln870_1_cast = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 27"   --->   Operation 114 'partselect' 'udiv_ln870_1_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i6 @_ssdm_op_PartSelect.i6.i29.i32.i32, i29 %mul_ln870_1, i32 20, i32 25"   --->   Operation 115 'partselect' 'tmp_35' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_123_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_35, i2 0"   --->   Operation 116 'bitconcatenate' 'tmp_123_cast' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln870_12 = add i8 %tmp_123_cast, i8 %udiv_ln870_1_cast"   --->   Operation 117 'add' 'add_ln870_12' <Predicate = (icmp_ln870)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_19 : Operation 118 [1/15] (0.95ns)   --->   "%urem_ln870_1 = urem i11 %trunc_ln870_1, i11 5"   --->   Operation 118 'urem' 'urem_ln870_1' <Predicate = (icmp_ln870)> <Delay = 0.95> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln870_2 = trunc i3 %urem_ln870_1"   --->   Operation 119 'trunc' 'trunc_ln870_2' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln870_14 = zext i3 %trunc_ln870_2"   --->   Operation 120 'zext' 'zext_ln870_14' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln870_13 = add i8 %add_ln870_12, i8 %zext_ln870_14"   --->   Operation 121 'add' 'add_ln870_13' <Predicate = (icmp_ln870)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 20 <SV = 19> <Delay = 1.20>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln870_12 = zext i8 %add_ln870_11"   --->   Operation 122 'zext' 'zext_ln870_12' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_27 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_12"   --->   Operation 123 'getelementptr' 'patches_superpoints_0_addr_27' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 124 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27"   --->   Operation 124 'load' 'patches_superpoints_0_load_10' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln870_15 = zext i8 %add_ln870_13"   --->   Operation 125 'zext' 'zext_ln870_15' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%patches_superpoints_0_addr_28 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln870_15"   --->   Operation 126 'getelementptr' 'patches_superpoints_0_addr_28' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_20 : Operation 127 [2/2] (1.20ns)   --->   "%patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28"   --->   Operation 127 'load' 'patches_superpoints_0_load_11' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 21 <SV = 20> <Delay = 1.20>
ST_21 : Operation 128 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_10 = load i8 %patches_superpoints_0_addr_27"   --->   Operation 128 'load' 'patches_superpoints_0_load_10' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>
ST_21 : Operation 129 [1/2] (1.20ns)   --->   "%patches_superpoints_0_load_11 = load i8 %patches_superpoints_0_addr_28"   --->   Operation 129 'load' 'patches_superpoints_0_load_11' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 160> <RAM>

State 22 <SV = 21> <Delay = 1.45>
ST_22 : Operation 130 [1/1] (1.06ns)   --->   "%icmp_ln870_1 = icmp_eq  i64 %patches_superpoints_0_load_10, i64 %patches_superpoints_0_load_11"   --->   Operation 130 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln870)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 131 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.38>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%empty = phi i1 %icmp_ln870_1, void, i1 0, void"   --->   Operation 132 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln37 = ret i1 %empty" [patchMaker.cpp:37]   --->   Operation 133 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ patches_superpoints_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ wsp1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wsp22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wsp22_read                    (read          ) [ 01111000000000000000000]
wsp2_read                     (read          ) [ 01111100000000000000000]
wsp11_read                    (read          ) [ 01110000000000000000000]
wsp1_read                     (read          ) [ 01111000000000000000000]
wsp22_cast                    (zext          ) [ 00000000000000000000000]
shl_ln870                     (shl           ) [ 00000000000000000000000]
add_ln870_6                   (add           ) [ 00000000000000000000000]
add_ln870_7                   (add           ) [ 00000000000000000000000]
zext_ln870_4                  (zext          ) [ 00000000000000000000000]
patches_superpoints_0_addr_26 (getelementptr ) [ 00100000000000000000000]
wsp11_cast                    (zext          ) [ 00000000000000000000000]
shl_ln870_6                   (shl           ) [ 00000000000000000000000]
add_ln870_8                   (add           ) [ 00000000000000000000000]
add_ln870_9                   (add           ) [ 00000000000000000000000]
zext_ln870_5                  (zext          ) [ 00000000000000000000000]
patches_superpoints_0_addr    (getelementptr ) [ 00100000000000000000000]
patches_superpoints_0_load    (load          ) [ 01010000000000000000000]
patches_superpoints_0_load_9  (load          ) [ 01010000000000000000000]
specinterface_ln0             (specinterface ) [ 00000000000000000000000]
icmp_ln870                    (icmp          ) [ 01111111111111111111111]
br_ln37                       (br            ) [ 01111111111111111111111]
shl_ln                        (bitconcatenate) [ 00000000000000000000000]
zext_ln870_2                  (zext          ) [ 00000000000000000000000]
add_ln870_2                   (add           ) [ 00101000000000000000000]
shl_ln870_2                   (bitconcatenate) [ 00000000000000000000000]
zext_ln870                    (zext          ) [ 00000000000000000000000]
shl_ln870_3                   (bitconcatenate) [ 00000000000000000000000]
zext_ln870_1                  (zext          ) [ 00000000000000000000000]
add_ln870                     (add           ) [ 00000000000000000000000]
zext_ln870_3                  (zext          ) [ 00000000000000000000000]
add_ln870_1                   (add           ) [ 01100111111111110000000]
trunc_ln                      (partselect    ) [ 01100111111111111110000]
shl_ln870_1                   (bitconcatenate) [ 00000000000000000000000]
zext_ln870_8                  (zext          ) [ 00000000000000000000000]
add_ln870_5                   (add           ) [ 01000100000000000000000]
shl_ln870_4                   (bitconcatenate) [ 00000000000000000000000]
zext_ln870_6                  (zext          ) [ 00000000000000000000000]
shl_ln870_5                   (bitconcatenate) [ 00000000000000000000000]
zext_ln870_7                  (zext          ) [ 00000000000000000000000]
add_ln870_4                   (add           ) [ 00000000000000000000000]
zext_ln870_9                  (zext          ) [ 00000000000000000000000]
add_ln870_3                   (add           ) [ 01100011111111111000000]
trunc_ln870_1                 (partselect    ) [ 01100011111111111111000]
zext_ln870_10                 (zext          ) [ 01100000000000001110000]
zext_ln870_13                 (zext          ) [ 01100000000000000111000]
mul_ln870                     (mul           ) [ 00000000000000000000000]
udiv_ln_cast                  (partselect    ) [ 00000000000000000000000]
tmp                           (partselect    ) [ 00000000000000000000000]
tmp_121_cast                  (bitconcatenate) [ 00000000000000000000000]
add_ln870_10                  (add           ) [ 00000000000000000000000]
urem_ln870                    (urem          ) [ 00000000000000000000000]
trunc_ln870                   (trunc         ) [ 00000000000000000000000]
zext_ln870_11                 (zext          ) [ 00000000000000000000000]
add_ln870_11                  (add           ) [ 01100000000000000001100]
mul_ln870_1                   (mul           ) [ 00000000000000000000000]
udiv_ln870_1_cast             (partselect    ) [ 00000000000000000000000]
tmp_35                        (partselect    ) [ 00000000000000000000000]
tmp_123_cast                  (bitconcatenate) [ 00000000000000000000000]
add_ln870_12                  (add           ) [ 00000000000000000000000]
urem_ln870_1                  (urem          ) [ 00000000000000000000000]
trunc_ln870_2                 (trunc         ) [ 00000000000000000000000]
zext_ln870_14                 (zext          ) [ 00000000000000000000000]
add_ln870_13                  (add           ) [ 00100000000000000000100]
zext_ln870_12                 (zext          ) [ 00000000000000000000000]
patches_superpoints_0_addr_27 (getelementptr ) [ 01000000000000000000010]
zext_ln870_15                 (zext          ) [ 00000000000000000000000]
patches_superpoints_0_addr_28 (getelementptr ) [ 01000000000000000000010]
patches_superpoints_0_load_10 (load          ) [ 00100000000000000000001]
patches_superpoints_0_load_11 (load          ) [ 00100000000000000000001]
icmp_ln870_1                  (icmp          ) [ 00000000000000000000000]
br_ln0                        (br            ) [ 00000000000000000000000]
empty                         (phi           ) [ 01101111111111111111111]
ret_ln37                      (ret           ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="patches_superpoints_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wsp1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wsp11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wsp2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wsp22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wsp22"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="19"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="wsp22_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="3" slack="0"/>
<pin id="69" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp22_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="wsp2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="wsp11_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp11_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="wsp1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wsp1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="patches_superpoints_0_addr_26_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_26/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="patches_superpoints_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="1"/>
<pin id="112" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_superpoints_0_load/1 patches_superpoints_0_load_9/1 patches_superpoints_0_load_10/20 patches_superpoints_0_load_11/20 "/>
</bind>
</comp>

<comp id="115" class="1004" name="patches_superpoints_0_addr_27_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_27/20 "/>
</bind>
</comp>

<comp id="123" class="1004" name="patches_superpoints_0_addr_28_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_superpoints_0_addr_28/20 "/>
</bind>
</comp>

<comp id="131" class="1005" name="empty_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="19"/>
<pin id="133" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="empty_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="19"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/22 "/>
</bind>
</comp>

<comp id="142" class="1005" name="reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="1"/>
<pin id="144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_load patches_superpoints_0_load_10 "/>
</bind>
</comp>

<comp id="146" class="1005" name="reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_load_9 patches_superpoints_0_load_11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="1"/>
<pin id="152" dir="0" index="1" bw="64" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/3 icmp_ln870_1/22 "/>
</bind>
</comp>

<comp id="157" class="1004" name="wsp22_cast_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp22_cast/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shl_ln870_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="3" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln870/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln870_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_6/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln870_7_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_7/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln870_4_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="wsp11_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wsp11_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln870_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln870_6/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln870_8_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_8/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln870_9_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_9/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln870_5_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_5/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="2"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln870_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_2/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln870_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_2/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shl_ln870_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="3"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_2/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln870_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="shl_ln870_3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="3"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_3/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln870_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_1/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln870_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="13" slack="0"/>
<pin id="253" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln870_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_3/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln870_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="14" slack="0"/>
<pin id="262" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="14" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln870/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln870_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="3"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln870_8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_8/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln870_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_5/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln870_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="4"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_4/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln870_6_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="13" slack="0"/>
<pin id="307" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_6/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shl_ln870_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="4"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln870_5/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln870_7_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_7/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln870_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="13" slack="0"/>
<pin id="323" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_4/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln870_9_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_9/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln870_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="14" slack="0"/>
<pin id="332" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_3/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln870_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="14" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="5" slack="0"/>
<pin id="340" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln870_1/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln870_1/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln870_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="11"/>
<pin id="353" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_10/15 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln870_13_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="11"/>
<pin id="356" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_13/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="udiv_ln_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="29" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln_cast/18 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="29" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_121_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121_cast/18 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln870_10_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_10/18 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln870_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="0"/>
<pin id="391" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870/18 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln870_11_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_11/18 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln870_11_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="3" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_11/18 "/>
</bind>
</comp>

<comp id="403" class="1004" name="udiv_ln870_1_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="29" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udiv_ln870_1_cast/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_35_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="29" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/19 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_123_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_123_cast/19 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln870_12_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="0" index="1" bw="8" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_12/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln870_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="0"/>
<pin id="437" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln870_2/19 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln870_14_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_14/19 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln870_13_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870_13/19 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln870_12_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="2"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_12/20 "/>
</bind>
</comp>

<comp id="453" class="1004" name="zext_ln870_15_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln870_15/20 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="0" index="1" bw="29" slack="0"/>
<pin id="460" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln870/15 "/>
</bind>
</comp>

<comp id="465" class="1007" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="0"/>
<pin id="467" dir="0" index="1" bw="29" slack="0"/>
<pin id="468" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln870_1/16 "/>
</bind>
</comp>

<comp id="473" class="1005" name="wsp22_read_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="3"/>
<pin id="475" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="wsp22_read "/>
</bind>
</comp>

<comp id="478" class="1005" name="wsp2_read_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="4"/>
<pin id="480" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="wsp2_read "/>
</bind>
</comp>

<comp id="484" class="1005" name="wsp11_read_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="2"/>
<pin id="486" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="wsp11_read "/>
</bind>
</comp>

<comp id="489" class="1005" name="wsp1_read_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="3"/>
<pin id="491" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="wsp1_read "/>
</bind>
</comp>

<comp id="495" class="1005" name="patches_superpoints_0_addr_26_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="1"/>
<pin id="497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_26 "/>
</bind>
</comp>

<comp id="500" class="1005" name="patches_superpoints_0_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="1"/>
<pin id="502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="icmp_ln870_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln870_2_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870_2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="add_ln870_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="11"/>
<pin id="516" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="add_ln870_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="trunc_ln_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="1"/>
<pin id="521" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="524" class="1005" name="add_ln870_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870_5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="add_ln870_3_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="14" slack="11"/>
<pin id="531" dir="1" index="1" bw="14" slack="11"/>
</pin_list>
<bind>
<opset="add_ln870_3 "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln870_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="1"/>
<pin id="536" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln870_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="zext_ln870_10_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="29" slack="1"/>
<pin id="541" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln870_10 "/>
</bind>
</comp>

<comp id="544" class="1005" name="zext_ln870_13_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="29" slack="1"/>
<pin id="546" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln870_13 "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln870_11_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="2"/>
<pin id="551" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln870_11 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln870_13_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870_13 "/>
</bind>
</comp>

<comp id="559" class="1005" name="patches_superpoints_0_addr_27_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_27 "/>
</bind>
</comp>

<comp id="564" class="1005" name="patches_superpoints_0_addr_28_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="patches_superpoints_0_addr_28 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="114"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="104" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="104" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="142" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="160"><net_src comp="66" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="72" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="72" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="157" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="187"><net_src comp="78" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="84" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="84" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="184" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="238"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="235" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="250" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="30" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="305" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="320" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="365"><net_src comp="54" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="56" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="374"><net_src comp="58" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="366" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="357" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="275" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="383" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="52" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="58" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="412" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="62" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="403" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="345" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="429" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="461"><net_src comp="351" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="457" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="464"><net_src comp="457" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="469"><net_src comp="354" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="48" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="465" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="472"><net_src comp="465" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="476"><net_src comp="66" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="481"><net_src comp="72" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="487"><net_src comp="78" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="492"><net_src comp="84" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="498"><net_src comp="90" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="503"><net_src comp="97" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="508"><net_src comp="150" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="222" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="517"><net_src comp="259" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="522"><net_src comp="265" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="527"><net_src comp="292" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="532"><net_src comp="329" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="537"><net_src comp="335" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="542"><net_src comp="351" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="547"><net_src comp="354" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="552"><net_src comp="397" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="557"><net_src comp="443" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="562"><net_src comp="115" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="567"><net_src comp="123" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_superpoints_0 | {}
	Port: wsp1 | {}
	Port: wsp11 | {}
	Port: wsp2 | {}
	Port: wsp22 | {}
 - Input state : 
	Port: areWedgeSuperPointsEqual : patches_superpoints_0 | {1 2 20 21 }
	Port: areWedgeSuperPointsEqual : wsp1 | {1 }
	Port: areWedgeSuperPointsEqual : wsp11 | {1 }
	Port: areWedgeSuperPointsEqual : wsp2 | {1 }
	Port: areWedgeSuperPointsEqual : wsp22 | {1 }
  - Chain level:
	State 1
		add_ln870_7 : 1
		zext_ln870_4 : 2
		patches_superpoints_0_addr_26 : 3
		add_ln870_9 : 1
		zext_ln870_5 : 2
		patches_superpoints_0_addr : 3
		patches_superpoints_0_load : 4
		patches_superpoints_0_load_9 : 4
	State 2
	State 3
		br_ln37 : 1
		zext_ln870_2 : 1
		add_ln870_2 : 2
	State 4
		zext_ln870 : 1
		zext_ln870_1 : 1
		add_ln870 : 2
		add_ln870_1 : 3
		trunc_ln : 4
		urem_ln870 : 5
		zext_ln870_8 : 1
		add_ln870_5 : 2
	State 5
		zext_ln870_6 : 1
		zext_ln870_7 : 1
		add_ln870_4 : 2
		add_ln870_3 : 3
		trunc_ln870_1 : 4
		urem_ln870_1 : 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		mul_ln870 : 1
	State 16
		mul_ln870_1 : 1
	State 17
	State 18
		udiv_ln_cast : 1
		tmp : 1
		tmp_121_cast : 2
		add_ln870_10 : 3
		trunc_ln870 : 1
		zext_ln870_11 : 2
		add_ln870_11 : 4
	State 19
		udiv_ln870_1_cast : 1
		tmp_35 : 1
		tmp_123_cast : 2
		add_ln870_12 : 3
		trunc_ln870_2 : 1
		zext_ln870_14 : 2
		add_ln870_13 : 4
	State 20
		patches_superpoints_0_addr_27 : 1
		patches_superpoints_0_load_10 : 2
		patches_superpoints_0_addr_28 : 1
		patches_superpoints_0_load_11 : 2
	State 21
	State 22
		empty : 1
		ret_ln37 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   urem   |        grp_fu_275        |    0    |   340   |   237   |
|          |        grp_fu_345        |    0    |   340   |   237   |
|----------|--------------------------|---------|---------|---------|
|          |    add_ln870_6_fu_167    |    0    |    0    |    19   |
|          |    add_ln870_7_fu_173    |    0    |    0    |    19   |
|          |    add_ln870_8_fu_194    |    0    |    0    |    19   |
|          |    add_ln870_9_fu_200    |    0    |    0    |    19   |
|          |    add_ln870_2_fu_222    |    0    |    0    |    15   |
|          |     add_ln870_fu_250     |    0    |    0    |    19   |
|    add   |    add_ln870_1_fu_259    |    0    |    0    |    19   |
|          |    add_ln870_5_fu_292    |    0    |    0    |    15   |
|          |    add_ln870_4_fu_320    |    0    |    0    |    19   |
|          |    add_ln870_3_fu_329    |    0    |    0    |    19   |
|          |    add_ln870_10_fu_383   |    0    |    0    |    19   |
|          |    add_ln870_11_fu_397   |    0    |    0    |    19   |
|          |    add_ln870_12_fu_429   |    0    |    0    |    19   |
|          |    add_ln870_13_fu_443   |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |        grp_fu_150        |    0    |    0    |    29   |
|----------|--------------------------|---------|---------|---------|
|    mul   |        grp_fu_457        |    1    |    0    |    0    |
|          |        grp_fu_465        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |   wsp22_read_read_fu_66  |    0    |    0    |    0    |
|   read   |   wsp2_read_read_fu_72   |    0    |    0    |    0    |
|          |   wsp11_read_read_fu_78  |    0    |    0    |    0    |
|          |   wsp1_read_read_fu_84   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     wsp22_cast_fu_157    |    0    |    0    |    0    |
|          |    zext_ln870_4_fu_179   |    0    |    0    |    0    |
|          |     wsp11_cast_fu_184    |    0    |    0    |    0    |
|          |    zext_ln870_5_fu_206   |    0    |    0    |    0    |
|          |    zext_ln870_2_fu_218   |    0    |    0    |    0    |
|          |     zext_ln870_fu_235    |    0    |    0    |    0    |
|          |    zext_ln870_1_fu_246   |    0    |    0    |    0    |
|          |    zext_ln870_3_fu_256   |    0    |    0    |    0    |
|   zext   |    zext_ln870_8_fu_288   |    0    |    0    |    0    |
|          |    zext_ln870_6_fu_305   |    0    |    0    |    0    |
|          |    zext_ln870_7_fu_316   |    0    |    0    |    0    |
|          |    zext_ln870_9_fu_326   |    0    |    0    |    0    |
|          |   zext_ln870_10_fu_351   |    0    |    0    |    0    |
|          |   zext_ln870_13_fu_354   |    0    |    0    |    0    |
|          |   zext_ln870_11_fu_393   |    0    |    0    |    0    |
|          |   zext_ln870_14_fu_439   |    0    |    0    |    0    |
|          |   zext_ln870_12_fu_449   |    0    |    0    |    0    |
|          |   zext_ln870_15_fu_453   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln870_fu_161     |    0    |    0    |    0    |
|          |    shl_ln870_6_fu_188    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       shl_ln_fu_211      |    0    |    0    |    0    |
|          |    shl_ln870_2_fu_228    |    0    |    0    |    0    |
|          |    shl_ln870_3_fu_239    |    0    |    0    |    0    |
|bitconcatenate|    shl_ln870_1_fu_281    |    0    |    0    |    0    |
|          |    shl_ln870_4_fu_298    |    0    |    0    |    0    |
|          |    shl_ln870_5_fu_309    |    0    |    0    |    0    |
|          |    tmp_121_cast_fu_375   |    0    |    0    |    0    |
|          |    tmp_123_cast_fu_421   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |      trunc_ln_fu_265     |    0    |    0    |    0    |
|          |   trunc_ln870_1_fu_335   |    0    |    0    |    0    |
|partselect|    udiv_ln_cast_fu_357   |    0    |    0    |    0    |
|          |        tmp_fu_366        |    0    |    0    |    0    |
|          | udiv_ln870_1_cast_fu_403 |    0    |    0    |    0    |
|          |       tmp_35_fu_412      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln870_fu_389    |    0    |    0    |    0    |
|          |   trunc_ln870_2_fu_435   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    2    |   680   |   761   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln870_11_reg_549        |    8   |
|         add_ln870_13_reg_554        |    8   |
|         add_ln870_1_reg_514         |   14   |
|         add_ln870_2_reg_509         |    8   |
|         add_ln870_3_reg_529         |   14   |
|         add_ln870_5_reg_524         |    8   |
|            empty_reg_131            |    1   |
|          icmp_ln870_reg_505         |    1   |
|patches_superpoints_0_addr_26_reg_495|    8   |
|patches_superpoints_0_addr_27_reg_559|    8   |
|patches_superpoints_0_addr_28_reg_564|    8   |
|  patches_superpoints_0_addr_reg_500 |    8   |
|               reg_142               |   64   |
|               reg_146               |   64   |
|        trunc_ln870_1_reg_534        |   11   |
|           trunc_ln_reg_519          |   11   |
|          wsp11_read_reg_484         |    3   |
|          wsp1_read_reg_489          |    8   |
|          wsp22_read_reg_473         |    3   |
|          wsp2_read_reg_478          |    8   |
|        zext_ln870_10_reg_539        |   29   |
|        zext_ln870_13_reg_544        |   29   |
+-------------------------------------+--------+
|                Total                |   324  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_104 |  p2  |   4  |   0  |    0   ||    20   |
|     grp_fu_275    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_345    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_457    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_465    |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  || 2.45343 ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |   761  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   76   |
|  Register |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |  1004  |   837  |
+-----------+--------+--------+--------+--------+
