{
  "14":
  {
    "nodes":
    [
      {
        "name":"Loop Orch"
        , "id":540
        , "subtype":"default"
        , "start":"0.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Exit"
        , "id":541
        , "subtype":"exit"
        , "start":"11.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"584"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":542
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":543
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":544
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":545
        , "subtype":"pop"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":546
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":548
        , "subtype":"pop"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"5"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":549
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":550
        , "subtype":"load/store"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"7"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":551
        , "subtype":"default"
        , "start":"9.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"9"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":552
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"6"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":553
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":554
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":555
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":556
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":557
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":558
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":559
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":560
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":561
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"5 (0x5)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":562
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":563
        , "subtype":"default"
        , "start":"4.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"4"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":564
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":565
        , "subtype":"select"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":566
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":567
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":568
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":569
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":570
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":571
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":572
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":573
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":574
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":575
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"7 (0x7)"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":576
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":577
        , "subtype":"default"
        , "start":"5.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"5"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":578
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":579
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":580
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":581
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":582
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":583
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":584
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"8 (0x8)"
            , "Max Fanout":"11"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":585
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":586
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":587
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":588
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":589
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"9 (0x9)"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":590
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":591
        , "subtype":"default"
        , "start":"5.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"5"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":592
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":593
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":594
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":595
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":596
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":597
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":598
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"10 (0xA)"
            , "Max Fanout":"11"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":599
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":600
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":601
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":602
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":603
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"11 (0xB)"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":604
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":605
        , "subtype":"default"
        , "start":"6.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"6"
            , "Latency":"4"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":606
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":607
        , "subtype":"select"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":608
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":609
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":610
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":611
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":612
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"12 (0xC)"
            , "Max Fanout":"11"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":613
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":614
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":615
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":616
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":617
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"13 (0xD)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":618
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":619
        , "subtype":"default"
        , "start":"7.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"7"
            , "Latency":"3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":620
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":621
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":622
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":623
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":624
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":625
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":626
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"14 (0xE)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":627
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":628
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":629
        , "subtype":"select"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":630
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":631
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":632
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":633
        , "subtype":"default"
        , "start":"8.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"9"
            , "Start Cycle":"8"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":634
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":635
        , "subtype":"select"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":636
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":637
        , "subtype":"default"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":638
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":639
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":640
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"16 (0x10)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":641
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":642
        , "subtype":"select"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":643
        , "subtype":"select"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":644
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":645
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":646
        , "subtype":"select"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":647
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":648
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":649
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":650
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":651
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":652
        , "subtype":"select"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":653
        , "subtype":"select"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":654
        , "subtype":"select"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":655
        , "subtype":"select"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":656
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":657
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":658
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":659
        , "subtype":"select"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":660
        , "subtype":"select"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":661
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":662
        , "subtype":"select"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":663
        , "subtype":"select"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":664
        , "subtype":"select"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":665
        , "subtype":"select"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":666
        , "subtype":"select"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":669
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":540
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":637
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":623
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":609
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":595
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":581
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":567
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":540
        , "to":550
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":543
        , "to":546
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":544
        , "to":545
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":544
        , "to":552
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":544
        , "to":548
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":544
        , "to":546
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":545
        , "to":546
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":545
        , "to":540
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":546
        , "to":545
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":548
        , "to":551
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":548
        , "to":549
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":549
        , "to":550
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":550
        , "to":638
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":624
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":610
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":596
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":582
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":568
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":550
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":551
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":552
        , "to":640
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":626
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":617
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":612
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":603
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":598
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":589
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":584
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":575
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":570
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":561
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":557
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":554
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":553
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":552
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":553
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":554
        , "to":555
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":554
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":555
        , "to":654
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":555
        , "to":565
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":555
        , "to":559
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":555
        , "to":556
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":556
        , "to":653
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":556
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":557
        , "to":558
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":557
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":558
        , "to":653
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":558
        , "to":564
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":558
        , "to":559
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":559
        , "to":573
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":559
        , "to":560
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":559
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":560
        , "to":569
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":560
        , "to":652
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":560
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":561
        , "to":562
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":561
        , "to":563
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":562
        , "to":652
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":562
        , "to":572
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":562
        , "to":564
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":563
        , "to":568
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":564
        , "to":565
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":565
        , "to":579
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":565
        , "to":566
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":565
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":566
        , "to":567
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":566
        , "to":569
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":566
        , "to":651
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":567
        , "to":568
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":569
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":570
        , "to":571
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":570
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":571
        , "to":651
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":571
        , "to":578
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":571
        , "to":572
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":572
        , "to":573
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":573
        , "to":587
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":573
        , "to":574
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":573
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":574
        , "to":583
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":574
        , "to":650
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":574
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":575
        , "to":576
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":575
        , "to":577
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":576
        , "to":650
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":576
        , "to":586
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":576
        , "to":578
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":577
        , "to":582
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":578
        , "to":579
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":579
        , "to":593
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":579
        , "to":580
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":579
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":580
        , "to":581
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":580
        , "to":583
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":580
        , "to":649
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":581
        , "to":582
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":583
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":584
        , "to":585
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":584
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":585
        , "to":649
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":585
        , "to":592
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":585
        , "to":586
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":586
        , "to":587
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":587
        , "to":601
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":587
        , "to":588
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":587
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":588
        , "to":597
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":588
        , "to":648
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":588
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":589
        , "to":590
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":589
        , "to":591
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":590
        , "to":648
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":590
        , "to":600
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":590
        , "to":592
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":591
        , "to":596
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":592
        , "to":593
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":593
        , "to":607
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":593
        , "to":594
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":593
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":594
        , "to":595
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":594
        , "to":597
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":594
        , "to":647
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":595
        , "to":596
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":597
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":598
        , "to":599
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":598
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":599
        , "to":647
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":599
        , "to":606
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":599
        , "to":600
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":600
        , "to":601
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":601
        , "to":615
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":601
        , "to":602
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":601
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":602
        , "to":611
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":602
        , "to":646
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":602
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":603
        , "to":604
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":603
        , "to":605
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":604
        , "to":646
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":604
        , "to":614
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":604
        , "to":606
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":605
        , "to":610
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":606
        , "to":607
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":607
        , "to":621
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":607
        , "to":608
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":607
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":608
        , "to":609
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":608
        , "to":611
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":608
        , "to":645
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":609
        , "to":610
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":611
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":612
        , "to":613
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":612
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":613
        , "to":645
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":613
        , "to":620
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":613
        , "to":614
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":614
        , "to":615
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":615
        , "to":629
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":615
        , "to":616
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":615
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":616
        , "to":625
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":616
        , "to":644
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":616
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":617
        , "to":618
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":617
        , "to":619
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":618
        , "to":644
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":618
        , "to":628
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":618
        , "to":620
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":619
        , "to":624
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":620
        , "to":621
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":621
        , "to":635
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":621
        , "to":622
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":621
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":622
        , "to":623
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":622
        , "to":625
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":622
        , "to":643
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":623
        , "to":624
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":625
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":626
        , "to":627
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":626
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":627
        , "to":643
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":627
        , "to":634
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":627
        , "to":628
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":628
        , "to":629
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":629
        , "to":630
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":629
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":630
        , "to":639
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":630
        , "to":642
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":630
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":631
        , "to":632
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":631
        , "to":633
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":632
        , "to":642
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":632
        , "to":634
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":633
        , "to":638
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":634
        , "to":635
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":635
        , "to":636
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":635
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":636
        , "to":637
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":636
        , "to":639
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":637
        , "to":638
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":639
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":640
        , "to":552
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Max Fanout":"6"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":640
        , "to":641
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":640
        , "to":548
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"6"
            , "Start Cycle":"4"
            , "Latency":"5"
          }
        ]
      }
      , {
        "from":641
        , "to":666
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":642
        , "to":665
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":643
        , "to":664
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":644
        , "to":663
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":645
        , "to":662
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":646
        , "to":661
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":647
        , "to":660
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":648
        , "to":659
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":649
        , "to":658
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":650
        , "to":657
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":651
        , "to":656
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":652
        , "to":655
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":653
        , "to":654
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":654
        , "to":655
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":655
        , "to":656
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":656
        , "to":657
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":657
        , "to":658
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":658
        , "to":659
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":659
        , "to":660
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":660
        , "to":661
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":661
        , "to":662
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":662
        , "to":663
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":663
        , "to":664
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":664
        , "to":665
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":665
        , "to":666
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":666
        , "to":552
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Max Fanout":"6"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":666
        , "to":548
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"6"
            , "Start Cycle":"4"
            , "Latency":"5"
          }
        ]
      }
      , {
        "from":666
        , "to":669
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":666
        , "to":546
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":666
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":669
        , "to":541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "16":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":670
        , "subtype":"exit"
        , "start":"24.00"
        , "end":"28.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":671
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"22"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":672
        , "subtype":"default"
        , "start":"22.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"22"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":146
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":673
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":674
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":675
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":676
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":677
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":678
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":679
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":680
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":681
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":682
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":683
        , "subtype":"default"
        , "start":"22.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":684
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":685
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":686
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":687
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":688
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":689
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":690
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":691
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":692
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":693
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":694
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":695
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":696
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":697
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":698
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":699
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":700
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":701
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":702
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":703
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":704
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":705
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":706
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":707
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":708
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":709
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":710
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":147
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":711
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"31"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":712
        , "subtype":"default"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"12"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":713
        , "subtype":"load/store"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":148
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":671
        , "to":672
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":698
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":703
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":705
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":708
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":710
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":713
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":695
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":690
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":685
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":682
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":678
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":674
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":676
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":680
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":688
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":693
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":679
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":677
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":683
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":681
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":686
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":684
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":687
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":691
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":689
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":692
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":696
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":694
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":697
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":701
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":699
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":702
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":706
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":704
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":707
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":711
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":709
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":671
        , "to":712
        , "details":
        [
          {
            "type":"table"
            , "Width":"512"
          }
        ]
      }
      , {
        "from":672
        , "to":675
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":672
        , "to":673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":673
        , "to":674
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":675
        , "to":676
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":677
        , "to":678
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":679
        , "to":680
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":681
        , "to":682
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":683
        , "to":670
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":684
        , "to":685
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":686
        , "to":688
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":687
        , "to":688
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":689
        , "to":690
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":691
        , "to":693
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":692
        , "to":693
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":694
        , "to":695
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":696
        , "to":698
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":697
        , "to":698
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":699
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":701
        , "to":703
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":702
        , "to":703
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":704
        , "to":705
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":706
        , "to":708
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":707
        , "to":708
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":709
        , "to":710
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":711
        , "to":713
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":712
        , "to":713
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
    ]
  }
  , "18":
  {
    "nodes":
    [
      {
        "name":"Loop Orch"
        , "id":714
        , "subtype":"default"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Exit"
        , "id":715
        , "subtype":"exit"
        , "start":"5.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"136"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":716
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":717
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":718
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":719
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":720
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":722
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"16"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":723
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"16-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":724
        , "subtype":"ffwdDest"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":725
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":726
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":727
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Left Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_arr_d"
        , "id":728
        , "subtype":"default"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_arr_d'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":729
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"4"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":730
        , "subtype":"ffwdDest"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":732
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":733
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":734
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":735
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":714
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":717
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":719
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":722
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":734
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":726
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":725
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":718
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":719
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":719
        , "to":714
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":720
        , "to":719
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":722
        , "to":723
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":722
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":723
        , "to":722
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":724
        , "to":725
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":725
        , "to":733
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":725
        , "to":722
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":725
        , "to":734
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":725
        , "to":726
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":725
        , "to":732
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":725
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":725
        , "to":725
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":725
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":726
        , "to":727
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":727
        , "to":729
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":728
        , "to":729
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":730
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":732
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":733
        , "to":725
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
      , {
        "from":734
        , "to":735
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":735
        , "to":734
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":735
        , "to":726
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Max Fanout":"10"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
    ]
  }
  , "21":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":739
        , "subtype":"exit"
        , "start":"847.00"
        , "end":"851.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"847"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"520"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":740
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"847"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":740
        , "to":739
        , "details":
        [
          {
            "type":"table"
            , "Width":"520"
          }
        ]
      }
    ]
  }
  , "24":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":741
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":742
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"wg.limiter.exit"
        , "id":743
        , "subtype":"default"
        , "start":"1.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"wg.limiter.exit"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":742
        , "to":743
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
    ]
  }
  , "32":
  {
    "nodes":
    [
      {
        "name":"Loop Orch"
        , "id":744
        , "subtype":"default"
        , "start":"0.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Exit"
        , "id":745
        , "subtype":"exit"
        , "start":"17.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"1280"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":746
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":747
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":748
        , "subtype":"default"
        , "start":"0.00"
        , "end":"0.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":749
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":750
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'p'"
        , "id":752
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'p'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":753
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"7 (0x7)"
            , "Max Fanout":"8"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":754
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"4"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":755
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"224"
            , "Max Fanout":"31"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"case"
        , "id":756
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"case"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":757
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"256"
            , "Max Fanout":"31"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"case"
        , "id":758
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"case"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":759
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"case"
        , "id":760
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"case"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":240
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"*"
        , "id":761
        , "subtype":"default"
        , "start":"6.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Multiply"
            , "Constant Operand":"1300000077 (0x4D7C6D4D)"
            , "Max Fanout":"18"
            , "Start Cycle":"6"
            , "Latency":"7"
            , "Implementation Preference":"Default DSP usage"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
              , "line":12
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
        , "id":762
        , "subtype":"default"
        , "start":"14.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply"
            , "Max Fanout":"18"
            , "Start Cycle":"14"
            , "Latency":"3"
            , "Implementation Preference":"Default DSP usage"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
              , "line":12
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":763
        , "subtype":"default"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Logical Right Shift"
            , "Constant Operand":"32 (0x20)"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/../helper/helper_kernel.cpp"
              , "line":12
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":764
        , "subtype":"ffwdDest"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":765
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":766
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":770
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":177
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":772
        , "subtype":"pop"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":774
        , "subtype":"pop"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"2"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":776
        , "subtype":"pop"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":778
        , "subtype":"pop"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"2"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":744
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":746
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":755
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":772
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":774
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":776
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":778
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":746
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"608"
          }
        ]
      }
      , {
        "from":747
        , "to":750
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":749
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":778
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":776
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":755
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":774
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":772
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":752
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":750
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":765
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":748
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":749
        , "to":750
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":749
        , "to":744
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":750
        , "to":749
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":752
        , "to":770
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":752
        , "to":759
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":752
        , "to":753
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":753
        , "to":758
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":753
        , "to":756
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":754
        , "to":754
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"20"
            , "Start Cycle":"2"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":754
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":754
        , "to":758
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":754
        , "to":756
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":754
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":755
        , "to":755
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"20"
            , "Start Cycle":"2"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":755
        , "to":756
        , "details":
        [
          {
            "type":"table"
            , "Width":"224"
          }
        ]
      }
      , {
        "from":755
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"224"
          }
        ]
      }
      , {
        "from":756
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":757
        , "to":757
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"20"
            , "Start Cycle":"2"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":757
        , "to":758
        , "details":
        [
          {
            "type":"table"
            , "Width":"256"
          }
        ]
      }
      , {
        "from":757
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"256"
          }
        ]
      }
      , {
        "from":758
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":759
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":760
        , "to":761
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":760
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":761
        , "to":762
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":762
        , "to":763
        , "details":
        [
          {
            "type":"table"
            , "Width":"42"
          }
        ]
      }
      , {
        "from":763
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":764
        , "to":765
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":765
        , "to":766
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":765
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":752
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":772
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":774
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":755
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":776
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":778
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":750
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":765
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":766
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":770
        , "to":752
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'p'"
            , "Max Fanout":"20"
            , "Start Cycle":"1"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":772
        , "to":772
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":772
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":774
        , "to":774
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"20"
            , "Start Cycle":"14"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":774
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":776
        , "to":776
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":776
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":778
        , "to":778
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Max Fanout":"20"
            , "Start Cycle":"14"
            , "Latency":"3"
          }
        ]
      }
      , {
        "from":778
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "87":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":780
        , "subtype":"exit"
        , "start":"14.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":781
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":782
        , "subtype":"default"
        , "start":"3.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"11"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":781
        , "to":782
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":782
        , "to":780
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "93":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":783
        , "subtype":"exit"
        , "start":"25.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":784
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":785
        , "subtype":"default"
        , "start":"3.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"22"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":784
        , "to":785
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":785
        , "to":783
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "95":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":786
        , "subtype":"exit"
        , "start":"25.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":787
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":788
        , "subtype":"default"
        , "start":"3.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"22"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":787
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":788
        , "to":786
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "97":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":789
        , "subtype":"exit"
        , "start":"25.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":790
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":791
        , "subtype":"default"
        , "start":"3.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"22"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":790
        , "to":791
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":791
        , "to":789
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "99":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":792
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":793
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":794
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":793
        , "to":794
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":794
        , "to":792
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "101":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":795
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":796
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":797
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":796
        , "to":797
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":797
        , "to":795
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "103":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":798
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":799
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":800
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":799
        , "to":800
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":800
        , "to":798
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "105":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":801
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":802
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":803
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":802
        , "to":803
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":803
        , "to":801
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "107":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":804
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":805
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":806
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":805
        , "to":806
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":806
        , "to":804
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "109":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":807
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":808
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":809
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":808
        , "to":809
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":809
        , "to":807
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "111":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":810
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":811
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":812
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":811
        , "to":812
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":812
        , "to":810
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "113":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":813
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":814
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":815
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":814
        , "to":815
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":815
        , "to":813
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "115":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":816
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":817
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":818
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":817
        , "to":818
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":818
        , "to":816
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "117":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":819
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":820
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":821
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":820
        , "to":821
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":821
        , "to":819
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "119":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":822
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":823
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":824
        , "subtype":"default"
        , "start":"3.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"26"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":823
        , "to":824
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":824
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "121":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":825
        , "subtype":"exit"
        , "start":"25.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":826
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":827
        , "subtype":"default"
        , "start":"3.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"22"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":826
        , "to":827
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":827
        , "to":825
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "257":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":828
        , "subtype":"exit"
        , "start":"14.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"128"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":829
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":830
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":831
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":168
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":832
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":833
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":168
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":834
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":835
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":836
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":837
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":838
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":839
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":840
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":841
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":842
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":843
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":844
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":845
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":846
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":847
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":848
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":849
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":850
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":851
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":852
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":853
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":854
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":855
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":856
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":857
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":858
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":859
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":860
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":861
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":862
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":863
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":864
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":865
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":866
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":867
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":868
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":869
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":870
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":871
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":872
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":873
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":874
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":875
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":876
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":877
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":878
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":879
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":880
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":881
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":882
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":883
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":884
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":885
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":886
        , "subtype":"select"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":887
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":888
        , "subtype":"ffwdDest"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":889
        , "subtype":"default"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":251
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":829
        , "to":830
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":834
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":838
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":842
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":846
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":850
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":854
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":858
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":862
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":866
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":870
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":874
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":878
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":882
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":829
        , "to":886
        , "details":
        [
          {
            "type":"table"
            , "Width":"136"
          }
        ]
      }
      , {
        "from":830
        , "to":831
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":831
        , "to":833
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":832
        , "to":833
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":833
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":834
        , "to":835
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":835
        , "to":837
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":836
        , "to":837
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":837
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":838
        , "to":839
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":839
        , "to":841
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":840
        , "to":841
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":841
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":842
        , "to":843
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":843
        , "to":845
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":844
        , "to":845
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":845
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":846
        , "to":847
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":847
        , "to":849
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":848
        , "to":849
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":849
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":850
        , "to":851
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":851
        , "to":853
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":852
        , "to":853
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":853
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":854
        , "to":855
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":855
        , "to":857
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":856
        , "to":857
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":857
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":858
        , "to":859
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":859
        , "to":861
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":860
        , "to":861
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":861
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":862
        , "to":863
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":863
        , "to":865
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":864
        , "to":865
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":865
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":866
        , "to":867
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":867
        , "to":869
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":868
        , "to":869
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":869
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":870
        , "to":871
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":871
        , "to":873
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":872
        , "to":873
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":873
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":874
        , "to":875
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":875
        , "to":877
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":876
        , "to":877
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":877
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":878
        , "to":879
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":879
        , "to":881
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":880
        , "to":881
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":881
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":882
        , "to":883
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":883
        , "to":885
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":884
        , "to":885
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":885
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":886
        , "to":887
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":887
        , "to":889
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":888
        , "to":889
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":889
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "258":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":890
        , "subtype":"exit"
        , "start":"37.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"37"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"16"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":891
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":892
        , "subtype":"default"
        , "start":"37.00"
        , "end":"37.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":203
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":891
        , "to":892
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":892
        , "to":890
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "264":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":893
        , "subtype":"exit"
        , "start":"15.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"16"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":894
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":895
        , "subtype":"default"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":168
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":894
        , "to":895
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":895
        , "to":893
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "293":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":896
        , "subtype":"exit"
        , "start":"37.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"37"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"40"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":897
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":898
        , "subtype":"default"
        , "start":"37.00"
        , "end":"37.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":223
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":897
        , "to":898
        , "details":
        [
          {
            "type":"table"
            , "Width":"48"
          }
        ]
      }
      , {
        "from":898
        , "to":896
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "294":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":899
        , "subtype":"exit"
        , "start":"37.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"37"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"40"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":900
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":901
        , "subtype":"default"
        , "start":"37.00"
        , "end":"37.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":223
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":900
        , "to":901
        , "details":
        [
          {
            "type":"table"
            , "Width":"48"
          }
        ]
      }
      , {
        "from":901
        , "to":899
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "295":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":902
        , "subtype":"exit"
        , "start":"37.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"37"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"40"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":903
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":904
        , "subtype":"default"
        , "start":"37.00"
        , "end":"37.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"37"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":223
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":903
        , "to":904
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":904
        , "to":902
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "324":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":905
        , "subtype":"exit"
        , "start":"45.00"
        , "end":"49.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"45"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"16"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":906
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"44"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":907
        , "subtype":"default"
        , "start":"45.00"
        , "end":"45.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"45"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":241
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":908
        , "subtype":"ffwdDest"
        , "start":"45.00"
        , "end":"45.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "Max Fanout":"1"
            , "Start Cycle":"45"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":909
        , "subtype":"default"
        , "start":"45.00"
        , "end":"45.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"45"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":241
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":906
        , "to":907
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":907
        , "to":909
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":908
        , "to":909
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":909
        , "to":905
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "334":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":910
        , "subtype":"exit"
        , "start":"19.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"19"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"64"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":911
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":912
        , "subtype":"default"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":183
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":913
        , "subtype":"default"
        , "start":"16.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":914
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":916
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/./../primitives/primitives.hpp"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":918
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":920
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":922
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":911
        , "to":912
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":913
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":914
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":922
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":916
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":918
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":911
        , "to":920
        , "details":
        [
          {
            "type":"table"
            , "Width":"616"
          }
        ]
      }
      , {
        "from":912
        , "to":922
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":914
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":916
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":918
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":920
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":910
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":913
        , "to":910
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":914
        , "to":914
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":914
        , "to":910
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":916
        , "to":916
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":918
        , "to":918
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"224"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":920
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"256"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":922
        , "to":922
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":922
        , "to":910
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "359":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":925
        , "subtype":"exit"
        , "start":"29.00"
        , "end":"33.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"136"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":926
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":927
        , "subtype":"default"
        , "start":"29.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":928
        , "subtype":"select"
        , "start":"29.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Select"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":926
        , "to":927
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":926
        , "to":928
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":927
        , "to":928
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":927
        , "to":925
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":928
        , "to":925
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "401":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":930
        , "subtype":"exit"
        , "start":"8.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"16"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":931
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":932
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":931
        , "to":932
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":932
        , "to":930
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "402":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":933
        , "subtype":"exit"
        , "start":"8.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"16"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":934
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":935
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":934
        , "to":935
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":935
        , "to":933
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "453":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":936
        , "subtype":"exit"
        , "start":"8.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"296"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":937
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":938
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"8"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":939
        , "subtype":"load/store"
        , "start":"3.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_hashVec_d"
        , "id":940
        , "subtype":"default"
        , "start":"0.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"8"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":941
        , "subtype":"default"
        , "start":"3.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"8"
            , "Start Cycle":"3"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":942
        , "subtype":"default"
        , "start":"3.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"8"
            , "Start Cycle":"3"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_countVec_d"
        , "id":943
        , "subtype":"default"
        , "start":"0.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_countVec_d'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"8"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":944
        , "subtype":"default"
        , "start":"3.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"8"
            , "Start Cycle":"3"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":937
        , "to":939
        , "details":
        [
          {
            "type":"table"
            , "Width":"112"
          }
        ]
      }
      , {
        "from":937
        , "to":944
        , "details":
        [
          {
            "type":"table"
            , "Width":"112"
          }
        ]
      }
      , {
        "from":937
        , "to":942
        , "details":
        [
          {
            "type":"table"
            , "Width":"112"
          }
        ]
      }
      , {
        "from":937
        , "to":941
        , "details":
        [
          {
            "type":"table"
            , "Width":"112"
          }
        ]
      }
      , {
        "from":937
        , "to":938
        , "details":
        [
          {
            "type":"table"
            , "Width":"112"
          }
        ]
      }
      , {
        "from":938
        , "to":939
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":939
        , "to":936
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":940
        , "to":941
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":941
        , "to":936
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":942
        , "to":936
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":943
        , "to":944
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":944
        , "to":936
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
    ]
  }
  , "523":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":945
        , "subtype":"exit"
        , "start":"46.00"
        , "end":"50.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"46"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"1488"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":946
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"40"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":947
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":261
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":948
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":949
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_hashVec_d"
        , "id":950
        , "subtype":"default"
        , "start":"0.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"46"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":951
        , "subtype":"default"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":952
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":953
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_countVec_d"
        , "id":954
        , "subtype":"default"
        , "start":"0.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_countVec_d'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"46"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":955
        , "subtype":"default"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":956
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":261
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":957
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":958
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":959
        , "subtype":"default"
        , "start":"41.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"41"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":960
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":961
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":962
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":963
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":964
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":965
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":966
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":967
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":968
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":969
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":970
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":971
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":972
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":973
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":974
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":975
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":976
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":977
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":978
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":979
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":980
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":981
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":982
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"32 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":262
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":983
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"35"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":984
        , "subtype":"load/store"
        , "start":"41.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"64 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"41"
            , "Latency":"5"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":263
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"bit.shuffle"
        , "id":985
        , "subtype":"default"
        , "start":"46.00"
        , "end":"46.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"bit.shuffle"
            , "Max Fanout":"13"
            , "Start Cycle":"46"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":986
        , "subtype":"default"
        , "start":"40.00"
        , "end":"41.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"40"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":946
        , "to":947
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":956
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":962
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":964
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":966
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":968
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":972
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":974
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":976
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":978
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":980
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":982
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":984
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":986
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":963
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":961
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":967
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":965
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":971
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":969
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":975
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":973
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":979
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":977
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":983
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":981
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":946
        , "to":985
        , "details":
        [
          {
            "type":"table"
            , "Width":"832"
          }
        ]
      }
      , {
        "from":947
        , "to":955
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":947
        , "to":952
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":947
        , "to":951
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":947
        , "to":948
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":948
        , "to":949
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":949
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":950
        , "to":951
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":952
        , "to":953
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":953
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":954
        , "to":955
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":956
        , "to":959
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":956
        , "to":957
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":957
        , "to":958
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":958
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":959
        , "to":960
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":960
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":961
        , "to":962
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":962
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":963
        , "to":964
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":964
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":965
        , "to":966
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":966
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":967
        , "to":968
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":968
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":969
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":970
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":971
        , "to":972
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":972
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":973
        , "to":974
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":974
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":975
        , "to":976
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":976
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":977
        , "to":978
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":978
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":979
        , "to":980
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":980
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":981
        , "to":982
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":982
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":983
        , "to":984
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":984
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":985
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":986
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "539":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":989
        , "subtype":"exit"
        , "start":"4.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":990
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"0"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_iterations"
        , "id":991
        , "subtype":"default"
        , "start":"0.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_iterations'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":992
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_iterations"
        , "id":993
        , "subtype":"default"
        , "start":"0.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_iterations'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":994
        , "subtype":"default"
        , "start":"1.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_iterations"
        , "id":995
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_iterations'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":996
        , "subtype":"select"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":997
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"64-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":998
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"65-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":999
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1000
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v1/kernel.cpp"
              , "line":169
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":991
        , "to":992
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":992
        , "to":999
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":993
        , "to":994
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":994
        , "to":996
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":995
        , "to":996
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":996
        , "to":997
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":997
        , "to":998
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":998
        , "to":1000
        , "details":
        [
          {
            "type":"table"
            , "Width":"65"
          }
        ]
      }
    ]
  }
}
