Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: cerrojo_8_bits.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cerrojo_8_bits.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cerrojo_8_bits"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : cerrojo_8_bits
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Cerrojo_8_bits/divisor.vhd" in Library work.
Architecture rtl of Entity divisor is up to date.
Compiling vhdl file "E:/Cerrojo_8_bits/debouncer.vhd" in Library work.
Architecture debouncerarch of Entity debouncer is up to date.
Compiling vhdl file "E:/Cerrojo_8_bits/conv_7seg.vhd" in Library work.
Architecture beh of Entity conv_7seg is up to date.
Compiling vhdl file "E:/Cerrojo_8_bits/cerrojo_8_bits.vhd" in Library work.
Architecture behavioral of Entity cerrojo_8_bits is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cerrojo_8_bits> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <divisor> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <debouncerarch>).

Analyzing hierarchy for entity <conv_7seg> in library <work> (architecture <beh>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <cerrojo_8_bits> in library <work> (Architecture <behavioral>).
	width = 8
WARNING:Xst:753 - "E:/Cerrojo_8_bits/cerrojo_8_bits.vhd" line 91: Unconnected output port 'xdebfallingedge' of component 'debouncer'.
WARNING:Xst:753 - "E:/Cerrojo_8_bits/cerrojo_8_bits.vhd" line 91: Unconnected output port 'xdebrisingedge' of component 'debouncer'.
Entity <cerrojo_8_bits> analyzed. Unit <cerrojo_8_bits> generated.

Analyzing Entity <divisor> in library <work> (Architecture <rtl>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <debouncerarch>).
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <conv_7seg> in library <work> (Architecture <beh>).
Entity <conv_7seg> analyzed. Unit <conv_7seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "E:/Cerrojo_8_bits/divisor.vhd".
    Found 1-bit register for signal <clk_1hz_reg>.
    Found 25-bit up counter for signal <cntr_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "E:/Cerrojo_8_bits/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | waitingpression                                |
    | Power Up State     | waitingpression                                |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 23-bit up counter for signal <count>.
    Found 1-bit register for signal <xsync>.
    Found 1-bit register for signal <xsyncanterior>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <conv_7seg>.
    Related source file is "E:/Cerrojo_8_bits/conv_7seg.vhd".
    Found 16x7-bit ROM for signal <display>.
    Summary:
	inferred   1 ROM(s).
Unit <conv_7seg> synthesized.


Synthesizing Unit <cerrojo_8_bits>.
    Related source file is "E:/Cerrojo_8_bits/cerrojo_8_bits.vhd".
    Found finite state machine <FSM_1> for signal <actual_st>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk_int                   (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | inicial_st                                     |
    | Power Up State     | inicial_st                                     |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <clave_pwd>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <clave_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <clave_aux$mux0000>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <actual_st$cmp_eq0000> created at line 118.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <cerrojo_8_bits> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 3
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <actual_st/FSM> on signal <actual_st[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 inicial_st | 000
 tres_st    | 001
 dos_st     | 010
 uno_st     | 011
 final_st   | 100
------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <mod_ded/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 waitingpression      | 00
 pressiondebouncing   | 01
 waitingdepression    | 11
 depressiondebouncing | 10
----------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Latches                                              : 3
 8-bit latch                                           : 3
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cerrojo_8_bits> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cerrojo_8_bits, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cerrojo_8_bits.ngr
Top Level Output File Name         : cerrojo_8_bits
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 237
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 25
#      LUT2                        : 37
#      LUT3                        : 14
#      LUT4                        : 43
#      LUT4_L                      : 1
#      MUXCY                       : 59
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 80
#      FDC                         : 29
#      FDCE                        : 25
#      FDP                         : 2
#      LD                          : 8
#      LD_1                        : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       68  out of   7680     0%  
 Number of Slice Flip Flops:             80  out of  15360     0%  
 Number of 4 input LUTs:                125  out of  15360     0%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    173    10%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk                                | BUFGP                    | 26    |
i_clk_int/clk_1hz_reg1             | BUFG                     | 30    |
mod_ded/state_FSM_FFd2             | NONE(clave_aux_mux0000_0)| 8     |
actual_st_FSM_FFd1                 | NONE(clave_aux_0)        | 8     |
led_OBUF(actual_st_FSM_Out01:O)    | NONE(*)(clave_pwd_0)     | 8     |
-----------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------+-------------------------+-------+
Control Signal                                      | Buffer(FF name)         | Load  |
----------------------------------------------------+-------------------------+-------+
actual_st_FSM_Acst_FSM_inv(mod_ded/rst_inv1_INV_0:O)| NONE(actual_st_FSM_FFd1)| 30    |
rst                                                 | IBUF                    | 26    |
----------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.265ns (Maximum Frequency: 159.611MHz)
   Minimum input arrival time before clock: 2.221ns
   Maximum output required time after clock: 8.237ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.093ns (frequency: 164.115MHz)
  Total number of paths / destination ports: 976 / 27
-------------------------------------------------------------------------
Delay:               6.093ns (Levels of Logic = 26)
  Source:            i_clk_int/cntr_reg_1 (FF)
  Destination:       i_clk_int/cntr_reg_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: i_clk_int/cntr_reg_1 to i_clk_int/cntr_reg_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  i_clk_int/cntr_reg_1 (i_clk_int/cntr_reg_1)
     LUT1:I0->O            1   0.479   0.000  i_clk_int/Mcount_cntr_reg_cy<1>_rt (i_clk_int/Mcount_cntr_reg_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  i_clk_int/Mcount_cntr_reg_cy<1> (i_clk_int/Mcount_cntr_reg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<2> (i_clk_int/Mcount_cntr_reg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<3> (i_clk_int/Mcount_cntr_reg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<4> (i_clk_int/Mcount_cntr_reg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<5> (i_clk_int/Mcount_cntr_reg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<6> (i_clk_int/Mcount_cntr_reg_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<7> (i_clk_int/Mcount_cntr_reg_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<8> (i_clk_int/Mcount_cntr_reg_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<9> (i_clk_int/Mcount_cntr_reg_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<10> (i_clk_int/Mcount_cntr_reg_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<11> (i_clk_int/Mcount_cntr_reg_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<12> (i_clk_int/Mcount_cntr_reg_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<13> (i_clk_int/Mcount_cntr_reg_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<14> (i_clk_int/Mcount_cntr_reg_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<15> (i_clk_int/Mcount_cntr_reg_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<16> (i_clk_int/Mcount_cntr_reg_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<17> (i_clk_int/Mcount_cntr_reg_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<18> (i_clk_int/Mcount_cntr_reg_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<19> (i_clk_int/Mcount_cntr_reg_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<20> (i_clk_int/Mcount_cntr_reg_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<21> (i_clk_int/Mcount_cntr_reg_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<22> (i_clk_int/Mcount_cntr_reg_cy<22>)
     MUXCY:CI->O           0   0.056   0.000  i_clk_int/Mcount_cntr_reg_cy<23> (i_clk_int/Mcount_cntr_reg_cy<23>)
     XORCY:CI->O           1   0.786   0.851  i_clk_int/Mcount_cntr_reg_xor<24> (Result<24>)
     LUT2:I1->O            1   0.479   0.000  i_clk_int/Mcount_cntr_reg_eqn_241 (i_clk_int/Mcount_cntr_reg_eqn_24)
     FDC:D                     0.176          i_clk_int/cntr_reg_24
    ----------------------------------------
    Total                      6.093ns (4.202ns logic, 1.891ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk_int/clk_1hz_reg1'
  Clock period: 6.265ns (frequency: 159.611MHz)
  Total number of paths / destination ports: 1811 / 53
-------------------------------------------------------------------------
Delay:               6.265ns (Levels of Logic = 8)
  Source:            mod_ded/count_8 (FF)
  Destination:       mod_ded/count_22 (FF)
  Source Clock:      i_clk_int/clk_1hz_reg1 rising
  Destination Clock: i_clk_int/clk_1hz_reg1 rising

  Data Path: mod_ded/count_8 to mod_ded/count_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  mod_ded/count_8 (mod_ded/count_8)
     LUT3:I0->O            1   0.479   0.000  mod_ded/timerend_cmp_eq0000_wg_lut<0> (mod_ded/timerend_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  mod_ded/timerend_cmp_eq0000_wg_cy<0> (mod_ded/timerend_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  mod_ded/timerend_cmp_eq0000_wg_cy<1> (mod_ded/timerend_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  mod_ded/timerend_cmp_eq0000_wg_cy<2> (mod_ded/timerend_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  mod_ded/timerend_cmp_eq0000_wg_cy<3> (mod_ded/timerend_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  mod_ded/timerend_cmp_eq0000_wg_cy<4> (mod_ded/timerend_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.246   0.768  mod_ded/timerend_cmp_eq0000_wg_cy<5> (mod_ded/timerend)
     LUT4:I3->O           23   0.479   1.446  mod_ded/count_not00011 (mod_ded/count_not0001)
     FDCE:CE                   0.524          mod_ded/count_0
    ----------------------------------------
    Total                      6.265ns (3.010ns logic, 3.255ns route)
                                       (48.1% logic, 51.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mod_ded/state_FSM_FFd2'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.221ns (Levels of Logic = 2)
  Source:            clave<0> (PAD)
  Destination:       clave_aux_mux0000_0 (LATCH)
  Destination Clock: mod_ded/state_FSM_FFd2 falling

  Data Path: clave<0> to clave_aux_mux0000_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.851  clave_0_IBUF (clave_0_IBUF)
     LUT2:I1->O            2   0.479   0.000  clave_aux_mux0002<0>1 (clave_aux_mux0002<0>)
     LD_1:D                    0.176          clave_aux_mux0000_0
    ----------------------------------------
    Total                      2.221ns (1.370ns logic, 0.851ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.221ns (Levels of Logic = 2)
  Source:            clave<0> (PAD)
  Destination:       clave_pwd_0 (LATCH)
  Destination Clock: led_OBUF falling

  Data Path: clave<0> to clave_pwd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.851  clave_0_IBUF (clave_0_IBUF)
     LUT2:I1->O            2   0.479   0.000  clave_aux_mux0002<0>1 (clave_aux_mux0002<0>)
     LD:D                      0.176          clave_pwd_0
    ----------------------------------------
    Total                      2.221ns (1.370ns logic, 0.851ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk_int/clk_1hz_reg1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            habilitar (PAD)
  Destination:       mod_ded/xsyncanterior (FF)
  Destination Clock: i_clk_int/clk_1hz_reg1 rising

  Data Path: habilitar to mod_ded/xsyncanterior
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  habilitar_IBUF (habilitar_IBUF)
     FDP:D                     0.176          mod_ded/xsyncanterior
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk_int/clk_1hz_reg1'
  Total number of paths / destination ports: 14 / 7
-------------------------------------------------------------------------
Offset:              8.237ns (Levels of Logic = 2)
  Source:            actual_st_FSM_FFd1 (FF)
  Destination:       led (PAD)
  Source Clock:      i_clk_int/clk_1hz_reg1 rising

  Data Path: actual_st_FSM_FFd1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.626   1.267  actual_st_FSM_FFd1 (actual_st_FSM_FFd1)
     LUT3:I0->O            9   0.479   0.955  actual_st_FSM_Out01 (led_OBUF)
     OBUF:I->O                 4.909          led_OBUF (led)
    ----------------------------------------
    Total                      8.237ns (6.014ns logic, 2.223ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.05 secs
 
--> 

Total memory usage is 4531772 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

