#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Feb 13 18:57:08 2020
# Process ID: 17341
# Current directory: /home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.runs/design_1_myPrescaler_0_0_synth_1
# Command line: vivado -log design_1_myPrescaler_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myPrescaler_0_0.tcl
# Log file: /home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.runs/design_1_myPrescaler_0_0_synth_1/design_1_myPrescaler_0_0.vds
# Journal file: /home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.runs/design_1_myPrescaler_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_myPrescaler_0_0.tcl -notrace
Command: synth_design -top design_1_myPrescaler_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17458 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1177.117 ; gain = 71.996 ; free physical = 24724 ; free virtual = 29395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myPrescaler_0_0' [/home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/synth/design_1_myPrescaler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'myPrescaler' [/home/inf2015/vbiliouri/drum_synthesis/myPrescaler.v:4]
	Parameter CounterWidth bound to: 4 - type: integer 
	Parameter ResetValue bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myPrescaler' (1#1) [/home/inf2015/vbiliouri/drum_synthesis/myPrescaler.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_myPrescaler_0_0' (2#1) [/home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/synth/design_1_myPrescaler_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.625 ; gain = 113.504 ; free physical = 24749 ; free virtual = 29415
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1218.625 ; gain = 113.504 ; free physical = 24739 ; free virtual = 29403
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1525.824 ; gain = 0.000 ; free physical = 25203 ; free virtual = 29750
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1525.824 ; gain = 420.703 ; free physical = 25333 ; free virtual = 29877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1525.824 ; gain = 420.703 ; free physical = 25330 ; free virtual = 29874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1525.824 ; gain = 420.703 ; free physical = 25326 ; free virtual = 29869
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "prescale" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1525.824 ; gain = 420.703 ; free physical = 25332 ; free virtual = 29876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myPrescaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1525.824 ; gain = 420.703 ; free physical = 25308 ; free virtual = 29855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1553.820 ; gain = 448.699 ; free physical = 25037 ; free virtual = 29598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1553.820 ; gain = 448.699 ; free physical = 25037 ; free virtual = 29598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:01:27 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25036 ; free virtual = 29597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25021 ; free virtual = 29583
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25022 ; free virtual = 29584
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25025 ; free virtual = 29587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25026 ; free virtual = 29588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25026 ; free virtual = 29588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25024 ; free virtual = 29586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     2|
|5     |LUT5 |     1|
|6     |FDRE |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    11|
|2     |  inst   |myPrescaler |    11|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.852 ; gain = 467.730 ; free physical = 25024 ; free virtual = 29585
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1572.852 ; gain = 160.531 ; free physical = 25133 ; free virtual = 29695
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1572.859 ; gain = 467.730 ; free physical = 25129 ; free virtual = 29692
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1572.859 ; gain = 480.320 ; free physical = 25058 ; free virtual = 29617
INFO: [Common 17-1381] The checkpoint '/home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.runs/design_1_myPrescaler_0_0_synth_1/design_1_myPrescaler_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint '/home/inf2015/vbiliouri/drum_synthesis/drum_synthesis.runs/design_1_myPrescaler_0_0_synth_1/design_1_myPrescaler_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1596.867 ; gain = 0.000 ; free physical = 25043 ; free virtual = 29612
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 18:58:55 2020...
