<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Export">
        <Message>
            <ID>1191031</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35400233</ID>
            <Severity>1</Severity>
            <Dynamic>Lattice_Project_1_impl_1_vo.vo</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>62243001</ID>
            <Severity>16</Severity>
            <Dynamic>PLL_1_clkop_o</Dynamic>
            <Dynamic>PLL_CORE</Dynamic>
            <Dynamic>PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
        </Message>
        <Message>
            <ID>62243002</ID>
            <Severity>16</Severity>
            <Dynamic>PLL_CORE</Dynamic>
            <Dynamic>PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
            <Dynamic>PLL_1_clkop_o</Dynamic>
        </Message>
        <Message>
            <ID>62244000</ID>
            <Severity>1</Severity>
            <Dynamic>PLL_1_clkop_o</Dynamic>
            <Dynamic>PLL_CORE</Dynamic>
            <Dynamic>PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst</Dynamic>
            <Dynamic>primary clock</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>IO ports are not constrained.</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r0</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r1</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r2</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r3</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r4</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r5</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r6</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r7</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r8</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r9</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r10</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r11</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r12</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB</Dynamic>
        </Message>
        <Message>
            <ID>52281031</ID>
            <Severity>1</Severity>
            <Dynamic>Tristate</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.TS_BLOCK.TS_X2.u_TSHX2DQ$r13</Dynamic>
            <Dynamic>DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB</Dynamic>
        </Message>
    </Task>
    <Task name="Synthesis">
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(11):</Dynamic>
            <Dynamic>MIPI_DPHY_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(5306):</Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_mipi_dphy(FAMILY=&quot;LIFCL&quot;,INT_TYPE=&quot;RX&quot;,INT_DATA_RATE=320.0,NUM_LANE=4,SYNC_CLOCK_FREQ=24,PLL_MODE=&quot;EXTERNAL&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,CM=&quot;11010101&quot;,CIL_BYPASS=&quot;CIL_ENABLED&quot;,DPHY_TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_E   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>5306</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(657):</Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_mipi_wrapper_rx(CIL_BYPASS=&quot;CIL_ENABLED&quot;,INT_DATA_RATE=320.0,CM=&quot;11010101&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,DPHY_TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>657</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v(269):</Dynamic>
            <Dynamic>MIPI_DPHY_1_ipgen_lscc_clock_divider(TGT_FREQ_IN=24)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_1/rtl/MIPI_DPHY_1.v</Navigation>
            <Navigation>269</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(2615):</Dynamic>
            <Dynamic>DPHY(CFG_NUM_LANES=&quot;FOUR_LANES&quot;,CONT_CLK_MODE=&quot;ENABLED&quot;,PLLCLKBYPASS=&quot;BYPASSED&quot;,RXCDRP=&quot;0b01&quot;,RXLPRP=&quot;0b001&quot;,TEST_PATTERN=&quot;0b10000000001000000000000000000000&quot;,TST=&quot;0b0000&quot;,U_PRG_RXHS_SETTLE=&quot;0b000011&quot;,UC_PRG_RXHS_SETTLE=&quot;0b000010&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(11):</Dynamic>
            <Dynamic>DDR_MEM_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2988):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_lscc_ddr_mem(INTERFACE_TYPE=&quot;DDR3&quot;,IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;,CLK_ADDR_CMD_ENABLE=1,ADDR_WIDTH=13,DQS_RD_DEL_SIGN=&quot;POSITIVE&quot;,DQS_WR_DEL_SIGN=&quot;POSITIVE&quot;,CLKOP_FREQ_ACTUAL=400.0,CLKOS_EN=1,PLL_RST=1,LOCK_EN=1,PLL_IO_TYPE=&quot;SLVS&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;4&quot;,DIVOP_ACTUAL_STR=&quot;3&quot;,DIVOS_ACTUAL_STR=   ....   A=&quot;3&quot;,DELB=&quot;15&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,REF_COUNTS=&quot;0000&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2988</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(1016):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_common_logic</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1016</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3574):</Dynamic>
            <Dynamic>ECLKDIV(ECLK_DIV=&quot;2&quot;,GSR=&quot;DISABLED&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3574</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3593):</Dynamic>
            <Dynamic>ECLKSYNC(STOP_EN=&quot;ENABLE&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3593</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(680):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_mem_sync</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>680</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1518):</Dynamic>
            <Dynamic>DDRDLL</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1518</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(1190):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_dq_dqs_dm_unit(IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;,INTERFACE_TYPE=&quot;DDR3&quot;,DQS_RD_DEL_SIGN=&quot;POSITIVE&quot;,DQS_WR_DEL_SIGN=&quot;POSITIVE&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>1190</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(3190):</Dynamic>
            <Dynamic>DQSBUF(ENABLE_FIFO=&quot;ENABLED&quot;,FORCE_READ=&quot;ENABLED&quot;,MODX=&quot;MDDRX2&quot;,MT_EN_READ=&quot;ENABLED&quot;,MT_EN_WRITE=&quot;ENABLED&quot;,MT_EN_WRITE_LEVELING=&quot;ENABLED&quot;,READ_ENABLE=&quot;ENABLED&quot;,WRITE_ENABLE=&quot;ENABLED&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>3190</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5902):</Dynamic>
            <Dynamic>ODDRX2DQS</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5902</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11112):</Dynamic>
            <Dynamic>TSHX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11112</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(11101):</Dynamic>
            <Dynamic>TSHX2DQS</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>11101</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553):</Dynamic>
            <Dynamic>DELAYB(DEL_MODE=&quot;DQS_ALIGNED_X2&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1553</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4051):</Dynamic>
            <Dynamic>IDDRX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>4051</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5915):</Dynamic>
            <Dynamic>ODDRX2DQ</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5915</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2406):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_moshx2_4_csn(IO_TYPE=&quot;SSTL15_II&quot;,CK_DQS_IO=&quot;SSTL15D_II&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2406</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553):</Dynamic>
            <Dynamic>DELAYB(DEL_MODE=&quot;DQS_CMD_CLK&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1553</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(6193):</Dynamic>
            <Dynamic>OSHX2</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>6193</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2535):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_oddrx2_4_addr_cmd_cke_odt(IO_TYPE=&quot;SSTL15_II&quot;,ADDR_WIDTH=13,GEARING=2,X4_WIDTH=2)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2535</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5893):</Dynamic>
            <Dynamic>ODDRX1</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5893</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v(2904):</Dynamic>
            <Dynamic>DDR_MEM_1_ipgen_oddrx2_4_ck(IO_TYPE=&quot;SSTL15_II&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/DDR_MEM_1/DDR_MEM_1/rtl/DDR_MEM_1.v</Navigation>
            <Navigation>2904</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5928):</Dynamic>
            <Dynamic>ODDRX2</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>5928</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(11):</Dynamic>
            <Dynamic>MIPI_DPHY_2</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(5326):</Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_mipi_dphy(FAMILY=&quot;LIFCL&quot;,INT_DATA_RATE=320.0,NUM_LANE=4,SYNC_CLOCK_FREQ=24,CN=&quot;11111&quot;,CO=&quot;010&quot;,CM=&quot;11010101&quot;,CIL_BYPASS=&quot;CIL_ENABLED&quot;,T_DATA_SETTLE=&quot;11&quot;,T_CLK_SETTLE=&quot;10&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_EN=1,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>5326</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(1635):</Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_mipi_wrapper_tx(NUM_LANE=4,INTF=&quot;CSI2_APP&quot;,DPHY_IP=&quot;HARD_IP&quot;,DPHY_CIL_BYPASS=&quot;CIL_ENABLED&quot;,INT_DATA_RATE=320.0,TX_FREQ_TGT=0,CM=&quot;11010101&quot;,CN=&quot;11111&quot;,CO=&quot;010&quot;,CLKOS_EN=1,CLKOP_BYPASS=1,PLL_RST=1,LOCK_EN=1,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTU   ....   =&quot;0b000000001&quot;,DELA=&quot;7&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>1635</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v(289):</Dynamic>
            <Dynamic>MIPI_DPHY_2_ipgen_lscc_clock_divider(TGT_FREQ_IN=24)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/MIPI_DPHY_2/rtl/MIPI_DPHY_2.v</Navigation>
            <Navigation>289</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(2615):</Dynamic>
            <Dynamic>DPHY(CFG_NUM_LANES=&quot;FOUR_LANES&quot;,CM=&quot;0b11010101&quot;,CN=&quot;0b11111&quot;,CO=&quot;0b010&quot;,CONT_CLK_MODE=&quot;ENABLED&quot;,DSI_CSI=&quot;DSI_APP&quot;,MASTER_SLAVE=&quot;MASTER&quot;,RSEL=&quot;0b01&quot;,RXDATAWIDTHHS=&quot;0b01&quot;,U_PRG_HS_PREPARE=&quot;0b01&quot;,U_PRG_HS_TRAIL=&quot;0b000001&quot;,U_PRG_HS_ZERO=&quot;0b000001&quot;,U_PRG_RXHS_SETTLE=&quot;0b000001&quot;,UC_PRG_HS_TRAIL=&quot;0b00001&quot;,UC_PRG_HS_ZERO=&quot;0b0000001&quot;,UC_PRG_RXHS_SETTLE=&quot;0b000001&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>2615</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(11):</Dynamic>
            <Dynamic>I2C_DPHY_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_1/I2C_DPHY_1/rtl/I2C_DPHY_1.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49):</Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=16,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57):</Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254):</Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403):</Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873):</Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49):</Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=14,pmi_almost_empty_flag=0,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57):</Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254):</Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403):</Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873):</Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(11):</Dynamic>
            <Dynamic>I2C_DPHY_2</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v(0):</Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/I2C_DPHY_2/I2C_DPHY_2/rtl/I2C_DPHY_2.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49):</Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=16,pmi_almost_empty_flag=2,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57):</Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254):</Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(REGMODE=&quot;reg&quot;,DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403):</Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873):</Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=16,ALMOST_FULL_DEASSERT_LVL=16,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=2,ALMOST_EMPTY_DEASSERT_LVL=2,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(49):</Dynamic>
            <Dynamic>pmi_fifo(pmi_data_depth=16,pmi_full_flag=16,pmi_almost_full_flag=14,pmi_almost_empty_flag=0,pmi_regmode=&quot;noreg&quot;,pmi_family=&quot;LIFCL&quot;,pmi_implementation=&quot;LUT&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v</Navigation>
            <Navigation>49</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(57):</Dynamic>
            <Dynamic>lscc_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>57</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(254):</Dynamic>
            <Dynamic>lscc_fifo_fwft_fabric(DWID=8)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>254</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(403):</Dynamic>
            <Dynamic>lscc_fifo_main(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>403</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v(2873):</Dynamic>
            <Dynamic>lscc_soft_fifo(IMPLEMENTATION=&quot;LUT&quot;,ADDRESS_DEPTH=16,ADDRESS_WIDTH=32'b0100,DATA_WIDTH=8,REGMODE=&quot;noreg&quot;,ALMOST_FULL_ASSERTION=&quot;static-single&quot;,ALMOST_FULL_ASSERT_LVL=14,ALMOST_FULL_DEASSERT_LVL=14,ALMOST_EMPTY_ASSERTION=&quot;static-single&quot;,ALMOST_EMPTY_ASSERT_LVL=0,ALMOST_EMPTY_DEASSERT_LVL=0,FAMILY=&quot;LIFCL&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v</Navigation>
            <Navigation>2873</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v(11):</Dynamic>
            <Dynamic>PLL_1</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v(163):</Dynamic>
            <Dynamic>PLL_1_ipgen_lscc_pll(FVCO=1406.25,CLKI_FREQ=156.25,CLKOP_FREQ_ACTUAL=156.25,CLKOS_FREQ_ACTUAL=468.75,CLKOS2_FREQ_ACTUAL=156.25,CLKOS_EN=1,CLKOS2_EN=1,PLL_RST=1,LOCK_EN=1,PLL_REFCLK_FROM_PIN=1,FBK_MODE=&quot;CLKOS2&quot;,DIVOP_ACTUAL_STR=&quot;8&quot;,DIVOS_ACTUAL_STR=&quot;2&quot;,DIVOS2_ACTUAL_STR=&quot;8&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_   ....   E_STR=&quot;0b000000001&quot;,DELA=&quot;8&quot;,DELB=&quot;2&quot;,DELC=&quot;8&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0001&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0100&quot;,IPP_SEL=&quot;0b0111&quot;,V2I_PP_RES=&quot;9K&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/IP/PLL_1/PLL_1/rtl/PLL_1.v</Navigation>
            <Navigation>163</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1001):</Dynamic>
            <Dynamic>BB</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>1001</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022):</Dynamic>
            <Dynamic>PLL(CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;8&quot;,DELB=&quot;2&quot;,DELC=&quot;8&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;8&quot;,DIVB=&quot;2&quot;,DIVC=&quot;8&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,ENCLK_CLKOS2=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_INTEGER_MODE=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00000000&quot;,FBK_MMD_DIG=&quot;1&quot;,IPI_CMP=&quot;0b0001&quot;,IPP_CTRL=&quot;0b0100&quot;,IPP   ....   _PP_RES=&quot;9K&quot;,CLKMUX_FB=&quot;CMUX_CLKOS2&quot;,SEL_FBK=&quot;FBKCLK2&quot;,DIV_DEL=72'b01100000110001000110000001100000011000000110001001100000011000000110000,SIM_FLOAT_PRECISION=&quot;0.1&quot;)</Dynamic>
            <Navigation>/home/timothyjabez/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/lifcl.v</Navigation>
            <Navigation>10022</Navigation>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>main</Dynamic>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>MBISTCLK</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v(1):</Dynamic>
            <Dynamic>main</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/source/impl_1/main.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>DDR_MEM_1.v(144):</Dynamic>
            <Dynamic>DDR_MEM_1</Dynamic>
            <Navigation>DDR_MEM_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>MIPI_DPHY_1.v(144):</Dynamic>
            <Dynamic>MIPI_DPHY_1</Dynamic>
            <Navigation>MIPI_DPHY_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>MIPI_DPHY_2.v(144):</Dynamic>
            <Dynamic>MIPI_DPHY_2</Dynamic>
            <Navigation>MIPI_DPHY_2.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>I2C_DPHY_1.v(144):</Dynamic>
            <Dynamic>I2C_DPHY_1</Dynamic>
            <Navigation>I2C_DPHY_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>I2C_DPHY_2.v(144):</Dynamic>
            <Dynamic>I2C_DPHY_2</Dynamic>
            <Navigation>I2C_DPHY_2.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>PLL_1.v(144):</Dynamic>
            <Dynamic>PLL_1</Dynamic>
            <Navigation>PLL_1.v</Navigation>
            <Navigation>144</Navigation>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clk_i} -period 20 [get_ports clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clk_i} -period 20 [get_ports clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {sync_clk_i} -period 41.666 [get_ports sync_clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {sync_clk_i} -period 41.666 [get_ports sync_clk_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>35835002</ID>
            <Severity>16</Severity>
            <Dynamic>create_clock -name {clki_i} -period 6.4 [get_ports clki_i]</Dynamic>
            <Dynamic>it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constrained at the top-level. If kept, it may cause incorrect slack calculation</Dynamic>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>96</Dynamic>
            <Dynamic>No port matched 'scl_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>96</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>97</Dynamic>
            <Dynamic>No port matched 'sda_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>97</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>98</Dynamic>
            <Dynamic>No port matched 'scl_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>98</Navigation>
        </Message>
        <Message>
            <ID>1026001</ID>
            <Severity>16</Severity>
            <Dynamic>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Dynamic>
            <Dynamic>99</Dynamic>
            <Dynamic>No port matched 'sda_io'.</Dynamic>
            <Navigation>/home/timothyjabez/Documents/fpga-accelerator/Software/Lattice_Project_1/impl_1/Lattice_Project_1_impl_1.ldc</Navigation>
            <Navigation>99</Navigation>
        </Message>
        <Message>
            <ID>1027013</ID>
            <Severity>16</Severity>
            <Dynamic>port</Dynamic>
            <Dynamic>scl_io</Dynamic>
        </Message>
        <Message>
            <ID>1014301</ID>
            <Severity>16</Severity>
            <Dynamic>scl_io</Dynamic>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]</Dynamic>
        </Message>
        <Message>
            <ID>1027013</ID>
            <Severity>16</Severity>
            <Dynamic>port</Dynamic>
            <Dynamic>sda_io</Dynamic>
        </Message>
        <Message>
            <ID>1014301</ID>
            <Severity>16</Severity>
            <Dynamic>sda_io</Dynamic>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]</Dynamic>
        </Message>
        <Message>
            <ID>1011001</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports scl_io]</Dynamic>
        </Message>
        <Message>
            <ID>1011001</ID>
            <Severity>16</Severity>
            <Dynamic>ldc_set_port -iobuf {PULLMODE=UP} [get_ports sda_io]</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>NC0</Dynamic>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>GSR_INST.GSROUT</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }]</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }]</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }]</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }]</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }]</Dynamic>
        </Message>
        <Message>
            <ID>70001944</ID>
            <Severity>16</Severity>
            <Dynamic>create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }]</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>