
---------- Begin Simulation Statistics ----------
final_tick                               1143354478000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 509405                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563404                       # Number of bytes of host memory used
host_op_rate                                   774861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2552.00                       # Real time elapsed on the host
host_tick_rate                               32286842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082396                       # Number of seconds simulated
sim_ticks                                 82395929000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        52375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69308                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494827                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193017                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8224690                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        31673                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653947                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82768                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6932                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615769                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200088113                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69317                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27180367                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3621094                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    164276564                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.306330                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.966792                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     65009340     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42171286     25.67%     65.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2438912      1.48%     66.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11771015      7.17%     73.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8502033      5.18%     79.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1522661      0.93%     80.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2317247      1.41%     81.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363703      2.05%     83.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27180367     16.55%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    164276564                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.659167                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.659167                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    104420843                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383532761                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10377542                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32559709                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72603                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17360652                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107800507                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1445                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38317062                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11489                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653947                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545134                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           145140225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253564963                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        145206                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076787                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275785                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.538698                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    164791360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.337340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.342229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      102473296     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4241499      2.57%     64.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2368438      1.44%     66.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4915438      2.98%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7925778      4.81%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1194044      0.72%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1757119      1.07%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093302      3.70%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33822446     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    164791360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1891351                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947966                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88916                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12197123                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.312633                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146160787                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38317042                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        812933                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107925211                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          435                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394899                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382496833                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843745                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137937                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381103164                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     14716115                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72603                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     14756806                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10993                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7023288                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3611                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650644                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141330                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3611                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640230143                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380915195                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497823                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318721390                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.311493                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380962629                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774004133                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329389390                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.517065                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.517065                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90303      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233980931     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103522      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49962      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          217      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66502      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61731      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183292      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199081      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           40      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227441      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32925      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15590      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606677     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319571     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302303      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1014      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381241102                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1207257                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2405198                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170448                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1782831                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1952310                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005121                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204291     10.46%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2839      0.15%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6616      0.34%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736833     88.96%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1647      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           67      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           12      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381895852                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    926893797                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379744747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384338341                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382495546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381241102                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3620821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73122                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1287                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5945921                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    164791360                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.313477                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.166800                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     52976193     32.15%     32.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15284011      9.27%     41.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26300432     15.96%     57.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22221931     13.48%     70.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19193153     11.65%     82.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12378181      7.51%     90.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9378756      5.69%     95.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4715243      2.86%     98.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2343460      1.42%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    164791360                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.313470                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545144                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5225786                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6389269                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107925211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170755987                       # number of misc regfile reads
system.switch_cpus_1.numCycles              164791858                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      17338870                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2083709                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17739632                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32000342                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1620459                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356295211                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383062622                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533380321                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42500317                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47104898                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72603                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     87139928                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5536067                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2315358                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777262838                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101317539                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          519593222                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765513426                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11596                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        46454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651827                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          46454                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                370                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52121                       # Transaction distribution
system.membus.trans_dist::CleanEvict              243                       # Transaction distribution
system.membus.trans_dist::ReadExReq             52532                       # Transaction distribution
system.membus.trans_dist::ReadExResp            52532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           370                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       158168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       158168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 158168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      6721472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      6721472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6721472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52902                       # Request fanout histogram
system.membus.reqLayer2.occupancy           333570500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          286810250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1143354478000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774188                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           84                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          816764                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3845                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774188                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142279808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          768677                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2269201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.071370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2257583     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11618      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2269201                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225044500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246815000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            126000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            7                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171379                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171386                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            7                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171379                       # number of overall hits
system.l2.overall_hits::total                  171386                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325216                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325293                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325216                       # number of overall misses
system.l2.overall_misses::total               1325293                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7848500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  41830944000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41838792500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7848500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  41830944000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41838792500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           84                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496679                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           84                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496679                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885489                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885489                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 101928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31565.378021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31569.466148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 101928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31565.378021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31569.466148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325293                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325293                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  28578784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28585862500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  28578784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28585862500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.916667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.916667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885489                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21565.378021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21569.466148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21565.378021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21569.466148                       # average overall mshr miss latency
system.l2.replacements                         722224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726359                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726359                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726359                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           84                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               84                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           84                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           84                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603061                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603061                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1250                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325098                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1250                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20751500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20751500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325098                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16601.200000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16601.200000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1618                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24568421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24568421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 34081.483146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 34081.483146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  17359691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17359691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 24081.483146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 24081.483146                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169761                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169768                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7848500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17262523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17270371500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.916667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28564.115080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28573.461335                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7078500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11219093000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11226171500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.916667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18564.115080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18573.461335                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.355503                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.355503                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999843                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703891                       # Number of tag accesses
system.l2.tags.data_accesses                 24703891                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1272388                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1272391                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            3                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1272388                       # number of overall hits
system.l3.overall_hits::total                 1272391                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        52828                       # number of demand (read+write) misses
system.l3.demand_misses::total                  52902                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           74                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        52828                       # number of overall misses
system.l3.overall_misses::total                 52902                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6570000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   4583424000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4589994000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6570000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   4583424000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4589994000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           77                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325216                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325293                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           77                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325216                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325293                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.961039                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.039864                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.039917                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.961039                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.039864                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.039917                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88783.783784                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86761.262967                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86764.092095                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88783.783784                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86761.262967                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86764.092095                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               52121                       # number of writebacks
system.l3.writebacks::total                     52121                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           74                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        52828                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             52902                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           74                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        52828                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            52902                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5682000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3949488000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3955170000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5682000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3949488000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3955170000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.961039                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.039864                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.039917                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.961039                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.039864                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.039917                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76783.783784                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74761.262967                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74764.092095                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76783.783784                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74761.262967                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74764.092095                       # average overall mshr miss latency
system.l3.replacements                          98716                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          100                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           100                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1250                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1250                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1250                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1250                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       668341                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                668341                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        52532                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               52532                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   4555640000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4555640000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720873                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720873                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.072873                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.072873                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86721.236580                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86721.236580                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        52532                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          52532                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3925256000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3925256000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.072873                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.072873                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74721.236580                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74721.236580                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            3                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       604047                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             604050                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          296                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              370                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6570000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     27784000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     34354000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604343                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604420                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.961039                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000490                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000612                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88783.783784                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93864.864865                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92848.648649                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           74                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          296                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          370                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5682000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     24232000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     29914000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.961039                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000490                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76783.783784                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81864.864865                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 80848.648649                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    11701531                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    131484                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     88.995855                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3663.799449                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     27398.216011                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   259.231074                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     8.392160                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1438.361304                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.111810                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.836127                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.007911                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000256                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.043895                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          840                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1322                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30260                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42527948                       # Number of tag accesses
system.l3.tags.data_accesses                 42527948                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604420                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       774267                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          649733                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1250                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1250                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720873                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720873                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604420                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978370                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           98716                       # Total snoops (count)
system.tol3bus.snoopTraffic                   3335744                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1425259                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.032593                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.177570                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1378805     96.74%     96.74% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  46454      3.26%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1425259                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048059500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988564500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      3380992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3385728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3335744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3335744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        52828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               52902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52121                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52121                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        57479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     41033484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41090962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        57479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            57479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40484330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40484330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40484330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        57479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     41033484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             81575292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     49995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014130002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171400                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       52902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52121                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    52121                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2833                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3397                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    864946000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  250345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1803739750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17275.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36025.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    26008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                52121                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.552423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.554038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.704686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22668     58.09%     58.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8101     20.76%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3291      8.43%     87.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1873      4.80%     92.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1163      2.98%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          745      1.91%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          521      1.34%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          410      1.05%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          247      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.779155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.642995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             638     21.38%     21.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      1.11%     22.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            145      4.86%     27.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           377     12.63%     39.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           540     18.10%     58.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           533     17.86%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           347     11.63%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           135      4.52%     92.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            96      3.22%     95.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            51      1.71%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            33      1.11%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            12      0.40%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            15      0.50%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            12      0.40%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.460791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.421176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.178846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1031     34.55%     34.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.41%     35.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1528     51.21%     87.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              308     10.32%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      1.78%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.47%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3204416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3334592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3385728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3335744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        38.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82406448000                       # Total gap between requests
system.mem_ctrls.avgGap                     784651.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      3199680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3334592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 57478.567903518626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 38832986.518059648573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40470348.965905822814                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           74                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        52828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        52121                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2636250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1801103500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1917152214750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34093.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36782721.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            135767100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             72150540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           167090280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          129048840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6504120480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8221626990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24716561280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39946365510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        484.809941                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64108098750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2751320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15536510250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            142857120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             75922770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           190402380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          142928820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6504120480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8899764540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24145498080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40101494190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.692664                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62627053250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2751320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17017555750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545023                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total          2055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10298000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10298000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10298000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10298000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506870                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 92774.774775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5011.192214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 92774.774775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5011.192214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1516                       # number of writebacks
system.cpu.icache.writebacks::total              1516                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           27                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           84                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           84                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           84                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8051000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8051000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95845.238095                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95845.238095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95845.238095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95845.238095                       # average overall mshr miss latency
system.cpu.icache.replacements                   1516                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10298000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 92774.774775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5011.192214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           84                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           84                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95845.238095                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95845.238095                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2028                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          725595.090237                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.599651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.381131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886029508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886029508                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136593310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738234674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136593310                       # number of overall hits
system.cpu.dcache.overall_hits::total       738234674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2436385                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2436385                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909882                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10159130000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  62437501875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72596631875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10159130000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  62437501875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72596631875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139029695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747144556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139029695                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747144556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017524                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32299.604487                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25627.108144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8147.878039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32299.604487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25627.108144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8147.878039                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       219906                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12808                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.169425                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765194                       # number of writebacks
system.cpu.dcache.writebacks::total           3765194                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       936773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       936773                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       936773                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       936773                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9844602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  45972552875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55817154875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9844602000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  45972552875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55817154875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31299.604487                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30656.298346                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30767.832072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31299.604487                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30656.298346                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30767.832072                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949711                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99066088                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543522717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1710049                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5144517                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4443223000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35962303500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40405526500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100776137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548667234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016969                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26478.174331                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21029.984229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7854.095244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935945                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4275416000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20223690500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24499106500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25478.174331                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26125.288721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26010.001476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726336                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5715907000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  26475198375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32191105375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38957.661139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 36450.345811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8549.265576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          828                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725508                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5569186000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  25748862375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31318048375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37957.661139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 35490.804202                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35905.763710                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993570                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746209112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860149                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.325890                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.803568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    36.864112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834621                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093366                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.072000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996528447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996528447                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1143354478000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 190539429000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
