
---------- Begin Simulation Statistics ----------
final_tick                               164631144130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  30790                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828128                       # Number of bytes of host memory used
host_op_rate                                    53082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.78                       # Real time elapsed on the host
host_tick_rate                               81647181                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      17240056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026517                       # Number of seconds simulated
sim_ticks                                 26517486750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               53                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  53                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                851511                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       590728                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1185629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6528457                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       562084                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7026889                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2732995                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6528457                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3795462                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7182814                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           83840                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       383342                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17688838                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11437125                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       562106                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1025755                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19513026                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240035                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     49984107                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.344910                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.345698                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     45216758     90.46%     90.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1641386      3.28%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       360616      0.72%     94.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       930510      1.86%     96.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       405481      0.81%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       233223      0.47%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       100838      0.20%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        69540      0.14%     97.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1025755      2.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     49984107                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177963                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093978     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240035                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.303495                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.303495                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43813066                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44355115                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2398764                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4805532                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         562690                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1450888                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5351005                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786699                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              974558                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25432                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7182814                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2471921                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              49704013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29556351                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1125380                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.135435                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2764086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2816835                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.557299                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     53030946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.965033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.404422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44577619     84.06%     84.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           392440      0.74%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           580580      1.09%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           541951      1.02%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           865119      1.63%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           974151      1.84%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           372093      0.70%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           382599      0.72%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4344394      8.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     53030946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       737549                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3753855                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.667310                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11896271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             974466                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        21808549                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6701212                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        75106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1461093                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36734628                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10921805                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1272974                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35390730                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         229407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3958911                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         562690                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4338734                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       597761                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       115460                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          856                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1247                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3246331                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       826980                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1247                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       586175                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       151374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30618633                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28779473                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685339                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20984138                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.542651                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               28926446                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48484966                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23824886                       # number of integer regfile writes
system.switch_cpus.ipc                       0.188555                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.188555                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       338100      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24111528     65.76%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1050      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11171020     30.47%     97.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1042006      2.84%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       36663704                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1433843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039108                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          289115     20.16%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1103176     76.94%     97.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41552      2.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       37759447                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    128234656                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28779473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56229985                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36734628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          36663704                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19494593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       442459                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26636492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     53030946                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.691364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.625211                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41795780     78.81%     78.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3177557      5.99%     84.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1657915      3.13%     87.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1517974      2.86%     90.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1799268      3.39%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1240375      2.34%     96.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1022605      1.93%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       473958      0.89%     99.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       345514      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     53030946                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.691312                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2471944                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       465709                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       524710                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6701212                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1461093                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20717880                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 53034952                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        32221481                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4577662                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3077189                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9147418                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        240404                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     106807530                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41574855                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50639370                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5284873                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         129449                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         562690                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      11880466                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29227487                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57314777                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         4241                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6835                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7472738                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6799                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85711413                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76587324                       # The number of ROB writes
system.switch_cpus.timesIdled                      47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        28272                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          28272                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             587491                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        83599                       # Transaction distribution
system.membus.trans_dist::CleanEvict           507129                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7410                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7410                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        587491                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1780530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1780530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1780530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43424000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43424000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43424000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            594901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  594901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              594901                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1632144499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3299923001                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  26517486750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936398                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       259719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1296176                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               88                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72531584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72535552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          599821                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5350336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1557069                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.133520                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1528797     98.18%     98.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  28272      1.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1557069                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1132822000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435771500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       362397                       # number of demand (read+write) hits
system.l2.demand_hits::total                   362397                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       362397                       # number of overall hits
system.l2.overall_hits::total                  362397                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       594784                       # number of demand (read+write) misses
system.l2.demand_misses::total                 594851                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       594784                       # number of overall misses
system.l2.overall_misses::total                594851                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5263000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  59811271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59816534000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5263000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  59811271000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59816534000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957248                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957248                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621418                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621418                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86278.688525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 100559.650226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100557.171460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86278.688525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100559.650226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100557.171460                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        17                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               83599                       # number of writebacks
system.l2.writebacks::total                     83599                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       594784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            594845                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       594784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           594895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  53863431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53868084000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      4098962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  53863431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  53872182962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621464                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76278.688525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90559.650226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90558.185746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81979.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76278.688525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90559.650226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90557.464699                       # average overall mshr miss latency
system.l2.replacements                         599733                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       176120                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           176120                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       176120                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       176120                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        19267                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         19267                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           50                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             50                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      4098962                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      4098962                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81979.240000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81979.240000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        13440                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13440                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7410                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    622900500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     622900500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.355396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.355396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84062.145749                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84062.145749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7410                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    548800500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    548800500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.355396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.355396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74062.145749                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74062.145749                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5263000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86278.688525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84887.096774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4653000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4653000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76278.688525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76278.688525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       348957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            348957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       587374                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          587379                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  59188370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59188370500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.627314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100767.774025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100766.916250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       587374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       587374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  53314630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53314630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.627314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.627311                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90767.774025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90767.774025                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.635485                       # Cycle average of tags in use
system.l2.tags.total_refs                     1863163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    599733                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.106654                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      85.048068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.006058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.104501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.658339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.302271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3997.516249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.975956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996981                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8257469                       # Number of tag accesses
system.l2.tags.data_accesses                  8257469                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     38066176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38073664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5350336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5350336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       594784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              594901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        83599                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              83599                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       120675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       147224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1435512210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1435794589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       147224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           149637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201766331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201766331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201766331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       120675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       147224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1435512210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1637560920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    592739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000288022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5198                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5198                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1169658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78480                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      594895                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      83599                       # Number of write requests accepted
system.mem_ctrls.readBursts                    594895                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    83599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18152070499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2964250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29268007999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30618.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49368.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95410                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                594895                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                83599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  224161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  146616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       552372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.368288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.059156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.342875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       480877     87.06%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59406     10.75%     97.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8301      1.50%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2288      0.41%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          816      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          335      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          177      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           91      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           81      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       552372                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.962101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.475924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    159.253552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4439     85.40%     85.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          602     11.58%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          146      2.81%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.19%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5198                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.073105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.068630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.396303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5009     96.36%     96.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.75%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              109      2.10%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5198                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37942400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  130880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5347072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38073280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5350336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1430.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       201.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1435.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26516073000                       # Total gap between requests
system.mem_ctrls.avgGap                      39080.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         3200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     37935296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5347072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 120675.086223998966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 147223.605193278723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1430576598.666538476944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 201643242.076853305101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           50                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       594784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        83599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      2513249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      2147000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  29263347750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 648644403000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50264.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35196.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49199.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7758997.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1960929600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1042228440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2103686760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219156480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2092849200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11699188440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        330707520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19448746440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        733.430985                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    762740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    885300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  24869436000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1983120720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1054023300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2129262240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          216964080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2092849200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11696204490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        333254400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19505678430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        735.577946                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    770078750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    885300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24862097250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    26517476000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2471807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2471817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2471807                       # number of overall hits
system.cpu.icache.overall_hits::total         2471817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8560500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8560500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2471921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2471932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2471921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2471932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74439.130435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74439.130435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5355500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87795.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87795.081967                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2471807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2471817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2471921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2471932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74439.130435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87795.081967                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009969                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000161                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4943926                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4943926                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3518402                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3518404                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3518402                       # number of overall hits
system.cpu.dcache.overall_hits::total         3518404                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2032323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2032328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2032323                       # number of overall misses
system.cpu.dcache.overall_misses::total       2032328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 131194193428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 131194193428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 131194193428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 131194193428                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5550725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5550732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5550725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5550732                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.366136                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.366137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.366136                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.366137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64553.810309                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64553.651491                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64553.810309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64553.651491                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     21451303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            611216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.096108                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.100000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176120                       # number of writebacks
system.cpu.dcache.writebacks::total            176120                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1075142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1075142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1075142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1075142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65162479496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65162479496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65162479496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65162479496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.172443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.172442                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.172443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.172442                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68077.489520                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68077.489520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68077.489520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68077.489520                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956162                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2905242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2905242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2011370                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2011375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 130372611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 130372611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4916612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4916617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.409097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.409097                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64817.816215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64817.655087                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1074693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1074693                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936677                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  64367956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64367956500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.190513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.190513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68719.480141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68719.480141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613162                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20953                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    821582428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    821582428                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39210.730110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39210.730110                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    794522996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    794522996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38749.658408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38749.658408                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164631144130500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.164809                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4469354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.674264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.164808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12058650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12058650                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164710691034500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828264                       # Number of bytes of host memory used
host_op_rate                                    74527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   926.66                       # Real time elapsed on the host
host_tick_rate                               85842351                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079547                       # Number of seconds simulated
sim_ticks                                 79546904000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              128                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 128                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2466832                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1737609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3475208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     19949662                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1686567                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21360630                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8365381                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19949662                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11584281                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21822637                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          249148                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1131807                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53488355                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34651773                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1686567                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3032144                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     60033372                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821449                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    149744602                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.346066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.344441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    135323644     90.37%     90.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5017289      3.35%     93.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1068742      0.71%     94.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2825525      1.89%     96.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1221160      0.82%     97.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       705227      0.47%     97.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333923      0.22%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       216948      0.14%     97.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3032144      2.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    149744602                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312330     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821449                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.303127                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.303127                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     131203867                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      134548591                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7216633                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14644241                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1688312                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4340755                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16351383                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2325801                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2973856                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70349                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21822637                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7530144                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             149014587                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        360336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               89645834                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3376624                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.137168                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8390909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8614529                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.563478                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    159093808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.976343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.415549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        133429908     83.87%     83.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1178939      0.74%     84.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1797220      1.13%     85.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1634576      1.03%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2575088      1.62%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2947312      1.85%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1233610      0.78%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1162845      0.73%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13134310      8.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    159093808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2205830                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11356491                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.666938                       # Inst execution rate
system.switch_cpus.iew.exec_refs             34775713                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2971793                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        67538748                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20469756                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       207737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4455940                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    111794822                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      31803920                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3788888                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106105686                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         680785                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11311259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1688312                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      12439597                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1679198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       354477                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2510                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3452                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10070098                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2523776                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         3452                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1733220                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       472610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93467475                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87412218                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683627                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          63896895                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.549438                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               87854851                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        144470510                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72406977                       # number of integer regfile writes
system.switch_cpus.ipc                       0.188568                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.188568                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1021018      0.93%      0.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73145937     66.56%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3203      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32548629     29.62%     97.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3175788      2.89%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      109894575                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4054287                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036893                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          866786     21.38%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3073669     75.81%     97.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        113832      2.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      112927844                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    384318209                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87412218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    171770377                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          111794822                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         109894575                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     59973270                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1380965                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     81971879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    159093808                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.690753                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.628916                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    125523068     78.90%     78.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9461575      5.95%     84.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4975447      3.13%     87.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4571765      2.87%     90.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5266459      3.31%     94.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3697165      2.32%     96.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3060997      1.92%     98.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1449488      0.91%     99.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1087844      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    159093808                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.690753                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7530144                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1382353                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1538576                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20469756                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4455940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        61542785                       # number of misc regfile reads
system.switch_cpus.numCycles                159093808                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        98042312                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13222562                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9245620                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       25870094                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        723286                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     324385799                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126198220                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    153791654                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16066383                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         396594                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1688312                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      34034867                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         89521981                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    174139546                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        16314                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20211                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22332599                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20157                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            258567279                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           233163372                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        86192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605582                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          86192                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1715677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       256786                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1480823                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21922                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1715677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5212807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5212807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5212807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    127640640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    127640640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               127640640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1737599                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1737599    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1737599                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4841704498                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9633379252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  79546904000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812425                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3758307                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69387                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733404                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8408373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8408373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    214939520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              214939520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1768159                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16434304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4570950                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4484758     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  86192      1.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4570950                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3358430000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4204186500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1065313                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1065313                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1065313                       # number of overall hits
system.l2.overall_hits::total                 1065313                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1737478                       # number of demand (read+write) misses
system.l2.demand_misses::total                1737478                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1737478                       # number of overall misses
system.l2.overall_misses::total               1737478                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 174327458500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174327458500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 174327458500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174327458500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802791                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802791                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.619910                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.619910                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.619910                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.619910                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 100333.620627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100333.620627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 100333.620627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100333.620627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        35                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              256786                       # number of writebacks
system.l2.writebacks::total                    256786                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1737478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1737478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          121                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1737478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1737599                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 156952678500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 156952678500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     10437406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 156952678500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 156963115906                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.619910                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.619910                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.619910                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.619953                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 90333.620627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90333.620627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86259.553719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 90333.620627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90333.336924                       # average overall mshr miss latency
system.l2.replacements                        1767941                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       555639                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           555639                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       555639                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       555639                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        55860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         55860                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            121                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     10437406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     10437406                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86259.553719                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86259.553719                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        47465                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47465                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        21922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1844411500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1844411500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.315938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84135.183834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84135.183834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1625191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1625191500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.315938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74135.183834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74135.183834                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1017848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1017848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1715556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1715556                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 172483047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 172483047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.627626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100540.610158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100540.610158                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1715556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1715556                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 155327487000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155327487000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.627626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.627626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90540.610158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90540.610158                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     5580873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1772037                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.149411                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      94.103903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.429513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4001.466584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.976921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2411                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24190269                       # Number of tag accesses
system.l2.tags.data_accesses                 24190269                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79546904000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    111198592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111206336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16434304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16434304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1737478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1737599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       256786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             256786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher        97351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1397899684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1397997036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206598914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206598914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206598914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        97351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1397899684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1604595950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    256555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1730324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000355926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3429206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             240921                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1737599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     256786                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1737599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   256786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7154                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   231                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            105984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            109129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            104837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           104203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           105339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           105669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            15274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15501                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52647962498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8652225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             85093806248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30424.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49174.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   286252                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                32.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1737599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               256786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  562105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  649336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  416311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  102598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1617716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.610110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.229527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.216939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1404166     86.80%     86.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       177349     10.96%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25166      1.56%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6727      0.42%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2405      0.15%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1043      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          429      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          228      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1617716                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     108.388190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.099529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.558968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11411     71.46%     71.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1327      8.31%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          533      3.34%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          482      3.02%     86.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          454      2.84%     88.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          427      2.67%     91.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          430      2.69%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          356      2.23%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          236      1.48%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          144      0.90%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           73      0.46%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           44      0.28%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           24      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           16      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            6      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.065627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.061551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.378633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15454     96.78%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      0.59%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              318      1.99%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      0.59%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              110748480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  457856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16419328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               111206336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16434304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1392.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1398.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79548161500                       # Total gap between requests
system.mem_ctrls.avgGap                      39886.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         7744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    110740736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16419328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 97351.368948312549                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1392143885.323305606842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206410647.987003982067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1737478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       256786                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      6606748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  85087199500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1955602410000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54601.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48971.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7615689.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5760244980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3061673175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6157236120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          670916160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6279776880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35092711770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        994337760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58016896845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        729.341985                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2293632250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2656187500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  74597084250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5790133020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3077559045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6198141180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          668285280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6279776880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35046269310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1033431360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58093596075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        730.306186                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2395751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2656228750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74494924250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   106064380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10001951                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10001961                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10001951                       # number of overall hits
system.cpu.icache.overall_hits::total        10001961                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          114                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8560500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8560500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8560500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10002065                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10002076                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10002065                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10002076                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74439.130435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74439.130435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           53                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5355500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87795.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87795.081967                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10001951                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10001961                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8560500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10002065                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10002076                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75092.105263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74439.130435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5355500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87795.081967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87795.081967                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.039907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10002023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          161322.951613                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000644                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.039263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000078                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20004214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20004214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14405428                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14405430                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14405428                       # number of overall hits
system.cpu.dcache.overall_hits::total        14405430                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8072064                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8072069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8072064                       # number of overall misses
system.cpu.dcache.overall_misses::total       8072069                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 517250910270                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 517250910270                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 517250910270                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 517250910270                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22477492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22477499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22477492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22477499                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.359118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.359118                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.359118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.359118                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64079.138901                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64079.099209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64079.138901                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64079.099209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     82221425                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2328116                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.316722                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.190476                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       731759                       # number of writebacks
system.cpu.dcache.writebacks::total            731759                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4312092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4312092                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4312092                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4312092                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759972                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 255232998986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 255232998986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 255232998986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 255232998986                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.167277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.167277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.167277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.167277                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67881.622253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67881.622253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67881.622253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67881.622253                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11929743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11929743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7981476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7981481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 513895141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 513895141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19911219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19911224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.400853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.400853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64385.978358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64385.938023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4310369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4310369                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3671107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3671107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 251991261500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 251991261500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184374                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 68641.764323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68641.764323                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475687                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90588                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3355769270                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3355769270                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035299                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37044.302446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37044.302446                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1723                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88865                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3241737486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3241737486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034628                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36479.350543                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36479.350543                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164710691034500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.659270                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18165407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.831255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.659268                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48714975                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48714975                       # Number of data accesses

---------- End Simulation Statistics   ----------
