dont_use_location BLE -1 -1 0
dont_use_location p4blecell -1 -1 0
set_location "Net_1308" macrocell 0 2 1 2
set_location "AMuxHw_Decoder_old_id_0" macrocell 0 2 0 1
set_location "Net_1328" macrocell 0 1 0 0
set_location "AMuxHw_Decoder_one_hot_0" macrocell 0 2 0 0
set_location "AMuxHw_Decoder_one_hot_2" macrocell 0 2 1 0
set_location "Net_1324" macrocell 0 1 0 1
set_location "AMuxHw_Decoder_old_id_1" macrocell 0 2 0 2
set_location "Net_1320" macrocell 0 2 1 3
set_location "AMuxHw_Decoder_one_hot_1" macrocell 0 2 0 3
set_location "AMuxHw_Decoder_one_hot_3" macrocell 0 2 1 1
set_io "\UART:rx(0)\" iocell 5 0
set_io "O_8(0)" iocell 9 5
set_location "\mI2C:SCB_IRQ\" interrupt -1 -1 44
set_location "ADC_DMA_INT_2" interrupt -1 -1 53
set_location "ADC_DMA_INT_1" interrupt -1 -1 54
set_location "\ADC:IRQ\" interrupt -1 -1 138
set_location "ADC_DMA_INT_3" interrupt -1 -1 52
set_location "UART_DMA_INT" interrupt -1 -1 50
set_location "ADC_DMA_INT_0" interrupt -1 -1 51
set_location "\UART:SCB_IRQ\" interrupt -1 -1 46
set_location "\mI2C:SCB\" SCB -1 -1 3
set_io "O_7(0)" iocell 10 4
set_io "O_6(1)" iocell 10 6
set_location "ClockGenBlock" CLK_GEN -1 -1 0
set_io "O_4(0)" iocell 9 6
set_io "\mI2C:sda(0)\" iocell 6 1
set_location "\UART:SCB\" SCB -1 -1 5
set_location "\ADC:SAR\" SARADC -1 -1 0
set_io "O_6(0)" iocell 10 5
set_io "CY_CPUSS_SWJ_SWCLK_TCLK(0)" iocell 6 7
set_location "\ADCDMA_3:DW\" drqcell -1 -1 2
set_location "\ADCDMA_1:DW\" drqcell -1 -1 4
set_location "\ADCDMA_2:DW\" drqcell -1 -1 3
set_location "ClockBlock" Clock -1 -1 0
set_io "O_9(0)" iocell 9 4
set_location "\ADCSOCCounter:TCPWM\" TCPWM -1 -1 0
set_location "\AMuxCtrl:Sync:ctrl_reg\" controlcell 0 2 6 
set_location "\UARTDMA:DW\" drqcell -1 -1 0
set_io "CY_CPUSS_SWJ_SWDIO_TMS(0)" iocell 6 6
set_io "O_5(0)" iocell 6 2
set_io "\mI2C:scl(0)\" iocell 6 0
set_io "\UART:tx(0)\" iocell 5 1
set_io "GREEN_PIN(0)" iocell 1 1
set_io "RED_PIN(0)" iocell 0 3
set_io "BLUE_PIN(0)" iocell 11 1
set_io "O_0(0)" iocell 13 6
set_io "O_1(0)" iocell 6 3
set_io "O_2(0)" iocell 9 7
set_io "O_3(0)" iocell 13 7
set_location "CPUSS" CPUSS -1 -1 0
set_location "\ADCDMA_0:DW\" drqcell -1 -1 1
set_io "A3(0)" iocell 10 3
set_io "A1(0)" iocell 10 1
set_io "A2(0)" iocell 10 2
set_io "A0(0)" iocell 10 0
