
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106163                       # Number of seconds simulated
sim_ticks                                106163256048                       # Number of ticks simulated
final_tick                               633938632593                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161974                       # Simulator instruction rate (inst/s)
host_op_rate                                   204270                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1956530                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374648                       # Number of bytes of host memory used
host_seconds                                 54261.00                       # Real time elapsed on the host
sim_insts                                  8788846650                       # Number of instructions simulated
sim_ops                                   11083898340                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1824128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3530368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       805632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2937600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1753984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      3526528                       # Number of bytes read from this memory
system.physmem.bytes_read::total             16570880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4772992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4772992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14251                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        27581                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6294                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22950                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13703                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        27551                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                129460                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           37289                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                37289                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10144678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17182291                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        49433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33254142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7588614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10144678                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27670591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        42199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16521573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        45816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33217971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156088656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        49433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        42199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        45816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             364118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44958983                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44958983                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44958983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10144678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17182291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        49433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33254142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7588614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10144678                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27670591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        42199                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16521573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        45816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33217971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              201047639                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643160                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16891044                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025922                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8657086                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8139045                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136591                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92250                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199178406                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115393081                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643160                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10275636                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24102945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5505416                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5402556                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12186129                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232137159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208034214     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125542      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1788499      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422042      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2488773      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2102189      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1175520      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755697      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11244683      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232137159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081085                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453254                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197134082                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7464455                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24058377                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27361                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3452879                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3397062                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141624333                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3452879                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197671753                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1466728                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4748880                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23554394                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1242520                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141573538                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182786                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       534309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197573966                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658581402                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658581402                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26028425                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35482                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18619                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3694086                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13267043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1760715                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141411110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134418893                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18432                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15437980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36792054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1594                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232137159                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579049                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175187554     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23474540     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11875727      5.12%     90.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8913231      3.84%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7005026      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834139      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790879      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931371      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124692      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232137159                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25130     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81825     36.65%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116332     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113056337     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001401      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12183509      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160784      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134418893                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527986                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223287                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501216663                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156885227                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392576                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642180                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271732                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122762                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          538                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94018                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3452879                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1167484                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121666                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141446854                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        23458                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13267043                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183621                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18620                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          538                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1184298                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315884                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552729                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462815                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1866163                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18623322                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18841798                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160507                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520656                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392806                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392576                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995138                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204767906                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520026                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371128                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18397917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051428                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228684280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538073                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178165070     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25055852     10.96%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9453321      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4502321      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3824625      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2181089      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889100      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862271      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750631      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228684280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750631                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367379824                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286346676                       # The number of ROB writes
system.switch_cpus0.timesIdled                3021481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22450986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.545881                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.545881                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392791                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392791                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596606925                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184433461                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131280736                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18686269                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16676921                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1490863                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12500664                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12174137                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1127638                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        45534                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    197354384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106100731                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18686269                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13301775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23660339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4875957                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4755935                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11941560                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1463402                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229147339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.519060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.759315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205487000     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3600045      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1827138      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3561240      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1148958      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3297014      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          521357      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          842605      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8861982      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229147339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073398                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416754                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       195418648                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6737285                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23613291                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19006                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3359108                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1772089                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17574                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     118752046                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        33235                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3359108                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       195639423                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4215971                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1833008                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23401244                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       698578                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     118583961                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          168                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         91903                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       536270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    155491149                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    537536389                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    537536389                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    126216021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29275125                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16004                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8104                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1601557                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21329280                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3488079                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        22905                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       792172                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         117973758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16063                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        110504758                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71489                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21181399                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     43416371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229147339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.095418                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180703977     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15259062      6.66%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16210117      7.07%     92.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9391235      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4858466      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1218519      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1444335      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        33736      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        27892      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229147339                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         185637     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         75267     23.26%     80.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        62674     19.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     86694743     78.45%     78.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       870096      0.79%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7901      0.01%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19473719     17.62%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3458299      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     110504758                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.434053                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             323578                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002928                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450551922                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    139171514                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    107704260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     110828336                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        87719                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4326393                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          303                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        80214                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3359108                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3402766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        85181                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    117989905                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        14694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21329280                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3488079                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8102                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         39197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1807                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          303                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1005571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       574104                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1579675                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    109097403                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19191830                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1407355                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   84                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22649952                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16580906                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3458122                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.428525                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             107729055                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            107704260                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65171632                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        142178895                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.423053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458378                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     85811139                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     96657153                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21336999                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15938                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1481473                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225788231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.428088                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    189774309     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14167653      6.27%     90.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9084828      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2862110      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4740145      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       927954      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       588767      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       539158      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3103307      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225788231                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     85811139                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      96657153                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20410752                       # Number of memory references committed
system.switch_cpus1.commit.loads             17002887                       # Number of loads committed
system.switch_cpus1.commit.membars               7952                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          14825730                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         84484250                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1213020                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3103307                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           340678751                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          239350053                       # The number of ROB writes
system.switch_cpus1.timesIdled                4392999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25440806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           85811139                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             96657153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     85811139                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.966843                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.966843                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.337059                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.337059                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       507022926                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      140398768                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126029539                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15922                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus2.numCycles               254588142                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        18920754                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17073566                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       992989                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7367347                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         6772393                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1046770                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        44039                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    200722016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118975308                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           18920754                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7819163                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23532488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3113831                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      12987766                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11519086                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       997834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    239338341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.901072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       215805853     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          840862      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1715384      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          725267      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3913603      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3483974      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          679197      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1410531      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10763670      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    239338341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074319                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467325                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199372339                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     14349897                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23445437                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        75171                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2095492                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1660132                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          499                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139514415                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2760                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2095492                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199592112                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       12586525                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1049306                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23319183                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       695716                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139439827                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          253                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        313737                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       244818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         7653                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    163703053                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    656762686                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    656762686                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    145295948                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        18407041                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        16183                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8165                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1694389                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     32912447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16648762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       152150                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       808271                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         139171168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        16233                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133850333                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        73917                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     10660581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     25499329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    239338341                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559252                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354580                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    191594959     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     14402766      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11750949      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5083525      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6403483      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6156096      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3497724      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       276374      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       172465      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    239338341                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         338686     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2615487     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        76079      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     83965233     62.73%     62.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1167977      0.87%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         8016      0.01%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     32098538     23.98%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     16610569     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133850333                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.525752                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3030252                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    510143176                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    149851444                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    132710688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136880585                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       240823                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1266437                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          525                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         3468                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       101941                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        11817                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2095492                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       12145611                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       200538                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    139187480                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1392                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     32912447                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     16648762                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         8167                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        132948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           89                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         3468                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       580594                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       584038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1164632                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132915402                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     31990846                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       934931                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            48599758                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17416191                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          16608912                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522080                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             132714274                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            132710688                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         71681528                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        141316168                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521276                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507242                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107842990                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126733582                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     12468475                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16157                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1014841                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    237242849                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534193                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    191230054     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16833713      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7882414      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      7778019      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2129055      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      8995789      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       675515      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       493591      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1224699      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    237242849                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107842990                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126733582                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              48192824                       # Number of memory references committed
system.switch_cpus2.commit.loads             31646003                       # Number of loads committed
system.switch_cpus2.commit.membars               8066                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16736189                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112696595                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1227710                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1224699                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           375219882                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          280499837                       # The number of ROB writes
system.switch_cpus2.timesIdled                4367508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15249801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107842990                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126733582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107842990                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.360730                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.360730                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423598                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423598                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       657119135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154113533                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      166149214                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         16132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus3.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22795194                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18983824                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2076060                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8988794                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8359951                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2455715                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96857                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    198572284                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             125080670                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22795194                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10815666                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26080698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5761768                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9853491                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         12329441                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1984095                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    238173483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       212092785     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1598582      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2027961      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3218128      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1340321      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1729754      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2022073      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          920569      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13223310      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    238173483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089538                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491306                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       197408857                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11129234                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25956743                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12103                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3666539                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3464435                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          446                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     152855092                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2126                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3666539                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197608225                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         634436                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      9940665                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25769726                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       553886                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     151910617                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         80112                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       386676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    212230509                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    706500679                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    706500679                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177750127                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        34480332                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37511                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19882                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1950835                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14199572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7433948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        82445                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1682117                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148331656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142384365                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       139082                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17882957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36251280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2084                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    238173483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597818                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    177826756     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27541792     11.56%     86.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11245411      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6301120      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8543447      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2624824      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2589227      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1392127      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       108779      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    238173483                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         981707     79.22%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        130563     10.54%     89.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126945     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119960794     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1947328      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17628      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13047741      9.16%     94.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7410874      5.20%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142384365                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559273                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1239215                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008703                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    524320508                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    166252936                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138682842                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143623580                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       104563                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2646561                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        92541                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3666539                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         483151                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        61671                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148369303                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       115920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14199572                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7433948                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19883                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         53973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           61                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1236274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1156363                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2392637                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    139903921                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12834352                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2480442                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20244779                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19785115                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7410427                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549530                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138683107                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138682842                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         83102868                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        223247162                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544734                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372246                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    103411552                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    127427434                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20942465                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35556                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2093847                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    234506944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543384                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363276                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180568982     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     27334321     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9925764      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4947264      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4522039      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1902374      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1876999      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       895835      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2533366      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    234506944                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    103411552                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     127427434                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18894418                       # Number of memory references committed
system.switch_cpus3.commit.loads             11553011                       # Number of loads committed
system.switch_cpus3.commit.membars              17738                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18470532                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        114726036                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2631401                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2533366                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           380342762                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          300406379                       # The number of ROB writes
system.switch_cpus3.timesIdled                3010887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16414662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          103411552                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            127427434                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    103411552                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.461893                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.461893                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406192                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406192                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       629552452                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193813622                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      141403571                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35526                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus4.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20632935                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16880511                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2021840                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8671898                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8135305                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2135618                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        92155                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    199031500                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             115326407                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20632935                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10270923                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24086882                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5492375                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5527789                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12174869                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2022991                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    232090473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.610338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.950982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208003591     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1123157      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1783970      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2420006      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2487990      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2104520      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1177704      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1754504      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11235031      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    232090473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081044                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.452992                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       196987108                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7589495                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24042753                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        27183                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3443929                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3397542                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     141544585                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3443929                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197524178                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1465011                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4875977                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23539073                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1242300                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     141494801                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        182545                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       534214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    197450718                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    658220471                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    658220471                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171467511                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        25983207                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        35541                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        18684                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3685224                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13258409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7181066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        84464                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1687718                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         141334292                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        35662                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        134356694                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18358                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     15418087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     36726625                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1669                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    232090473                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.578898                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270224                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    175229428     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23388330     10.08%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11848397      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8927978      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7016924      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2836476      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1787227      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       931506      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       124207      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    232090473                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          25262     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         81787     36.62%     47.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       116282     52.07%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113003467     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2000532      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16854      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12177892      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7157949      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     134356694                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.527741                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             223331                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    501045550                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    156788585                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132334536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     134580025                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       271080                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2119199                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          545                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        94680                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3443929                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1165632                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       121433                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    141370098                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        19379                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13258409                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7181066                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        18687                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        102436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          545                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1179534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1130639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2310173                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    132494329                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11457176                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1862365                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  144                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18614850                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18834555                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7157674                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520426                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132334770                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132334536                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         75960409                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        204674312                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.519799                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371128                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99954536                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    122993001                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     18377115                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33993                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2047332                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    228646544                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537918                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386534                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178198851     77.94%     77.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     24998770     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9449677      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4502135      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3794709      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2178848      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1906213      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       860610      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2756731      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    228646544                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99954536                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     122993001                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18225596                       # Number of memory references committed
system.switch_cpus4.commit.loads             11139210                       # Number of loads committed
system.switch_cpus4.commit.membars              16958                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17735847                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        110815140                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2532680                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2756731                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           367259240                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          286184214                       # The number of ROB writes
system.switch_cpus4.timesIdled                3017902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               22497672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99954536                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            122993001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99954536                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.547039                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.547039                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392613                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392613                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       596342907                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184343316                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      131207098                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33964                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19700078                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16112017                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1924812                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8226207                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7778402                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2027699                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85455                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191242735                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111761439                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19700078                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9806101                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23427476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5586020                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5200871                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         11758996                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1938071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    223490290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       200062814     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1272252      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2008562      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3195883      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1322868      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1481235      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1576961      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1028450      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11541265      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    223490290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077380                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438989                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       189482845                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6974972                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23354930                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        58806                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3618733                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3229243                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136480848                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2941                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3618733                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       189770086                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1790781                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4353792                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23130118                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       826776                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     136399009                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        21473                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        232363                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       310306                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        40576                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    189375131                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    634515330                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    634515330                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    161764179                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27610952                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34665                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19021                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2487430                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13000153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6985543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       210085                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1586171                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         136214239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        128978380                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       159780                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17133817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38178709                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    223490290                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.577110                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269387                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    169091952     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21841998      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11944983      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8134543      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7603251      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2188152      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1706710      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       580845      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       397856      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    223490290                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          29882     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         91562     38.50%     51.07% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116372     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    108050776     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2037825      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15640      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11922817      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6951322      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     128978380                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506616                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             237816                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    481844646                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    153384210                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    126905644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129216196                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       388012                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2323354                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          397                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1411                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       198278                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8039                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3618733                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1148972                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       115619                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    136249138                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        56124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13000153                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6985543                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19010                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         84863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1411                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1126172                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1096595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2222767                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127140735                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11212104                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1837645                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  131                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18161731                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17896366                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6949627                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499398                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             126906486                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            126905644                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74203312                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        193847572                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498474                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382792                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     95019783                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    116470417                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19778996                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31545                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1965442                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    219871557                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529720                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382857                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    172588580     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22898078     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8916695      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4801856      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3596577      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2008817      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1238485      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1107674      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2714795      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    219871557                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     95019783                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     116470417                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17464064                       # Number of memory references committed
system.switch_cpus5.commit.loads             10676799                       # Number of loads committed
system.switch_cpus5.commit.membars              15738                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16718858                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        104948590                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2366089                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2714795                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           353405538                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          276117781                       # The number of ROB writes
system.switch_cpus5.timesIdled                3089102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               31097855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           95019783                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            116470417                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     95019783                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.679317                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.679317                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373229                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373229                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       573350876                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      175920446                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      127300003                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31516                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20041082                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16432010                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1960744                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8239597                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7823899                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2057423                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87847                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191286574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             113957083                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20041082                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9881322                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25059373                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5576554                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10358350                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11783819                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1947336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230288580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605031                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       205229207     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2718055      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3141133      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1725686      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1982475      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1093725      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          743349      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1943800      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11711150      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230288580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078720                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447613                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       189725340                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11948675                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24851014                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       197596                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3565954                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3255898                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18329                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     139110025                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        90681                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3565954                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       190029955                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4171862                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6926200                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24755096                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       839504                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     139024227                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          228                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        215403                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       389347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    193209488                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    647328062                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    647328062                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164956624                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28252859                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36374                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20288                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2247469                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13265631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7235922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       189264                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1607566                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         138813678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36440                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        131171391                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185068                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17369215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40193242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230288580                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569596                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260423                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175023853     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22225097      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11940613      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8272739      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7227084      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3695856      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       896297      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       574875      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       432166      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230288580                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34655     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        120561     42.71%     54.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127045     45.01%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    109789311     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2051844      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16065      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12131126      9.25%     94.52% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7183045      5.48%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     131171391                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515230                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             282261                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    493098691                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156220574                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128990082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     131453652                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       329146                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2335109                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          866                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1244                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       163454                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8034                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1059                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3565954                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3686750                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       144294                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    138850235                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        59418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13265631                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7235922                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20260                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1244                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1135558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1101976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2237534                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129236424                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11391362                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1934967                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18572615                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18081423                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7181253                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507629                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128991941                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128990082                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         76661672                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        200799744                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506662                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381782                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     96867946                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118845298                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20006088                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1972116                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226722626                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524188                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342432                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178172407     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22513110      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9436163      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5674394      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3920397      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2536116      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1313637      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1058526      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2097876      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226722626                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     96867946                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118845298                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18002990                       # Number of memory references committed
system.switch_cpus6.commit.loads             10930522                       # Number of loads committed
system.switch_cpus6.commit.membars              16164                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17008735                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        107143922                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2417945                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2097876                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           363475486                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          281268803                       # The number of ROB writes
system.switch_cpus6.timesIdled                2930201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24299565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           96867946                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118845298                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     96867946                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628198                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628198                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380489                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380489                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       582972750                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179023040                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      129831240                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32368                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               254588145                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18906987                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17060630                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       995157                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7482756                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         6772788                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1046415                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        44112                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    200654660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             118881443                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18906987                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      7819203                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23518754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3116334                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      12977974                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11517543                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1000043                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    239247557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.582947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.900588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       215728803     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          841788      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1715849      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          725933      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         3910643      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3483926      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          681634      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1406611      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10752370      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    239247557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074265                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.466956                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199310564                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     14334352                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23432247                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        74716                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2095673                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1659200                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          496                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     139403070                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2732                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2095673                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       199528864                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       12568191                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1055075                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23306553                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       693194                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     139328481                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          254                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        312875                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       242854                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         8881                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    163578025                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    656229969                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    656229969                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    145172350                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        18405656                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16179                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8168                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1686573                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     32890089                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     16637399                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       152080                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       803294                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         139058932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        133760600                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        74463                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     10642367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     25383073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    239247557                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559089                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354333                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    191522807     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     14408564      6.02%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11747902      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5078555      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6393054      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      6153331      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      3494206      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       276644      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       172494      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    239247557                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         338479     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       2613482     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        75927      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     83911769     62.73%     62.73% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1166576      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         8009      0.01%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     32076171     23.98%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     16598075     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     133760600                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525400                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3027888                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022637                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509871107                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    149721001                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132619510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     136788488                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       240394                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1268791                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          544                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         3479                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       103594                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        11810                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2095673                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       12125197                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       199725                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    139075242                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     32890089                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     16637399                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8170                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        132606                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          102                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         3479                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       583414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       583156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1166570                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132823963                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     31968095                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       936636                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   80                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            48564281                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17404493                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          16596186                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.521721                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132623144                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132619510                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71631373                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        141201141                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520918                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507300                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    107753500                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    126627881                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     12462364                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        16145                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1017156                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    237151884                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533953                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356076                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    191171292     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     16823831      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7879816      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      7771088      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2125932      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      8989684      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       675228      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       492466      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1222547      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    237151884                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    107753500                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     126627881                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              48155103                       # Number of memory references committed
system.switch_cpus7.commit.loads             31621298                       # Number of loads committed
system.switch_cpus7.commit.membars               8060                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16722093                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112602451                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1226555                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1222547                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           375019257                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          280276364                       # The number of ROB writes
system.switch_cpus7.timesIdled                4368967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               15340588                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          107753500                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            126627881                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    107753500                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.362690                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.362690                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423246                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423246                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       656671663                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      154012025                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      166021338                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         16120                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.362400                       # Cycle average of tags in use
system.l20.total_refs                          304345                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248665                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588621                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.828053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.646084                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.299643                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002888                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606115                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371655                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32299                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32301                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32454                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32456                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32454                       # number of overall hits
system.l20.overall_hits::total                  32456                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35430372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3804403174                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3839833546                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35430372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3804403174                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3839833546                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35430372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3804403174                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3839833546                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40714                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40755                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40869                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40910                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40869                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40910                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206686                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207435                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205902                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206649                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205902                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206649                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 452097.822222                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 454203.163709                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 452097.822222                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 454203.163709                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 452097.822222                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 454203.163709                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3199369388                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3231998567                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3199369388                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3231998567                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3199369388                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3231998567                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206661                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207410                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205877                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206624                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205877                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206624                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 380243.568814                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 382349.292204                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 380243.568814                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 382349.292204                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 380243.568814                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 382349.292204                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14284                       # number of replacements
system.l21.tagsinuse                      4095.811957                       # Cycle average of tags in use
system.l21.total_refs                          222125                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18380                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.085147                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.097233                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.460871                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2910.988517                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1124.265335                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012963                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001822                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.710691                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.274479                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        39090                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39091                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            6865                       # number of Writeback hits
system.l21.Writeback_hits::total                 6865                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           70                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   70                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        39160                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39161                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        39160                       # number of overall hits
system.l21.overall_hits::total                  39161                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14251                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14284                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14251                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14284                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14251                       # number of overall misses
system.l21.overall_misses::total                14284                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20972986                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6555753617                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6576726603                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20972986                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6555753617                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6576726603                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20972986                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6555753617                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6576726603                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           34                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53341                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53375                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         6865                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             6865                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           70                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               70                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           34                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53411                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53445                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           34                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53411                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53445                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.267168                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267616                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.266818                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.267265                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.970588                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.266818                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.267265                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 635545.030303                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 460020.603256                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 460426.113344                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 635545.030303                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 460020.603256                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 460426.113344                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 635545.030303                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 460020.603256                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 460426.113344                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2149                       # number of writebacks
system.l21.writebacks::total                     2149                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           33                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14251                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14284                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           33                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14251                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14284                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           33                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14251                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14284                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     18590836                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5531054246                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5549645082                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     18590836                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5531054246                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5549645082                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     18590836                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5531054246                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5549645082                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.267168                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267616                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.266818                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.267265                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.970588                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.266818                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.267265                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 563358.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 388116.921339                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 388521.778353                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 563358.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 388116.921339                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 388521.778353                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 563358.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 388116.921339                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 388521.778353                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         27622                       # number of replacements
system.l22.tagsinuse                      4095.910239                       # Cycle average of tags in use
system.l22.total_refs                          390061                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31718                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.297780                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.065899                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.418379                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3344.059394                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           737.366567                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001079                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.816421                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.180021                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        50355                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  50356                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20542                       # number of Writeback hits
system.l22.Writeback_hits::total                20542                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           76                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        50431                       # number of demand (read+write) hits
system.l22.demand_hits::total                   50432                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        50431                       # number of overall hits
system.l22.overall_hits::total                  50432                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        27583                       # number of ReadReq misses
system.l22.ReadReq_misses::total                27624                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        27583                       # number of demand (read+write) misses
system.l22.demand_misses::total                 27624                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        27583                       # number of overall misses
system.l22.overall_misses::total                27624                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     38490428                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  14150643580                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    14189134008                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     38490428                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  14150643580                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     14189134008                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     38490428                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  14150643580                       # number of overall miss cycles
system.l22.overall_miss_latency::total    14189134008                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        77938                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              77980                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20542                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20542                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           76                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        78014                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               78056                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        78014                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              78056                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.353910                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.354245                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.353565                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.353900                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.353565                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.353900                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 938790.926829                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 513020.468404                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513652.403997                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 938790.926829                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 513020.468404                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513652.403997                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 938790.926829                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 513020.468404                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513652.403997                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5043                       # number of writebacks
system.l22.writebacks::total                     5043                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        27583                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           27624                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        27583                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            27624                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        27583                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           27624                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     35546628                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  12169805988                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  12205352616                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     35546628                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  12169805988                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  12205352616                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     35546628                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  12169805988                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  12205352616                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.353910                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.354245                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.353565                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.353900                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.353565                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.353900                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 866990.926829                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 441206.757351                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441838.713293                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 866990.926829                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 441206.757351                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441838.713293                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 866990.926829                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 441206.757351                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441838.713293                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6331                       # number of replacements
system.l23.tagsinuse                      4095.200461                       # Cycle average of tags in use
system.l23.total_refs                          289370                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10427                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.751990                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.112514                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.101446                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2249.169547                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1706.816955                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029568                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004419                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.549114                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.416703                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999805                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        29919                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  29921                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9526                       # number of Writeback hits
system.l23.Writeback_hits::total                 9526                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          207                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        30126                       # number of demand (read+write) hits
system.l23.demand_hits::total                   30128                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        30126                       # number of overall hits
system.l23.overall_hits::total                  30128                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6294                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6331                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6294                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6331                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6294                       # number of overall misses
system.l23.overall_misses::total                 6331                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     45210926                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2886844481                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2932055407                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     45210926                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2886844481                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2932055407                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     45210926                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2886844481                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2932055407                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        36213                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              36252                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9526                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9526                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          207                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        36420                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               36459                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        36420                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              36459                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.173805                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.174639                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.172817                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.173647                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.172817                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.173647                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 458666.107563                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 463126.742537                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 458666.107563                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 463126.742537                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1221916.918919                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 458666.107563                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 463126.742537                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3700                       # number of writebacks
system.l23.writebacks::total                     3700                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6294                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6331                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6294                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6331                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6294                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6331                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2434606445                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2477159211                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2434606445                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2477159211                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     42552766                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2434606445                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2477159211                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.173805                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.174639                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.172817                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.173647                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.172817                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.173647                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386813.861614                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 391274.555520                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386813.861614                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 391274.555520                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1150074.756757                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386813.861614                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 391274.555520                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          8457                       # number of replacements
system.l24.tagsinuse                      4095.367147                       # Cycle average of tags in use
system.l24.total_refs                          304329                       # Total number of references to valid blocks.
system.l24.sampled_refs                         12552                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.245459                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.591937                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.508817                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2484.121036                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1520.145356                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003054                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.606475                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.371129                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        32293                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  32295                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           10005                       # number of Writeback hits
system.l24.Writeback_hits::total                10005                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          154                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  154                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        32447                       # number of demand (read+write) hits
system.l24.demand_hits::total                   32449                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        32447                       # number of overall hits
system.l24.overall_hits::total                  32449                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         8415                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 8456                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         8415                       # number of demand (read+write) misses
system.l24.demand_misses::total                  8456                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         8415                       # number of overall misses
system.l24.overall_misses::total                 8456                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     35774847                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   3894519727                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3930294574                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     35774847                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   3894519727                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3930294574                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     35774847                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   3894519727                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3930294574                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        40708                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              40751                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        10005                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            10005                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          154                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        40862                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               40905                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        40862                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              40905                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206716                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.207504                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205937                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.206723                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205937                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.206723                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 872557.243902                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 462806.860012                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 464793.587275                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 872557.243902                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 462806.860012                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 464793.587275                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 872557.243902                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 462806.860012                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 464793.587275                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4448                       # number of writebacks
system.l24.writebacks::total                     4448                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         8414                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            8455                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         8414                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             8455                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         8414                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            8455                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     32831047                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3289307703                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3322138750                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     32831047                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3289307703                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3322138750                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     32831047                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3289307703                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3322138750                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206692                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.207480                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205913                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.206698                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205913                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.206698                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 800757.243902                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 390932.695864                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 392920.017741                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 800757.243902                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 390932.695864                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 392920.017741                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 800757.243902                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 390932.695864                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 392920.017741                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         22990                       # number of replacements
system.l25.tagsinuse                      4095.572403                       # Cycle average of tags in use
system.l25.total_refs                          378803                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27086                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.985195                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.286538                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.853105                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2620.228655                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1427.204105                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002650                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.639704                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.348439                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46169                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46170                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           13912                       # number of Writeback hits
system.l25.Writeback_hits::total                13912                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          129                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  129                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46298                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46299                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46298                       # number of overall hits
system.l25.overall_hits::total                  46299                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        22949                       # number of ReadReq misses
system.l25.ReadReq_misses::total                22987                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        22950                       # number of demand (read+write) misses
system.l25.demand_misses::total                 22988                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        22950                       # number of overall misses
system.l25.overall_misses::total                22988                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29187580                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  11815839964                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    11845027544                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       826177                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       826177                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29187580                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  11816666141                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     11845853721                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29187580                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  11816666141                       # number of overall miss cycles
system.l25.overall_miss_latency::total    11845853721                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        69118                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              69157                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        13912                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            13912                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          130                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              130                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        69248                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               69287                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        69248                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              69287                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332026                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332389                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.007692                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.007692                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.331418                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331779                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.331418                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331779                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 514873.849144                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 515292.449819                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       826177                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       826177                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 514887.413551                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 515305.973595                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 514887.413551                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 515305.973595                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4152                       # number of writebacks
system.l25.writebacks::total                     4152                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        22949                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           22987                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        22950                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            22988                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        22950                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           22988                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10167463769                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10193922949                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       754377                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       754377                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10168218146                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10194677326                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10168218146                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10194677326                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332026                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332389                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.331418                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331779                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.331418                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331779                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 443046.048586                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443464.695219                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       754377                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       754377                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 443059.614205                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443478.220202                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 443059.614205                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443478.220202                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13741                       # number of replacements
system.l26.tagsinuse                      4095.459068                       # Cycle average of tags in use
system.l26.total_refs                          404520                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17837                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.678702                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           84.154069                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.602128                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2788.362066                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1215.340805                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020545                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001856                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.680752                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.296714                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999868                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        40627                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  40628                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           23020                       # number of Writeback hits
system.l26.Writeback_hits::total                23020                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        40777                       # number of demand (read+write) hits
system.l26.demand_hits::total                   40778                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        40777                       # number of overall hits
system.l26.overall_hits::total                  40778                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13694                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13729                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            9                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13703                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13738                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13703                       # number of overall misses
system.l26.overall_misses::total                13738                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29851017                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6902143601                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6931994618                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      6077181                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      6077181                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29851017                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6908220782                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6938071799                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29851017                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6908220782                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6938071799                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        54321                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              54357                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        23020                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            23020                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          159                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              159                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        54480                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               54516                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        54480                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              54516                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.252094                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.252571                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.056604                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.056604                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.251523                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.251999                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972222                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.251523                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.251999                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 852886.200000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 504026.843946                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 504916.207881                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 675242.333333                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 675242.333333                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 852886.200000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 504139.296650                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 505027.791454                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 852886.200000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 504139.296650                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 505027.791454                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8298                       # number of writebacks
system.l26.writebacks::total                     8298                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13694                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13729                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            9                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13703                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13738                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13703                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13738                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27335631                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5918036940                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5945372571                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      5430349                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      5430349                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27335631                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5923467289                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5950802920                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27335631                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5923467289                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5950802920                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.252094                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.252571                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.056604                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.056604                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.251523                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.251999                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972222                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.251523                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.251999                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 781018.028571                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 432162.767635                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 433052.121130                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 603372.111111                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 603372.111111                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 781018.028571                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 432275.216303                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 433163.700684                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 781018.028571                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 432275.216303                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 433163.700684                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         27589                       # number of replacements
system.l27.tagsinuse                      4095.909891                       # Cycle average of tags in use
system.l27.total_refs                          390045                       # Total number of references to valid blocks.
system.l27.sampled_refs                         31685                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.310084                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.063321                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     4.316684                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3342.726837                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           738.803049                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001054                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.816095                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.180372                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        50313                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  50314                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           20568                       # number of Writeback hits
system.l27.Writeback_hits::total                20568                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           76                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        50389                       # number of demand (read+write) hits
system.l27.demand_hits::total                   50390                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        50389                       # number of overall hits
system.l27.overall_hits::total                  50390                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        27551                       # number of ReadReq misses
system.l27.ReadReq_misses::total                27589                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        27551                       # number of demand (read+write) misses
system.l27.demand_misses::total                 27589                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        27551                       # number of overall misses
system.l27.overall_misses::total                27589                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     29962320                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  14198912355                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    14228874675                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     29962320                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  14198912355                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     14228874675                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     29962320                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  14198912355                       # number of overall miss cycles
system.l27.overall_miss_latency::total    14228874675                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        77864                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              77903                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        20568                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            20568                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           76                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        77940                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               77979                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        77940                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              77979                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.353835                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.354146                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353490                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.353800                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353490                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.353800                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 788482.105263                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 515368.311677                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 515744.487839                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 788482.105263                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 515368.311677                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 515744.487839                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 788482.105263                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 515368.311677                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 515744.487839                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5051                       # number of writebacks
system.l27.writebacks::total                     5051                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        27551                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           27589                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        27551                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            27589                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        27551                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           27589                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     27233675                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  12220332562                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  12247566237                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     27233675                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  12220332562                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  12247566237                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     27233675                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  12220332562                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  12247566237                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.353835                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.354146                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353490                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.353800                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353490                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.353800                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 716675.657895                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 443553.140068                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 443929.328247                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 716675.657895                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 443553.140068                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 443929.328247                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 716675.657895                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 443553.140068                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 443929.328247                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945179                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012194173                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961616.614341                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945179                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12186077                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12186077                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12186077                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12186077                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12186077                       # number of overall hits
system.cpu0.icache.overall_hits::total       12186077                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44464437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44464437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12186129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12186129                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12186129                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12186129                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12186129                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12186129                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40869                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568764                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41125                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.304292                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910738                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089262                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382849                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18489                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18489                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438893                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438893                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438893                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130878                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131796                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131796                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131796                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24242617478                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24242617478                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77352426                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77352426                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24319969904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24319969904                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24319969904                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24319969904                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570689                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 185230.653571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 185230.653571                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84261.901961                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84261.901961                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 184527.374913                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 184527.374913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 184527.374913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 184527.374913                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90164                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90164                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90927                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90927                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90927                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40714                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40714                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40869                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40869                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40869                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5979221697                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5979221697                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5989213165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5989213165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5989213165                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5989213165                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146859.107359                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146859.107359                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64461.083871                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64461.083871                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146546.604150                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146546.604150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146546.604150                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146546.604150                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               558.766777                       # Cycle average of tags in use
system.cpu1.icache.total_refs               932086547                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1661473.345811                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.749738                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.017039                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052484                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895460                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11941515                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11941515                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11941515                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11941515                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11941515                       # number of overall hits
system.cpu1.icache.overall_hits::total       11941515                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.cpu1.icache.overall_misses::total           45                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25180810                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25180810                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25180810                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25180810                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25180810                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25180810                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11941560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11941560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11941560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11941560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11941560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11941560                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 559573.555556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 559573.555556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 559573.555556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 559573.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 559573.555556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 559573.555556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21331333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21331333                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21331333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21331333                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21331333                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21331333                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 627392.147059                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 627392.147059                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 627392.147059                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 627392.147059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 627392.147059                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 627392.147059                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53411                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224285257                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53667                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4179.202434                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.236349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.763651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.789986                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.210014                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17520018                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17520018                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3391435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3391435                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8023                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8023                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7961                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7961                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20911453                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20911453                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20911453                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20911453                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183529                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183529                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183860                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183860                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183860                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183860                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44098344377                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44098344377                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     28689202                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28689202                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44127033579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44127033579                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44127033579                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44127033579                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17703547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17703547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3391766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3391766                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7961                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7961                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21095313                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21095313                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21095313                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21095313                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010367                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008716                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008716                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008716                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008716                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 240279.979605                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 240279.979605                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86674.326284                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86674.326284                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240003.445986                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240003.445986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240003.445986                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240003.445986                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6865                       # number of writebacks
system.cpu1.dcache.writebacks::total             6865                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       130188                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       130188                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          261                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          261                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       130449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       130449                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       130449                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       130449                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53341                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53341                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53411                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53411                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53411                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53411                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9234129624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9234129624                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4571151                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4571151                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9238700775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9238700775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9238700775                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9238700775                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002532                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002532                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173115.045162                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173115.045162                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65302.157143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65302.157143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172973.746513                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172973.746513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172973.746513                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172973.746513                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               579.936978                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1042475790                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1782009.897436                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.199920                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   540.737058                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062820                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.866566                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.929386                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11519025                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11519025                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11519025                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11519025                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11519025                       # number of overall hits
system.cpu2.icache.overall_hits::total       11519025                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     55125803                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     55125803                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     55125803                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     55125803                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     55125803                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     55125803                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11519085                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11519085                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11519085                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11519085                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11519085                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11519085                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 918763.383333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 918763.383333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 918763.383333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 918763.383333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 918763.383333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 918763.383333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        53782                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        26891                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     38976611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     38976611                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     38976611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     38976611                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     38976611                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     38976611                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 928014.547619                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 928014.547619                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 928014.547619                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 928014.547619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 928014.547619                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 928014.547619                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 78012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               448869556                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 78268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5735.032913                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.897065                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.102935                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437098                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562902                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     30184750                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       30184750                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     16530179                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      16530179                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         8085                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         8085                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         8066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         8066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     46714929                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        46714929                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     46714929                       # number of overall hits
system.cpu2.dcache.overall_hits::total       46714929                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       281128                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       281128                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          275                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       281403                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        281403                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       281403                       # number of overall misses
system.cpu2.dcache.overall_misses::total       281403                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  69328658966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  69328658966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     28548183                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28548183                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  69357207149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  69357207149                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  69357207149                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  69357207149                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     30465878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30465878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     16530454                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     16530454                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         8085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8085                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     46996332                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     46996332                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     46996332                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     46996332                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009228                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009228                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005988                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005988                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005988                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005988                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 246608.871994                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 246608.871994                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 103811.574545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103811.574545                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 246469.323884                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 246469.323884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 246469.323884                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 246469.323884                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20542                       # number of writebacks
system.cpu2.dcache.writebacks::total            20542                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       203190                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       203190                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          199                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       203389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       203389                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       203389                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       203389                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        77938                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        77938                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           76                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        78014                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        78014                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        78014                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        78014                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  17827765629                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17827765629                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5196564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5196564                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17832962193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17832962193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17832962193                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17832962193                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001660                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001660                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 228742.919102                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 228742.919102                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68375.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68375.842105                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 228586.692042                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 228586.692042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 228586.692042                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 228586.692042                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               493.376961                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015428827                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2055523.941296                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.376961                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061502                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790668                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12329387                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12329387                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12329387                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12329387                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12329387                       # number of overall hits
system.cpu3.icache.overall_hits::total       12329387                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     70316505                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     70316505                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     70316505                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     70316505                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     70316505                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     70316505                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12329441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12329441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12329441                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12329441                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12329441                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12329441                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1302157.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1302157.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1302157.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1302157.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        41197                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs        41197                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     45648690                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     45648690                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     45648690                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     45648690                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1170479.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1170479.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 36420                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164403747                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 36676                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4482.597530                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.439341                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.560659                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911872                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088128                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9826856                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9826856                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7303442                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7303442                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19605                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19605                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17763                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17763                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17130298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17130298                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17130298                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17130298                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        93637                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        93637                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2079                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        95716                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         95716                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        95716                       # number of overall misses
system.cpu3.dcache.overall_misses::total        95716                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  12856586248                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  12856586248                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    134230476                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    134230476                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  12990816724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  12990816724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  12990816724                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  12990816724                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9920493                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9920493                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7305521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7305521                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17763                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17763                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17226014                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17226014                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17226014                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17226014                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009439                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000285                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000285                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005556                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005556                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137302.415156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137302.415156                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64564.923521                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64564.923521                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135722.519997                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135722.519997                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135722.519997                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135722.519997                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        13452                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        13452                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9526                       # number of writebacks
system.cpu3.dcache.writebacks::total             9526                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        57424                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        57424                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1872                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1872                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        59296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        59296                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        59296                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        59296                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        36213                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        36213                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          207                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        36420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        36420                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        36420                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        36420                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4885756194                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4885756194                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15123590                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15123590                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4900879784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4900879784                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4900879784                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4900879784                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002114                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002114                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134917.189794                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134917.189794                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 73060.821256                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73060.821256                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 134565.617353                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 134565.617353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 134565.617353                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 134565.617353                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               516.986172                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1012182911                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1954021.063707                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    41.986172                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.067286                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.828503                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12174815                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12174815                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12174815                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12174815                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12174815                       # number of overall hits
system.cpu4.icache.overall_hits::total       12174815                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           54                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           54                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           54                       # number of overall misses
system.cpu4.icache.overall_misses::total           54                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46029846                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46029846                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46029846                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46029846                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46029846                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46029846                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12174869                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12174869                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12174869                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12174869                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12174869                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12174869                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 852404.555556                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 852404.555556                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 852404.555556                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 852404.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 852404.555556                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 852404.555556                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     36282213                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     36282213                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     36282213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     36282213                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     36282213                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     36282213                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 843772.395349                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 843772.395349                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 843772.395349                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 843772.395349                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 843772.395349                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 843772.395349                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 40862                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               166561877                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 41118                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4050.826329                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.152570                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.847430                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.910752                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.089248                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8379096                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8379096                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7052849                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7052849                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18557                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18557                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16982                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16982                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15431945                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15431945                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15431945                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15431945                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       130759                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       130759                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          910                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          910                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       131669                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        131669                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       131669                       # number of overall misses
system.cpu4.dcache.overall_misses::total       131669                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  24414753567                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  24414753567                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     76990490                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     76990490                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  24491744057                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  24491744057                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  24491744057                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  24491744057                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8509855                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8509855                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7053759                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7053759                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15563614                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15563614                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15563614                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15563614                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015366                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015366                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008460                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008460                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008460                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008460                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186715.664444                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186715.664444                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84604.934066                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84604.934066                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186009.949624                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186009.949624                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186009.949624                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186009.949624                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10005                       # number of writebacks
system.cpu4.dcache.writebacks::total            10005                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        90051                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        90051                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          756                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          756                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        90807                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        90807                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        90807                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        90807                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        40708                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        40708                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        40862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        40862                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        40862                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        40862                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   6069015683                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   6069015683                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9916566                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9916566                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   6078932249                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6078932249                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   6078932249                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6078932249                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 149086.559964                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 149086.559964                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64393.285714                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64393.285714                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148767.369414                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148767.369414                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148767.369414                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148767.369414                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.163976                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017534262                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1923505.221172                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.163976                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061160                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846417                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11758937                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11758937                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11758937                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11758937                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11758937                       # number of overall hits
system.cpu5.icache.overall_hits::total       11758937                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           59                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           59                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           59                       # number of overall misses
system.cpu5.icache.overall_misses::total           59                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46367837                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46367837                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46367837                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46367837                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46367837                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46367837                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11758996                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11758996                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11758996                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11758996                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11758996                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11758996                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 785895.542373                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 785895.542373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 785895.542373                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           20                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           20                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29603995                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29603995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29603995                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 759076.794872                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 69248                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180805256                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 69504                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2601.364756                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.118702                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.881298                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914526                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085474                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8153793                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8153793                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6754641                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6754641                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18832                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18832                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15758                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15758                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14908434                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14908434                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14908434                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14908434                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       177434                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       177434                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          785                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          785                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       178219                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        178219                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       178219                       # number of overall misses
system.cpu5.dcache.overall_misses::total       178219                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  40513786981                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  40513786981                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     72720188                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     72720188                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  40586507169                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  40586507169                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  40586507169                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  40586507169                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8331227                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8331227                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6755426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6755426                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15758                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15086653                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15086653                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15086653                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15086653                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021297                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021297                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011813                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011813                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011813                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011813                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228331.587976                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228331.587976                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 92637.182166                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 92637.182166                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227733.895763                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227733.895763                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227733.895763                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227733.895763                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13912                       # number of writebacks
system.cpu5.dcache.writebacks::total            13912                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       108316                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       108316                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          655                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          655                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       108971                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       108971                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       108971                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       108971                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        69118                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        69118                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        69248                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        69248                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        69248                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        69248                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  15039576219                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  15039576219                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9209876                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9209876                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  15048786095                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15048786095                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  15048786095                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15048786095                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004590                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004590                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 217592.757588                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 217592.757588                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70845.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70845.200000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 217317.266852                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 217317.266852                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 217317.266852                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 217317.266852                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.242401                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013107919                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1955806.793436                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.242401                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.056478                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828914                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11783768                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11783768                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11783768                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11783768                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11783768                       # number of overall hits
system.cpu6.icache.overall_hits::total       11783768                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           51                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           51                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           51                       # number of overall misses
system.cpu6.icache.overall_misses::total           51                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     44728384                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     44728384                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     44728384                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     44728384                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     44728384                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     44728384                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11783819                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11783819                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11783819                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11783819                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11783819                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11783819                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 877027.137255                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 877027.137255                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 877027.137255                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 877027.137255                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 877027.137255                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 877027.137255                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30214844                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30214844                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30214844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30214844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30214844                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30214844                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 839301.222222                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 839301.222222                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 839301.222222                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 839301.222222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 839301.222222                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 839301.222222                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 54480                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172370767                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54736                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3149.129768                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.955969                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.044031                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913891                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086109                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8317095                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8317095                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7032283                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7032283                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17165                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17165                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16184                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16184                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15349378                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15349378                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15349378                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15349378                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       185713                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       185713                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5500                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5500                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       191213                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        191213                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       191213                       # number of overall misses
system.cpu6.dcache.overall_misses::total       191213                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  43701183977                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  43701183977                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2114311736                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2114311736                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  45815495713                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  45815495713                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  45815495713                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  45815495713                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8502808                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8502808                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7037783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7037783                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15540591                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15540591                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15540591                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15540591                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021841                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021841                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000781                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000781                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012304                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012304                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012304                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012304                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 235315.696677                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 235315.696677                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 384420.315636                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 384420.315636                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 239604.502377                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 239604.502377                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 239604.502377                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 239604.502377                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     12039910                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 139998.953488                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        23020                       # number of writebacks
system.cpu6.dcache.writebacks::total            23020                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131392                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131392                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5341                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5341                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       136733                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       136733                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       136733                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       136733                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        54321                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        54321                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        54480                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        54480                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        54480                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        54480                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9684039740                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9684039740                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15866352                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15866352                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9699906092                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9699906092                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9699906092                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9699906092                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006389                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003506                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003506                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178274.327424                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178274.327424                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 99788.377358                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 99788.377358                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178045.266006                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178045.266006                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178045.266006                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178045.266006                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               578.886338                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1042474252                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1791192.872852                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.873825                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.012513                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.060695                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.867007                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.927702                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11517487                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11517487                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11517487                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11517487                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11517487                       # number of overall hits
system.cpu7.icache.overall_hits::total       11517487                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41692215                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41692215                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41692215                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41692215                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41692215                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41692215                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11517543                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11517543                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11517543                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11517543                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11517543                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11517543                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 744503.839286                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 744503.839286                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 744503.839286                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 744503.839286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 744503.839286                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 744503.839286                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     30416769                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30416769                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     30416769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30416769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     30416769                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30416769                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 779917.153846                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 779917.153846                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 779917.153846                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 779917.153846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 779917.153846                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 779917.153846                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 77940                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               448836433                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 78196                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5739.889930                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.897936                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.102064                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437101                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562899                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     30164645                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       30164645                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     16517176                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      16517176                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8076                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8076                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         8060                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         8060                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     46681821                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        46681821                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     46681821                       # number of overall hits
system.cpu7.dcache.overall_hits::total       46681821                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       280113                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       280113                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          275                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       280388                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        280388                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       280388                       # number of overall misses
system.cpu7.dcache.overall_misses::total       280388                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  69401803510                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  69401803510                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     25843913                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     25843913                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  69427647423                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  69427647423                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  69427647423                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  69427647423                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     30444758                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     30444758                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     16517451                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     16517451                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         8060                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         8060                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     46962209                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     46962209                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     46962209                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     46962209                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009201                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009201                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005971                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005971                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005971                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005971                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247763.593657                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247763.593657                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93977.865455                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93977.865455                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247612.763110                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247612.763110                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247612.763110                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247612.763110                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        20568                       # number of writebacks
system.cpu7.dcache.writebacks::total            20568                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       202249                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       202249                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          199                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       202448                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       202448                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       202448                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       202448                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        77864                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        77864                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        77940                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        77940                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        77940                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        77940                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  17872103292                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  17872103292                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      5268313                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      5268313                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  17877371605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  17877371605                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  17877371605                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  17877371605                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001660                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001660                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 229529.735077                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 229529.735077                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69319.907895                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69319.907895                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 229373.513023                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 229373.513023                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 229373.513023                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 229373.513023                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
