





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="rbint-style.css">
    <title>Ralf Brown » Lists » Memory</title>
    <meta name="description" content="Ralf Brown">
    <link rel="prev" href="rbint-132800.html">
    <link rel="next" href="rbint-138275.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="rbint-about.html">About</a></li>


          

<li><a href="rbint-132800.html">Previous</a></li>


          

<li><a href="rbint-64347.html">Up</a></li>


          

<li><a href="rbint-138275.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>Lists</li>
            <ul>
              <li><a href="index.html">Comments</a></li>
              <li><a href="rbint-7995.html">Interrupts</a></li>
              <li><a href="rbint-15401.html">Glossary</a></li>
              <li><a href="rbint-64347.html">Memory</a></li>
              <li><a href="rbint-180090.html">CMOS</a></li>
              <li><a href="rbint-250757.html">86 Bugs</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngu">Format of S3 memory-maped port control registers</span></span><br /><span class="line"></span><br /><span class="line">Offset  Size    Description     (Table M101)</span><br /><span class="line">8200h  DWORD   FIFO control</span><br /><span class="line">8204h  DWORD   MIU control</span><br /><span class="line">8208h  DWORD   streams timeout</span><br /><span class="line">820Ch  DWORD   miscellaneous timeout</span><br /><span class="line">8210h 4 DWORDs ???</span><br /><span class="line">8220h  DWORD   DMA read base address</span><br /><span class="line">8224h  DWORD   DMA read stride width</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> #M100</span><br /><span class="line">--------V-MA00082E8--------------------------</span><br /><span class="line">MEM A000h:82E8h - S3 - MEMORY-MAPPED CURRENT Y POSITION REGISTER</span><br /><span class="line">Size:  WORD</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">See Also:</span> PORT 82E8h</span><br /><span class="line">--------V-MA00083B0--------------------------</span><br /><span class="line">MEM A000h:83B0h - S3 - MEMORY-MAPPED VGA REGISTERS</span><br /><span class="line">Size:  48 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /><span class="line">--------V-MA0008504--------------------------</span><br /><span class="line">MEM A000h:8504h - S3 - MEMORY-MAPPED SUBSYSTEM REGISTERS</span><br /><span class="line">Size:  12 BYTEs</span><br /><span class="line"></span><br /><span class="line"><span class="ngb">Note:</span>  the S3 graphics processor registers can be mapped at either</span><br /><span class="line">     linear 000A0000h or at offset 16M from the start of the linear</span><br /><span class="line">     frame buffer</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

