0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0.v,1579551345,verilog,,D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0_selectio_wiz.v,,test_clk_wiz_0_0,,,../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0_clk_wiz.v,1579551345,verilog,,D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_clk_wiz_0_0/test_clk_wiz_0_0.v,,test_clk_wiz_0_0_clk_wiz,,,../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0.v,1579551345,verilog,,D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_xlconstant_0_0/sim/test_xlconstant_0_0.v,,test_selectio_wiz_0_0,,,../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0_selectio_wiz.v,1579551345,verilog,,D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_selectio_wiz_0_0/test_selectio_wiz_0_0.v,,test_selectio_wiz_0_0_selectio_wiz,,,../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/ip/test_xlconstant_0_0/sim/test_xlconstant_0_0.v,1579551557,verilog,,,,test_xlconstant_0_0,,,../../../../CLOCK_FWD.srcs/sources_1/bd/test/ipshared/c923,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.ip_user_files/bd/test/sim/test.vhd,1579551556,vhdl,,,,test,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.srcs/sim_1/new/test_tb.vhd,1579551422,vhdl,,,,cfg_tb_test_wrapper;tb_test_wrapper,,,,,,,,
D:/SInglePhotons/Vivado Projects/SERDES_EXCLK/CLOCK_FWD/CLOCK_FWD.srcs/sources_1/bd/test/hdl/test_wrapper.vhd,1579551556,vhdl,,,,test_wrapper,,,,,,,,
