
*** Running vivado
    with args -log system_sys_audio_clkgen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sys_audio_clkgen_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_sys_audio_clkgen_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1712.973 ; gain = 7.027 ; free physical = 76 ; free virtual = 3498
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lc35648/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_sys_audio_clkgen_0
Command: synth_design -top system_sys_audio_clkgen_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7475
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.055 ; gain = 369.801 ; free physical = 280 ; free virtual = 2376
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3401.941; parent = 2458.996; children = 942.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 44.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 80.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 9 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0_clk_wiz' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_sys_audio_clkgen_0' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2532.961 ; gain = 449.707 ; free physical = 308 ; free virtual = 2439
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3536.395; parent = 2532.965; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.773 ; gain = 467.520 ; free physical = 322 ; free virtual = 2440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.207; parent = 2550.777; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.773 ; gain = 467.520 ; free physical = 322 ; free virtual = 2440
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3554.207; parent = 2550.777; children = 1003.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2556.711 ; gain = 0.000 ; free physical = 327 ; free virtual = 2445
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0.xdc] for cell 'inst'
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_sys_audio_clkgen_0/system_sys_audio_clkgen_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.664 ; gain = 0.000 ; free physical = 112 ; free virtual = 2249
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2594.664 ; gain = 0.000 ; free physical = 108 ; free virtual = 2247
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 211 ; free virtual = 2223
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 210 ; free virtual = 2222
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 208 ; free virtual = 2220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 199 ; free virtual = 2211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 121 ; free virtual = 2140
Synthesis current peak Physical Memory [PSS] (MB): peak = 1746.090; parent = 1560.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 269 ; free virtual = 1844
Synthesis current peak Physical Memory [PSS] (MB): peak = 1769.109; parent = 1625.015; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 290 ; free virtual = 1865
Synthesis current peak Physical Memory [PSS] (MB): peak = 1769.166; parent = 1625.071; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 282 ; free virtual = 1858
Synthesis current peak Physical Memory [PSS] (MB): peak = 1769.166; parent = 1625.071; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2361
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.057; parent = 1634.098; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2361
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.057; parent = 1634.098; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.072; parent = 1634.113; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.109; parent = 1634.150; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.109; parent = 1634.150; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.141; parent = 1634.182; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.664 ; gain = 511.410 ; free physical = 761 ; free virtual = 2354
Synthesis current peak Physical Memory [PSS] (MB): peak = 1787.156; parent = 1634.197; children = 186.075
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3598.098; parent = 2594.668; children = 1003.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 2594.664 ; gain = 467.520 ; free physical = 813 ; free virtual = 2406
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.672 ; gain = 511.410 ; free physical = 813 ; free virtual = 2406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.672 ; gain = 0.000 ; free physical = 813 ; free virtual = 2406
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2594.672 ; gain = 0.000 ; free physical = 832 ; free virtual = 2426
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 14a6f8ce
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2594.672 ; gain = 842.043 ; free physical = 962 ; free virtual = 2556
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/system_sys_audio_clkgen_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_sys_audio_clkgen_0, cache-ID = 1cf5d3155f851830
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_sys_audio_clkgen_0_synth_1/system_sys_audio_clkgen_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sys_audio_clkgen_0_utilization_synth.rpt -pb system_sys_audio_clkgen_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 13:57:36 2025...
