

================================================================
== Vitis HLS Report for 'inner_layer_2_Pipeline_NEURON_LEAK_LOOP'
================================================================
* Date:           Mon Oct 28 19:19:52 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_core_32_32_66_s_fu_73  |exp_core_32_32_66_s  |       23|       23|  0.230 us|  0.230 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LEAK_LOOP  |       50|       50|        50|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    2621|   1915|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     265|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2886|   2037|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |mul_2ns_67ns_67_5_1_U57    |mul_2ns_67ns_67_5_1    |        0|   0|   441|   256|    0|
    |sdiv_17s_31ns_16_21_1_U58  |sdiv_17s_31ns_16_21_1  |        0|   0|  2180|  1659|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   0|  2621|  1915|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_121_p2                    |         +|   0|  0|  10|           2|           1|
    |membrane_leak_accumulator_3_fu_153_p2  |         +|   0|  0|  23|          16|          16|
    |icmp_ln169_fu_105_p2                   |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  45|          21|          21|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_beta_index      |   9|          2|    2|          4|
    |membrane_leak_accumulator_fu_52  |   9|          2|   16|         32|
    |yf_fu_56                         |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  45|         10|   22|         44|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |grp_exp_core_32_32_66_s_fu_73_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln169_reg_188                          |   1|   0|    1|          0|
    |membrane_leak_accumulator_fu_52             |  16|   0|   16|          0|
    |mul_y_ln_s_reg_197                          |  35|   0|   35|          0|
    |sdiv_ln170_reg_207                          |  16|   0|   16|          0|
    |sext_ln170_cast_reg_183                     |  31|   0|   31|          0|
    |yf_fu_56                                    |   2|   0|    2|          0|
    |icmp_ln169_reg_188                          |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 265|  32|  202|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_din1   |  out|   35|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_dout0  |   in|   31|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_start  |  out|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_ready  |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_done   |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|grp_exp_core_32_32_66_s_fu_291_p_idle   |   in|    1|  ap_ctrl_hs|  inner_layer_2_Pipeline_NEURON_LEAK_LOOP|  return value|
|sext_ln170                              |   in|   16|     ap_none|                               sext_ln170|        scalar|
|membrane_leak_accumulator_out           |  out|   16|      ap_vld|            membrane_leak_accumulator_out|       pointer|
|membrane_leak_accumulator_out_ap_vld    |  out|    1|      ap_vld|            membrane_leak_accumulator_out|       pointer|
+----------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator = alloca i32 1"   --->   Operation 53 'alloca' 'membrane_leak_accumulator' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%yf = alloca i32 1"   --->   Operation 54 'alloca' 'yf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln170_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln170"   --->   Operation 55 'read' 'sext_ln170_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln170_cast = sext i16 %sext_ln170_read"   --->   Operation 56 'sext' 'sext_ln170_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 1, i2 %yf"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %membrane_leak_accumulator"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%beta_index = load i2 %yf" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 60 'load' 'beta_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.56ns)   --->   "%icmp_ln169 = icmp_eq  i2 %beta_index, i2 3" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 62 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc.i.split, void %_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 64 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i2 %beta_index" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 65 'zext' 'zext_ln119' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 66 [5/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 66 'mul' 'mul_y_ln' <Predicate = (!icmp_ln169)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln169 = add i2 %beta_index, i2 1" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 67 'add' 'add_ln169' <Predicate = (!icmp_ln169)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln169 = store i2 %add_ln169, i2 %yf" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 68 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 69 [4/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 69 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 70 [3/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 70 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 71 [2/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 71 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 72 [1/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 72 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mul_y_ln_s = partselect i35 @_ssdm_op_PartSelect.i35.i67.i32.i32, i67 %mul_y_ln, i32 32, i32 66" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:143->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 73 'partselect' 'mul_y_ln_s' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [24/24] (3.25ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 74 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 75 [23/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 75 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 76 [22/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 76 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.21>
ST_9 : Operation 77 [21/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 77 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.21>
ST_10 : Operation 78 [20/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 78 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 79 [19/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 79 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.21>
ST_12 : Operation 80 [18/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 80 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.21>
ST_13 : Operation 81 [17/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 81 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.21>
ST_14 : Operation 82 [16/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 82 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.21>
ST_15 : Operation 83 [15/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 83 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.21>
ST_16 : Operation 84 [14/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 84 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 85 [13/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 85 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.21>
ST_18 : Operation 86 [12/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 86 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.21>
ST_19 : Operation 87 [11/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 87 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.21>
ST_20 : Operation 88 [10/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 88 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.21>
ST_21 : Operation 89 [9/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 89 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.21>
ST_22 : Operation 90 [8/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 90 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.21>
ST_23 : Operation 91 [7/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 91 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.21>
ST_24 : Operation 92 [6/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 92 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.21>
ST_25 : Operation 93 [5/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 93 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.21>
ST_26 : Operation 94 [4/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 94 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.21>
ST_27 : Operation 95 [3/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 95 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.21>
ST_28 : Operation 96 [2/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 96 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.60>
ST_29 : Operation 97 [1/24] (2.29ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 97 'call' 'exp_r' <Predicate = (!icmp_ln169)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 98 [21/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 98 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 99 [20/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 99 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 100 [19/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 100 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 101 [18/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 101 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 102 [17/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 102 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 103 [16/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 103 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 104 [15/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 104 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 105 [14/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 105 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 106 [13/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 106 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 107 [12/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 107 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 108 [11/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 108 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.30>
ST_40 : Operation 109 [10/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 109 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.30>
ST_41 : Operation 110 [9/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 110 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.30>
ST_42 : Operation 111 [8/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 111 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.30>
ST_43 : Operation 112 [7/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 112 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.30>
ST_44 : Operation 113 [6/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 113 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.30>
ST_45 : Operation 114 [5/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 114 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.30>
ST_46 : Operation 115 [4/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 115 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.30>
ST_47 : Operation 116 [3/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 116 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.30>
ST_48 : Operation 117 [2/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 117 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.30>
ST_49 : Operation 118 [1/21] (4.30ns)   --->   "%sdiv_ln170 = sdiv i31 %sext_ln170_cast, i31 %exp_r" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 118 'sdiv' 'sdiv_ln170' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 125 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load_3 = load i16 %membrane_leak_accumulator"   --->   Operation 125 'load' 'membrane_leak_accumulator_load_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_49 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %membrane_leak_accumulator_out, i16 %membrane_leak_accumulator_load_3"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_49 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 3.66>
ST_50 : Operation 119 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load = load i16 %membrane_leak_accumulator" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 119 'load' 'membrane_leak_accumulator_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 120 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i16 %sdiv_ln170" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 121 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 122 [1/1] (2.07ns)   --->   "%membrane_leak_accumulator_3 = add i16 %trunc_ln170, i16 %membrane_leak_accumulator_load" [src/RNI.cpp:170->src/RNI.cpp:106]   --->   Operation 122 'add' 'membrane_leak_accumulator_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln169 = store i16 %membrane_leak_accumulator_3, i16 %membrane_leak_accumulator" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 123 'store' 'store_ln169' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i" [src/RNI.cpp:169->src/RNI.cpp:106]   --->   Operation 124 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln170]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ membrane_leak_accumulator_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_msb_4_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_5_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
membrane_leak_accumulator        (alloca           ) [ 011111111111111111111111111111111111111111111111111]
yf                               (alloca           ) [ 010000000000000000000000000000000000000000000000000]
sext_ln170_read                  (read             ) [ 000000000000000000000000000000000000000000000000000]
sext_ln170_cast                  (sext             ) [ 011111111111111111111111111111111111111111111111110]
store_ln0                        (store            ) [ 000000000000000000000000000000000000000000000000000]
store_ln0                        (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000000000]
beta_index                       (load             ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0                 (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln169                       (icmp             ) [ 011111111111111111111111111111111111111111111111110]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
br_ln169                         (br               ) [ 000000000000000000000000000000000000000000000000000]
zext_ln119                       (zext             ) [ 011111000000000000000000000000000000000000000000000]
add_ln169                        (add              ) [ 000000000000000000000000000000000000000000000000000]
store_ln169                      (store            ) [ 000000000000000000000000000000000000000000000000000]
mul_y_ln                         (mul              ) [ 000000000000000000000000000000000000000000000000000]
mul_y_ln_s                       (partselect       ) [ 010000100000000000000000000000000000000000000000000]
exp_r                            (call             ) [ 010000000000000000000000000000111111111111111111110]
sdiv_ln170                       (sdiv             ) [ 010000000000000000000000000000000000000000000000001]
membrane_leak_accumulator_load   (load             ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln169               (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln170                      (trunc            ) [ 000000000000000000000000000000000000000000000000000]
membrane_leak_accumulator_3      (add              ) [ 000000000000000000000000000000000000000000000000000]
store_ln169                      (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln169                         (br               ) [ 000000000000000000000000000000000000000000000000000]
membrane_leak_accumulator_load_3 (load             ) [ 000000000000000000000000000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000000000000000000000000000]
ret_ln0                          (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln170">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="membrane_leak_accumulator_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="membrane_leak_accumulator_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_4_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_5_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_5_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_3_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_x_msb_2_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_core<32, 32, 66>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="membrane_leak_accumulator_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="membrane_leak_accumulator/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="yf_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="yf/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln170_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln170_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/49 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_exp_core_32_32_66_s_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="31" slack="0"/>
<pin id="75" dir="0" index="1" bw="35" slack="1"/>
<pin id="76" dir="0" index="2" bw="32" slack="0"/>
<pin id="77" dir="0" index="3" bw="16" slack="0"/>
<pin id="78" dir="0" index="4" bw="51" slack="0"/>
<pin id="79" dir="0" index="5" bw="64" slack="0"/>
<pin id="80" dir="0" index="6" bw="68" slack="0"/>
<pin id="81" dir="1" index="7" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="exp_r/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln170_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="31" slack="28"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln170_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="2" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="beta_index_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="beta_index/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln169_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="2" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln119_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="2" slack="0"/>
<pin id="113" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="67" slack="0"/>
<pin id="118" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_y_ln/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln169_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln169_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mul_y_ln_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="35" slack="0"/>
<pin id="134" dir="0" index="1" bw="67" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="0"/>
<pin id="137" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul_y_ln_s/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="28"/>
<pin id="144" dir="0" index="1" bw="31" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln170/29 "/>
</bind>
</comp>

<comp id="147" class="1004" name="membrane_leak_accumulator_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="49"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="membrane_leak_accumulator_load/50 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln170_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/50 "/>
</bind>
</comp>

<comp id="153" class="1004" name="membrane_leak_accumulator_3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="membrane_leak_accumulator_3/50 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln169_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="49"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/50 "/>
</bind>
</comp>

<comp id="164" class="1004" name="membrane_leak_accumulator_load_3_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="48"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="membrane_leak_accumulator_load_3/49 "/>
</bind>
</comp>

<comp id="168" class="1005" name="membrane_leak_accumulator_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="membrane_leak_accumulator "/>
</bind>
</comp>

<comp id="176" class="1005" name="yf_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="yf "/>
</bind>
</comp>

<comp id="183" class="1005" name="sext_ln170_cast_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="31" slack="28"/>
<pin id="185" dir="1" index="1" bw="31" slack="28"/>
</pin_list>
<bind>
<opset="sext_ln170_cast "/>
</bind>
</comp>

<comp id="188" class="1005" name="icmp_ln169_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="5"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="192" class="1005" name="zext_ln119_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="67" slack="1"/>
<pin id="194" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="197" class="1005" name="mul_y_ln_s_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="35" slack="1"/>
<pin id="199" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="mul_y_ln_s "/>
</bind>
</comp>

<comp id="202" class="1005" name="exp_r_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="1"/>
<pin id="204" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="exp_r "/>
</bind>
</comp>

<comp id="207" class="1005" name="sdiv_ln170_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="73" pin=3"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="73" pin=4"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="73" pin=5"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="73" pin=6"/></net>

<net id="91"><net_src comp="60" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="102" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="115" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="146"><net_src comp="73" pin="7"/><net_sink comp="142" pin=1"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="147" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="171"><net_src comp="52" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="174"><net_src comp="168" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="56" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="186"><net_src comp="88" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="191"><net_src comp="105" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="111" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="200"><net_src comp="132" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="205"><net_src comp="73" pin="7"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="210"><net_src comp="142" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: membrane_leak_accumulator_out | {49 }
	Port: f_x_msb_4_table | {}
	Port: f_x_msb_5_table | {}
	Port: f_x_msb_3_table | {}
	Port: f_x_msb_2_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : sext_ln170 | {1 }
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : f_x_msb_4_table | {6 7 }
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : f_x_msb_5_table | {8 9 }
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : f_x_msb_3_table | {9 10 }
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : f_x_msb_2_table | {15 16 }
	Port: inner_layer_2_Pipeline_NEURON_LEAK_LOOP : exp_x_msb_1_table | {21 22 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		beta_index : 1
		icmp_ln169 : 2
		br_ln169 : 3
		zext_ln119 : 2
		mul_y_ln : 3
		add_ln169 : 2
		store_ln169 : 3
	State 2
	State 3
	State 4
	State 5
		mul_y_ln_s : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		sdiv_ln170 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
		write_ln0 : 1
	State 50
		membrane_leak_accumulator_3 : 1
		store_ln169 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|   call   |    grp_exp_core_32_32_66_s_fu_73   |    44   |  20.644 |   3000  |   1469  |
|----------|------------------------------------|---------|---------|---------|---------|
|   sdiv   |             grp_fu_142             |    0    |    0    |   2180  |   1659  |
|----------|------------------------------------|---------|---------|---------|---------|
|    mul   |             grp_fu_115             |    0    |    0    |   441   |   256   |
|----------|------------------------------------|---------|---------|---------|---------|
|    add   |          add_ln169_fu_121          |    0    |    0    |    0    |    10   |
|          | membrane_leak_accumulator_3_fu_153 |    0    |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|---------|
|   icmp   |          icmp_ln169_fu_105         |    0    |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|---------|
|   read   |     sext_ln170_read_read_fu_60     |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   write  |        write_ln0_write_fu_66       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln170_cast_fu_88       |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   zext   |          zext_ln119_fu_111         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|partselect|          mul_y_ln_s_fu_132         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln170_fu_150         |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    44   |  20.644 |   5621  |   3427  |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|          exp_r_reg_202          |   31   |
|        icmp_ln169_reg_188       |    1   |
|membrane_leak_accumulator_reg_168|   16   |
|        mul_y_ln_s_reg_197       |   35   |
|        sdiv_ln170_reg_207       |   16   |
|     sext_ln170_cast_reg_183     |   31   |
|            yf_reg_176           |    2   |
|        zext_ln119_reg_192       |   67   |
+---------------------------------+--------+
|              Total              |   199  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_115 |  p0  |   2  |   2  |    4   ||    9    |
| grp_fu_142 |  p1  |   2  |  31  |   62   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   66   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   44   |   20   |  5621  |  3427  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   199  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   44   |   23   |  5820  |  3445  |
+-----------+--------+--------+--------+--------+
