-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Upcast_Wordlength.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Upcast_Wordlength
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_separator/Real Divide HDL Optimized/ForEach - Real Divide/Upcast 
-- Wordlengt
-- Hierarchy Level: 5
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Upcast_Wordlength IS
  PORT( x                                 :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        y                                 :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix24
        u                                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En8
        v                                 :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25
        );
END full_rx_ip_src_Upcast_Wordlength;


ARCHITECTURE rtl OF full_rx_ip_src_Upcast_Wordlength IS

  -- Signals
  SIGNAL x_unsigned                       : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL y_unsigned                       : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL u_tmp                            : signed(24 DOWNTO 0);  -- sfix25_En8
  SIGNAL v_tmp                            : signed(24 DOWNTO 0);  -- sfix25

BEGIN
  x_unsigned <= unsigned(x);

  y_unsigned <= unsigned(y);

  -- Copyright 2019 The MathWorks, Inc.
  u_tmp <= signed(resize(x_unsigned & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0', 25));
  v_tmp <= signed(resize(y_unsigned, 25));

  u <= std_logic_vector(u_tmp);

  v <= std_logic_vector(v_tmp);

END rtl;

