# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:44:53 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:44:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:44:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 10:44:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:44:58 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 10:44:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:44:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 10:44:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:44:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 10:44:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:45:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 10:45:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:45:02 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 10:45:02 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:45:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 10:45:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:45:04 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(48): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(49): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(56): VHDL Compiler exiting
# End time: 10:45:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:45:04 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 10:45:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:46:22 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(48): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(49): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(56): VHDL Compiler exiting
# End time: 10:46:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:46:41 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 10:46:41 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:46:42 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(48): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(49): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(56): VHDL Compiler exiting
# End time: 10:46:42 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:46:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 10:46:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 10:47:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:04 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(48): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(49): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(56): VHDL Compiler exiting
# End time: 10:47:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:05 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 10:47:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:05 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 10:47:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:06 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 10:47:06 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:08 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 10:47:08 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:08 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# End time: 10:47:08 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:09 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 10:47:09 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:09 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 10:47:09 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:10 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(84): Cannot read output "output_Sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(95): VHDL Compiler exiting
# End time: 10:47:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:10 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 10:47:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:10 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 10:47:11 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:11 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 10:47:11 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:11 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 10:47:11 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:13 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 10:47:13 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:47:14 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(84): Cannot read output "output_Sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(95): VHDL Compiler exiting
# End time: 10:47:14 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:48:22 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 10:48:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:48:25 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(48): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(49): (vcom-1436) Actual expression (infix expression) of formal "i_B" is not globally static.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(56): VHDL Compiler exiting
# End time: 10:48:26 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:50:07 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 10:50:07 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:50:22 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 10:50:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:50:22 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 10:50:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:50:23 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 10:50:23 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:50:24 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(84): Cannot read output "output_Sum".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(95): VHDL Compiler exiting
# End time: 10:50:24 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:41 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 10:52:41 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:43 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 10:52:43 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:44 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 10:52:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:44 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 10:52:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:44 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 10:52:44 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:45 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 10:52:45 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:46 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 10:52:46 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:46 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 10:52:46 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:46 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RISCV_types
# -- Compiling package body RISCV_types
# -- Loading package RISCV_types
# End time: 10:52:47 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:47 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 10:52:47 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 10:52:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 10:52:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:52:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 10:52:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_aluunit -voptargs=+acc
# vsim work.tb_aluunit -voptargs="+acc" 
# Start time: 10:53:30 on Oct 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(0)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(31)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vopt-3473) Component instance "U_INV0 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vopt-3473) Component instance "U_INV1 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=35.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
# Break key hit
quit -sim
# End time: 10:57:29 on Oct 17,2025, Elapsed time: 0:03:59
# Errors: 0, Warnings: 105
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:57:34 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 10:57:34 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 10:57:35 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 10:57:35 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 10:57:50 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(0)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(31)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vopt-3473) Component instance "U_INV0 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vopt-3473) Component instance "U_INV1 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=35.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:09:03 on Oct 17,2025, Elapsed time: 0:11:13
# Errors: 0, Warnings: 105
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:09:58 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:09:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:10:15 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(0)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(31)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vopt-3473) Component instance "U_INV0 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vopt-3473) Component instance "U_INV1 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=35.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:17:25 on Oct 17,2025, Elapsed time: 0:07:10
# Errors: 0, Warnings: 105
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:17:35 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:17:35 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:17:42 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:17:42 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:17:45 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# End time: 11:17:45 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:17:46 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:17:46 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:17:55 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(0)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(31)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vopt-3473) Component instance "U_INV0 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vopt-3473) Component instance "U_INV1 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=35.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
add wave sim:/tb_aluunit/*
run 500
quit -sim
# End time: 11:18:14 on Oct 17,2025, Elapsed time: 0:00:19
# Errors: 0, Warnings: 105
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:18:22 on Oct 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:34:02 on Oct 17,2025, Elapsed time: 0:15:40
# Errors: 0, Warnings: 70
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:34:07 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:34:07 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:34:13 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd(133): (vcom-1624) Component instance ALUUnit(structural).addsub has a generic map clause and the component nBit_ALU has no generics.
# Generic map will be ignored.
# End time: 11:34:13 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:34:18 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:34:19 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:34:26 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(0)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(1)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(2)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(3)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(4)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(5)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(6)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(7)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(8)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(9)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(10)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(11)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(12)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(13)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(14)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(15)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(16)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(17)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(18)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(19)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(20)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(21)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(22)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(23)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(24)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(25)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(26)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(27)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(28)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(29)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(30)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(30): (vopt-3473) Component instance "U_INV : invg" is not bound.
#         Region: /tb_ALUUnit/uut/addsub/g_B_OnesComp/G1(31)
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(46): (vopt-3473) Component instance "U_INV0 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd(47): (vopt-3473) Component instance "U_INV1 : invg" is not bound.
#         Region: /tb_ALUUnit/uut/u_Flag_mux
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=35.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
quit -sim
# End time: 11:34:42 on Oct 17,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 102
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:14 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:35:14 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:35:25 on Oct 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
quit -sim
# End time: 11:35:45 on Oct 17,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 67
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:52 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:35:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:35:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:35:56 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:56 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:35:56 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:56 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:35:57 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:57 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:35:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:58 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd(133): (vcom-1624) Component instance ALUUnit(structural).addsub has a generic map clause and the component nBit_ALU has no generics.
# Generic map will be ignored.
# End time: 11:35:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:58 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:35:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 11:35:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:35:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:35:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:00 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:36:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:00 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 11:36:00 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:36:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:36:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 11:36:02 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:02 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:36:02 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RISCV_types
# -- Compiling package body RISCV_types
# -- Loading package RISCV_types
# End time: 11:36:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:36:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 11:36:04 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:04 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:36:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:36:05 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:36:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:36:11 on Oct 17,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(0) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(1) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(2) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(3) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(4) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(5) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(6) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(7) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(8) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(9) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(10) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(11) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(12) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(13) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(14) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(15) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(16) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(17) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(18) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(19) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(20) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(21) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(22) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(23) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(24) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(25) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(26) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(27) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(28) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(29) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(30) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# ** Warning: (vsim-3473) Component instance "U_INV : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /tb_aluunit/uut/addsub/g_B_OnesComp/G1(31) File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-3473) Component instance "U_INV0 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-3473) Component instance "U_INV1 : invg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/u_Flag_mux File: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(31), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(31).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(30), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(30).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(29), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(29).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(28), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(28).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(27), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(27).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(25), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(25).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(24), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(24).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(23), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(23).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(22), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(22).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(20), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(20).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(19), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(19).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(18), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(18).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(17), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(17).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(15), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(15).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(14).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(13), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(13).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(12), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(12).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(10), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(10).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(9), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(9).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(8), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(8).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(7), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(7).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(5), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(5).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(4), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(4).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(3), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(3).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(2), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(2).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(1).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_aluunit/uut/addsub/g_B_OnesComp/F(0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_aluunit/uut/addsub/s_B_OnesComp(0).
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:45 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:38:45 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:46 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:38:46 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:47 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd(133): (vcom-1624) Component instance ALUUnit(structural).addsub has a generic map clause and the component nBit_ALU has no generics.
# Generic map will be ignored.
# End time: 11:38:47 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:47 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:38:47 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:47 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:38:47 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:38:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:38:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:48 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:38:48 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:49 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:38:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:49 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:38:49 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:50 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 11:38:50 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:51 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:38:51 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:51 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:38:51 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:51 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 11:38:51 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:52 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:38:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:52 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:38:52 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:53 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 11:38:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:53 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:38:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:54 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:38:54 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:54 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:38:54 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:38:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:38:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RISCV_types
# -- Compiling package body RISCV_types
# -- Loading package RISCV_types
# End time: 11:38:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:56 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 11:38:56 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:56 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:38:56 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:38:57 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:38:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 11:39:10 on Oct 17,2025, Elapsed time: 0:02:59
# Errors: 0, Warnings: 67
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:39:22 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd(60): (vopt-1270) Bad default binding for component instance "g_B_OnesComp: ones_complementor".
#  (Component port "o_F" is not on the entity "work.ones_complementor".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 11:39:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:39:50 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(32): (vcom-1136) Unknown identifier "A".
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(33): (vcom-1136) Unknown identifier "F".
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(32): (vcom-1436) Actual expression (indexed name) of formal "i_A" is not globally static.
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(33): (vcom-1454) Formal "o_F" of mode OUT cannot be associated with an expression.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd(36): VHDL Compiler exiting
# End time: 11:39:50 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:08 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:40:08 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:14 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:40:14 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:40:16 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:40:16 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:40:22 on Oct 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:41:27 on Oct 17,2025, Elapsed time: 0:01:05
# Errors: 0, Warnings: 5
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:41:33 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# -- Loading entity ALUUnit
# End time: 11:41:33 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:41:42 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:49:30 on Oct 17,2025, Elapsed time: 0:07:48
# Errors: 0, Warnings: 5
vdel -all -lib work
vlib work
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:50 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:49:50 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:53 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 11:49:53 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:55 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 11:49:55 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:57 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 11:49:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:57 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 11:49:57 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:58 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:49:58 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:49:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:49:59 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:49:59 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:50:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:03 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/or_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit
# -- Compiling architecture structural of or_32bit
# End time: 11:50:03 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:04 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:50:04 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:05 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:50:05 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:06 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nor_32t1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32t1bit
# -- Compiling architecture behavioral of nor_32t1bit
# End time: 11:50:06 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:08 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:50:08 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:10 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:50:10 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:11 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/RISCV_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RISCV_types
# -- Compiling package body RISCV_types
# -- Loading package RISCV_types
# End time: 11:50:12 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:14 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:50:14 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:14 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:50:14 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:16 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:50:16 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:17 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/xor_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit
# -- Compiling architecture structural of xor_32bit
# End time: 11:50:17 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:18 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux32x4t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity mux4x32t1
# -- Compiling architecture dataflow of mux4x32t1
# End time: 11:50:18 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:19 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 11:50:19 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:20 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux2t1_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 11:50:20 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd}
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:20 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/mux4t1 .vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux4t1
# -- Compiling architecture structural of mux4t1
# End time: 11:50:20 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:21 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/and_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32bit
# -- Compiling architecture structural of and_32bit
# End time: 11:50:22 on Oct 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:22 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture Structural of adder
# End time: 11:50:22 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:24 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ones_complementor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 11:50:24 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:25 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/norg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity norg2
# -- Compiling architecture dataflow of norg2
# End time: 11:50:25 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:26 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 11:50:26 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:26 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/n-bit_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Nbit_adder
# -- Compiling architecture structural of Nbit_adder
# End time: 11:50:26 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:28 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# ** Error: (vcom-11) Could not find work.aluunit.
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(24): (vcom-1195) Cannot find expanded name "work.ALUUnit".
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(24): Unknown expanded name.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(79): VHDL Compiler exiting
# End time: 11:50:28 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:50:47 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(24): (vcom-1141) Identifier "ALUUnit" does not identify a component declaration.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(79): VHDL Compiler exiting
# End time: 11:50:47 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:51:01 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# ** Error: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd(104): (vcom-1389) OTHERS aggregate cannot be operand of operator with unconstrained array formal.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd(181): VHDL Compiler exiting
# End time: 11:51:01 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:51:18 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity ALUUnit
# -- Compiling architecture structural of ALUUnit
# End time: 11:51:18 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:51:20 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(24): (vcom-1141) Identifier "ALUUnit" does not identify a component declaration.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(79): VHDL Compiler exiting
# End time: 11:51:20 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:51:40 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# ** Error (suppressible): /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(24): (vcom-1141) Identifier "tb_ALUUnit" does not identify a component declaration.
# ** Note: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(79): VHDL Compiler exiting
# End time: 11:51:40 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 11:53:19 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package RISCV_types
# -- Compiling entity tb_ALUUnit
# -- Compiling architecture behavior of tb_ALUUnit
# ** Warning: /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/tb_ALUUnit.vhd(35): (vcom-1624) Component instance tb_ALUUnit(behavior).uut has a generic map clause and the component ALUUnit has no generics.
# Generic map will be ignored.
# End time: 11:53:19 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 11:53:33 on Oct 17,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_aluunit/uut/addsub/output_Sum(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
quit -sim
# End time: 11:59:55 on Oct 17,2025, Elapsed time: 0:06:22
# Errors: 0, Warnings: 5
vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd
# QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
# Start time: 12:00:02 on Oct 17,2025
# vcom -reportprogress 300 -work work /home/anthonw/Desktop/CPRE_3810_B3/ALUUnit/nBit_ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity nBit_ALU
# -- Compiling architecture structure of nBit_ALU
# End time: 12:00:02 on Oct 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_aluunit
# vsim -voptargs="+acc" work.tb_aluunit 
# Start time: 12:00:21 on Oct 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.riscv_types(body)
# Loading work.tb_aluunit(behavior)#1
# Loading work.aluunit(structural)#1
# Loading work.and_32bit(structural)#1
# Loading work.andg2(dataflow)#1
# Loading work.or_32bit(structural)#1
# Loading work.org2(dataflow)#1
# Loading work.xor_32bit(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.nbit_alu(structure)#1
# Loading work.ones_complementor(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_dataflow(dataflow)#1
# Loading work.nbit_adder(structural)#1
# Loading work.adder(structural)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.mux4x32t1(dataflow)#1
# Loading work.mux4t1(structural)#1
add wave sim:/tb_aluunit/*
run 500
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb_aluunit/uut/muxResult
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb_aluunit/uut/muxResult
# End time: 12:00:56 on Oct 17,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 4
