$date
	Mon Jul  7 21:56:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rom $end
$var wire 4 ! operand_tb [3:0] $end
$var wire 4 " opcode_tb [3:0] $end
$var reg 4 # addr_tb [3:0] $end
$scope module UUT $end
$var wire 4 $ rom_addr [3:0] $end
$var reg 4 % rom_opcode [3:0] $end
$var reg 4 & rom_operand [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5000
b10 !
b10 &
b1 "
b1 %
b0 #
b0 $
#15000
b101 !
b101 &
b10 "
b10 %
b1 #
b1 $
#25000
b1100 !
b1100 &
b1111 "
b1111 %
b10 #
b10 $
#35000
b1010 !
b1010 &
b11 "
b11 %
b11 #
b11 $
#45000
b1101 !
b1101 &
b1010 "
b1010 %
b111 #
b111 $
#55000
b0 !
b0 &
b0 "
b0 %
b1010 #
b1010 $
#65000
