# Sun Nov 24 22:26:23 2019


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03P-Beta2
Install: D:\astudy\FPGA_ziguang\PDS_2019.1-patch10\syn
OS: Windows 6.2

Hostname: LAPTOP-8L16VFIA

Implementation : synplify_impl
Synopsys Generic Technology Mapper, Version map2019q1p1, Build 1238R, Built Mar 15 2019 09:38:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 123MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 214MB peak: 214MB)

@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[6] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[7] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_top.v":87:0:87:5|Register bit state[14] (in view view:work.i2c_master_top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :|Tristate driver dqs_drift_l_t[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_l[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_l_t[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_l[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_h[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver dqs_drift_h_t[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) on net dqs_drift_h[1] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            sys_clk
            coms_pclk


Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 222MB peak: 222MB)

@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":170:2:170:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_w_len[7:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Found counter in view:work.top(verilog) instance u_aq_axi_master.reg_r_len[7:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":150:0:150:5|Found counter in view:work.top(verilog) instance u_aq_axi_master.rd_fifo_cnt[31:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Found counter in view:work.top(verilog) instance frame_read_write_m0.frame_fifo_write_m0.write_cnt[24:6] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_config.v":81:0:81:5|Found counter in view:work.top(verilog) instance i2c_config_m0.lut_index[9:0] 
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[24] is reduced to a combinational gate by constant propagation.
@N: MF179 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":166:24:166:59|Found 32 by 32 bit equality operator ('==') u_aq_axi_master.un1_rd_fifo_cnt_1 (in view: work.top(verilog))
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[4] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[3] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[2] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[1] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Register bit frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[0] (in view view:work.top(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing sequential instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[24] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.write_len_latch[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":151:2:151:7|Removing sequential instance dout[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[0] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing sequential instance q_m_reg[1] (in view: work.encode_0_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[4] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\serdes_4b_10to1.v":48:0:48:5|Removing instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[3] because it is equivalent to instance dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":254:4:254:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance filter_cnt[13:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\i2c_master\i2c_master_bit_ctrl.v":208:4:208:9|Found counter in view:work.i2c_master_bit_ctrl(verilog) instance cnt[15:0] 
@N: FX493 |Applying initial value "1" on instance c_state[0].
@N: FX493 |Applying initial value "0" on instance c_state[1].
@N: FX493 |Applying initial value "0" on instance c_state[2].
@N: FX493 |Applying initial value "0" on instance c_state[3].
@N: FX493 |Applying initial value "0" on instance c_state[4].
@N: FX493 |Applying initial value "0" on instance c_state[5].
@N: FX493 |Applying initial value "0" on instance c_state[6].
@N: FX493 |Applying initial value "0" on instance c_state[7].
@N: FX493 |Applying initial value "0" on instance c_state[8].
@N: FX493 |Applying initial value "0" on instance c_state[9].
@N: FX493 |Applying initial value "0" on instance c_state[10].
@N: FX493 |Applying initial value "0" on instance c_state[11].
@N: FX493 |Applying initial value "0" on instance c_state[12].
@N: FX493 |Applying initial value "0" on instance c_state[13].
@N: FX493 |Applying initial value "0" on instance c_state[14].
@N: FX493 |Applying initial value "0" on instance c_state[15].
@N: FX493 |Applying initial value "0" on instance c_state[16].
@N: FX493 |Applying initial value "0" on instance c_state[17].
@N: MF179 :|Found 9 by 9 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_2 (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MF179 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":207:32:207:90|Found 10 by 10 bit equality operator ('==') ASYN_CTRL\.un8_asyn_wfull (in view: work.ipml_fifo_ctrl_v1_3_10s_8s_ASYN_1020s_4s(verilog))
@N: MF179 :|Found 11 by 11 bit equality operator ('==') ASYN_CTRL\.asyn_rempty_5 (in view: work.ipml_fifo_ctrl_v1_3_8s_10s_ASYN_252s_4s(verilog))
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z6(verilog) instance wait_cnt[7:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Found counter in view:work.frame_fifo_read_Z6(verilog) instance read_cnt[24:6] 
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[19] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[20] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[21] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[23] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Sequential instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[24] is reduced to a combinational gate by constant propagation.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[5] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[4] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[3] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[2] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[1] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Register bit rd_burst_addr[0] (in view view:work.frame_fifo_read_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[0] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[1] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[2] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[3] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[4] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[5] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[6] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[7] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[8] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[9] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[10] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[11] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[12] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[13] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[14] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[15] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[18] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[19] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[20] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[21] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[22] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[23] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing sequential instance read_len_latch[24] (in view: work.frame_fifo_read_Z6(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":83:0:83:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_latch[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found counter in view:work.ipsl_ddrphy_reset_ctrl(verilog) instance cnt[7:0] 
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_l[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_h[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_h_cnt[7:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Found counter in view:work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog) instance dqs_drift_l_cnt[7:0] 
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing sequential instance ddrphy_update_comp_val_h[1] (in view: work.ipsl_ddrphy_update_ctrl_16BIT_2s_0s_1s_2s_3s_1(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z11(verilog) instance u_ipsl_ddrc_reset_ctrl.ddrc_rst_cnt[4:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Found counter in view:work.ipsl_hmemc_ddrc_top_Z11(verilog) instance u_ipsl_ddrc_reset_ctrl.rst_cnt[4:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":387:0:387:5|Found counter in view:work.ipsl_ddrc_apb_reset_Z9(verilog) instance cnt[6:0] 
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":219:0:219:5|Removing instance M1.x[12] because it is equivalent to instance M1.x[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":219:0:219:5|Removing instance M1.x[11] because it is equivalent to instance M1.x[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO230 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":593:0:593:5|Found up-down counter in view:work.Controller(verilog) instance ya[23:8]  
@N: MF179 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":274:0:274:5|Found 24 by 24 bit equality operator ('==') un1_xplace2 (in view: work.Controller(verilog))
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":195:0:195:5|Removing instance M1.xe1[11] because it is equivalent to instance M1.xe1[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\pulse.v":58:0:58:5|Found counter in view:work.Pulse_1(verilog) instance div_cnt[26:0] 
@N: MO231 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\pulse.v":58:0:58:5|Found counter in view:work.Pulse_0(verilog) instance div_cnt[26:0] 

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 229MB peak: 229MB)

@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_l because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_h. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing sequential instance u_ddrphy_update_ctrl.dqs_drift_h_d1[0] (in view: work.ipsl_hmemc_phy_top_Z8(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":195:0:195:5|Removing instance M1.xe1[16] because it is equivalent to instance M1.xe1[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":195:0:195:5|Removing instance M1.xe1[15] because it is equivalent to instance M1.xe1[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":195:0:195:5|Removing instance M1.xe1[14] because it is equivalent to instance M1.xe1[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":195:0:195:5|Removing instance M1.xe1[17] because it is equivalent to instance M1.xe1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encb.din_q[3] because it is equivalent to instance dvi_encoder_m0.encb.din_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encb.din_q[4] because it is equivalent to instance dvi_encoder_m0.encb.din_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encb.din_q[5] because it is equivalent to instance dvi_encoder_m0.encb.din_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encr.din_q[2] because it is equivalent to instance dvi_encoder_m0.encr.din_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encr.din_q[3] because it is equivalent to instance dvi_encoder_m0.encr.din_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encg.din_q[3] because it is equivalent to instance dvi_encoder_m0.encg.din_q[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encg.din_q[4] because it is equivalent to instance dvi_encoder_m0.encg.din_q[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encg.din_q[5] because it is equivalent to instance dvi_encoder_m0.encg.din_q[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_q because it is equivalent to instance dvi_encoder_m0.encg.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_q because it is equivalent to instance dvi_encoder_m0.encb.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d0[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d0[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":81:0:81:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.write_len_d1[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.read_len_d1[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encr.de_reg because it is equivalent to instance dvi_encoder_m0.encg.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":135:2:135:7|Removing instance dvi_encoder_m0.encg.de_reg because it is equivalent to instance dvi_encoder_m0.encb.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":370:0:370:5|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":349:0:349:5|Removing sequential instance frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.wr_water_level[0] (in view: work.top(verilog)) because it does not drive other instances.
Auto Dissolve of u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top (inst of view:work.ipsl_hmemc_phy_top_Z8(verilog))

Finished factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 240MB peak: 240MB)

@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing sequential instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin_0[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0_1[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\controller.v":314:0:314:5|Removing sequential instance M1.xplace1_0[6] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 381MB peak: 381MB)

@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encg.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encg.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encg.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encg.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encg.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\ipcore\afifo_16i_64o_512\rtl\ipml_fifo_ctrl_v1_3.v":106:8:106:13|Removing instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL.wbin_0[0] because it is equivalent to instance frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL.wbin[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[0] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[1] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[2] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[3] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[6] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[15] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[16] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[17] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[18] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encr.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encr.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encr.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encr.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encr.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_1_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_1[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_2[1] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_3[2] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[2] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_4[3] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m_0[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n1q_m_0[3] because it is equivalent to instance dvi_encoder_m0.encb.n1q_m[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":65:2:65:7|Removing instance dvi_encoder_m0.encb.n1d_0[2] because it is equivalent to instance dvi_encoder_m0.encb.n1d[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_0[0] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_3[0] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_1[1] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dvi_tx\encode.v":108:2:108:7|Removing instance dvi_encoder_m0.encb.n0q_m_0[1] because it is equivalent to instance dvi_encoder_m0.encb.n0q_m[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr_0[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr_0[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_write.v":106:0:106:5|Removing instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr_0[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_write_m0.wr_burst_addr[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[10] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[5] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\frame_fifo_read.v":108:0:108:5|Removing instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr_0[8] because it is equivalent to instance frame_read_write_m0.frame_fifo_read_m0.rd_burst_addr[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[0] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[1] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[2] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\aq_axi_master.v":342:2:342:7|Removing instance u_aq_axi_master.reg_rd_adrs_0[3] because it is equivalent to instance u_aq_axi_master.reg_rd_adrs[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synlog\synplify_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 381MB peak: 381MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 381MB peak: 382MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:24s; Memory used current: 381MB peak: 382MB)

@A: BN291 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":33:4:33:9|Boundary register M4.u_keyboard_encoder_0.row_reg[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":33:4:33:9|Boundary register M4.u_keyboard_encoder_0.row_reg[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":33:4:33:9|Boundary register M4.u_keyboard_encoder_0.row_reg[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":33:4:33:9|Boundary register M4.u_keyboard_encoder_0.row_reg[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: FX553 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Could not implement Block ROM for lut_ov5640_rgb565_1024_768_m0.lut_data_1[31:4].
@N: FX214 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\sources_1\lut_ov5640_rgb565_1024_768.v":42:1:42:4|Generating ROM lut_ov5640_rgb565_1024_768_m0.lut_data_1[31:4] (in view: work.top(verilog)).
@W: FX553 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
@N: FX214 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Generating ROM u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3] (in view: work.ipsl_hmemc_ddrc_top_Z11(verilog)).
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_000 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_001 = 0000000010000000200000000000000030000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_002 = 0480C00000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_003 = 000000000590D00006A0E0000000000007B0F000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_004 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_005 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_006 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_007 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_008 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_009 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_00F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_010 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_011 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_012 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_013 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_014 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_015 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_016 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_017 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_018 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_019 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_01F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_020 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_021 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_022 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_023 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_024 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_025 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_026 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_027 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_028 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_029 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_02F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_030 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_031 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_032 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_033 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_034 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_035 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_036 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_037 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_038 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_039 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\keyboard_encoder.v":109:24:109:27|Initial value M4.u_keyboard_encoder_0.key_value_2_0_0.INIT_03F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX211 |Packed ROM M4.u_keyboard_encoder_0.key_value_2_0[3:0] (8 input, 4 output) to Block SelectRAM 
@N: FX214 :"c:\users\dande\desktop\13_ddr3_ov5640_hdmi\source\dynamo\nixie_light_display.v":6:4:6:7|Generating ROM M5.U3.q_out_1_0[6:0] (in view: work.top(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 383MB peak: 383MB)


Finished technology mapping (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:28s; Memory used current: 399MB peak: 399MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:29s		     2.74ns		2645 /      1412

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 399MB peak: 400MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000010000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000100010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000101010010000011010000000000000000000110010100000011100000000000000000000000000000000000000000000000000000000111010110000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
Bin str = 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 

Finished restoring hierarchy (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:48s; Memory used current: 402MB peak: 402MB)


Start Writing Netlists (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:48s; Memory used current: 320MB peak: 403MB)

Writing Analyst data base C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\synthesize\synplify_impl\synwork\synplify_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:11s; CPU Time elapsed 0h:01m:07s; Memory used current: 420MB peak: 420MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:10s; Memory used current: 439MB peak: 439MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Clock Frequency_divider_dynamic_scanning|clk_d_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock keyboard_encoder|clk_50hz_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock keyboard_encoder|key_flag_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock clk_10hz_1|clk_10hz_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :|Clock clk_10hz_0|clk_10hz_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:10s; Memory used current: 439MB peak: 440MB)


Start final timing analysis (Real Time elapsed 0h:01m:15s; CPU Time elapsed 0h:01m:11s; Memory used current: 392MB peak: 440MB)

@N: MT615 |Found clock sys_clk with period 20.00ns 
@N: MT615 |Found clock coms_pclk with period 10.00ns 
@W: MT420 |Found inferred clock pll_50_400|clkout3_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.ui_clk[0].
@W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|ioclk_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|ioclk_02_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclk_02.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
@W: MT420 |Found inferred clock ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
@W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
@W: MT420 |Found inferred clock video_pll|clkout0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk[0].
@W: MT420 |Found inferred clock video_pll|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net video_pll_m0.video_clk5x.
@W: MT420 |Found inferred clock pulse_zhuanghuan_1|pulse_zh_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net Z1.x_pulse_in[0].
@W: MT420 |Found inferred clock pulse_zhuanghuan_0|pulse_zh_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net Z2.y_pulse_in[0].
@W: MT420 |Found inferred clock Frequency_divider_dynamic_scanning|clk_d_i_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net M5.U1.clk_d_0.
@W: MT420 |Found inferred clock keyboard_encoder|clk_50hz_i_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net M4.u_keyboard_encoder_0.clk_50hz_i[0].


##### START OF TIMING REPORT #####[
# Timing report written on Sun Nov 24 22:27:39 2019
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    C:\Users\Dande\Desktop\13_ddr3_ov5640_hdmi\ddr3_ov5640_hdmi.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.760

                                                              Requested     Estimated     Requested     Estimated                 Clock        Clock               
Starting Clock                                                Frequency     Frequency     Period        Period        Slack       Type         Group               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Frequency_divider_dynamic_scanning|clk_d_i_inferred_clock     1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_80
coms_pclk                                                     100.0 MHz     190.8 MHz     10.000        5.240         4.760       declared     default_clkgroup    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock       1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_75
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                       1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_7 
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[2]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_16
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[3]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_18
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[4]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_20
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[5]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_21
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[6]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_22
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[7]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_23
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[9]               1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_24
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[10]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_26
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[11]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_27
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[12]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_28
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[17]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_30
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[18]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_32
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[19]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_33
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[20]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_34
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[21]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_35
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[22]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_36
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[23]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_37
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[24]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_38
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[25]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_39
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[27]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_40
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[28]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_44
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[29]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_45
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[31]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_46
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[32]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_48
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[33]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_49
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[34]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_50
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[35]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_51
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[36]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_52
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[37]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_53
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[40]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_55
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[41]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_57
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[42]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_58
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[43]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_59
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[44]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_60
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[45]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_61
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[46]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_62
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[47]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_63
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[48]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_64
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[49]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_65
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[51]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_66
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[52]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_67
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[55]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_69
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[56]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_71
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[57]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_72
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[58]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_73
ipsl_phy_io_Z7|buffer_clk_sys_inferred_clock[59]              1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_74
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[0]      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_8 
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[1]      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_10
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[2]      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_11
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[3]      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_12
ipsl_phy_io_Z7|buffer_dqs_clk_regional_inferred_clock[4]      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_14
ipsl_phy_io_Z7|dqs0_clk_r_inferred_clock                      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_15
ipsl_phy_io_Z7|dqs1_clk_r_inferred_clock                      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_42
ipsl_phy_io_Z7|dqs_90_0_inferred_clock                        1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_19
ipsl_phy_io_Z7|dqs_90_1_inferred_clock                        1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_41
ipsl_phy_io_Z7|dqs_ca_clk_r_01_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_29
ipsl_phy_io_Z7|dqs_ca_clk_r_03_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_54
ipsl_phy_io_Z7|dqs_ca_clk_r_04_inferred_clock                 1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_68
ipsl_phy_io_Z7|dqs_clkw290_0_inferred_clock                   1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_17
ipsl_phy_io_Z7|dqs_clkw290_1_inferred_clock                   1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_43
ipsl_phy_io_Z7|dqs_clkw_0_inferred_clock                      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_25
ipsl_phy_io_Z7|dqs_clkw_1_inferred_clock                      1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_47
ipsl_phy_io_Z7|dqs_clkw_ca_01_inferred_clock                  1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_31
ipsl_phy_io_Z7|dqs_clkw_ca_03_inferred_clock                  1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_56
ipsl_phy_io_Z7|dqs_clkw_ca_04_inferred_clock                  1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_70
ipsl_phy_io_Z7|ioclk_01_inferred_clock                        1.0 MHz       949.5 MHz     1000.000      1.053         998.947     inferred     Inferred_clkgroup_9 
ipsl_phy_io_Z7|ioclk_02_inferred_clock                        1.0 MHz       NA            1000.000      NA            NA          inferred     Inferred_clkgroup_13
keyboard_encoder|clk_50hz_i_inferred_clock                    1.0 MHz       244.9 MHz     1000.000      4.083         995.917     inferred     Inferred_clkgroup_81
pll_50_400|clkout1_inferred_clock                             1.0 MHz       115.6 MHz     1000.000      8.651         991.349     inferred     Inferred_clkgroup_6 
pll_50_400|clkout3_inferred_clock                             1.0 MHz       144.4 MHz     1000.000      6.926         993.074     inferred     Inferred_clkgroup_5 
pulse_zhuanghuan_0|pulse_zh_inferred_clock                    1.0 MHz       469.8 MHz     1000.000      2.129         997.871     inferred     Inferred_clkgroup_79
pulse_zhuanghuan_1|pulse_zh_inferred_clock                    1.0 MHz       469.8 MHz     1000.000      2.129         997.871     inferred     Inferred_clkgroup_78
sys_clk                                                       50.0 MHz      145.0 MHz     20.000        6.897         13.103      declared     default_clkgroup    
video_pll|clkout0_inferred_clock                              1.0 MHz       167.9 MHz     1000.000      5.956         994.044     inferred     Inferred_clkgroup_76
video_pll|clkout1_inferred_clock                              1.0 MHz       677.3 MHz     1000.000      1.476         998.524     inferred     Inferred_clkgroup_77
System                                                        1.0 MHz       700.6 MHz     1000.000      1.427         998.573     system       system_clkgroup     
===================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                     |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                     |  1000.000    998.573  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   pll_50_400|clkout1_inferred_clock                          |  1000.000    999.688  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock    |  1000.000    999.688  |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  sys_clk                                                    |  20.000      13.103   |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  pulse_zhuanghuan_1|pulse_zh_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  pulse_zhuanghuan_0|pulse_zh_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  Frequency_divider_dynamic_scanning|clk_d_i_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
sys_clk                                                  keyboard_encoder|clk_50hz_i_inferred_clock                 |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
coms_pclk                                                coms_pclk                                                  |  10.000      4.760    |  No paths    -      |  No paths    -      |  No paths    -    
coms_pclk                                                pll_50_400|clkout3_inferred_clock                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        coms_pclk                                                  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        pll_50_400|clkout3_inferred_clock                          |  1000.000    993.074  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout3_inferred_clock                        video_pll|clkout0_inferred_clock                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        System                                                     |  1000.000    999.046  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        pll_50_400|clkout1_inferred_clock                          |  1000.000    991.349  |  No paths    -      |  No paths    -      |  No paths    -    
pll_50_400|clkout1_inferred_clock                        ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_phy_io_Z7|IOCLK_DIV_inferred_clock                  pll_50_400|clkout1_inferred_clock                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_phy_io_Z7|ioclk_01_inferred_clock                   ipsl_phy_io_Z7|ioclk_01_inferred_clock                     |  1000.000    998.947  |  No paths    -      |  No paths    -      |  No paths    -    
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock  pll_50_400|clkout1_inferred_clock                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         pll_50_400|clkout3_inferred_clock                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         video_pll|clkout0_inferred_clock                           |  1000.000    994.044  |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout0_inferred_clock                         video_pll|clkout1_inferred_clock                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
video_pll|clkout1_inferred_clock                         video_pll|clkout1_inferred_clock                           |  1000.000    998.524  |  No paths    -      |  No paths    -      |  No paths    -    
pulse_zhuanghuan_1|pulse_zh_inferred_clock               sys_clk                                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pulse_zhuanghuan_1|pulse_zh_inferred_clock               pulse_zhuanghuan_1|pulse_zh_inferred_clock                 |  1000.000    997.871  |  No paths    -      |  No paths    -      |  No paths    -    
pulse_zhuanghuan_0|pulse_zh_inferred_clock               sys_clk                                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pulse_zhuanghuan_0|pulse_zh_inferred_clock               pulse_zhuanghuan_0|pulse_zh_inferred_clock                 |  1000.000    997.871  |  No paths    -      |  No paths    -      |  No paths    -    
keyboard_encoder|clk_50hz_i_inferred_clock               sys_clk                                                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
keyboard_encoder|clk_50hz_i_inferred_clock               keyboard_encoder|clk_50hz_i_inferred_clock                 |  1000.000    995.917  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: coms_pclk
====================================



Starting Points with Worst Slack
********************************

                                                                                                    Starting                                                  Arrival          
Instance                                                                                            Reference     Type          Pin     Net                   Time        Slack
                                                                                                    Clock                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[0]     0.290       4.760
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[1]     0.290       4.817
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[2]     0.290       4.851
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[3]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[3]     0.290       4.885
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[4]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[4]     0.290       5.049
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[5]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[5]     0.290       5.152
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[6]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[6]     0.290       5.316
cmos_8_16bit_m0.de_o                                                                                coms_pclk     GTP_DFF_C     Q       cmos_16bit_wr         0.290       5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[7]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[7]     0.290       5.519
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[8]     coms_pclk     GTP_DFF_C     Q       dsp_join_kb_50[8]     0.290       5.683
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                           Starting                                                      Required          
Instance                                                                                                                   Reference     Type           Pin        Net                   Time         Slack
                                                                                                                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull                         coms_pclk     GTP_DFF_C      D          asyn_wfull_2          10.020       4.760
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[0\]\.U_GTP_DRM18K     coms_pclk     GTP_DRM18K     CSA[2]     cmos_16bit_wr_i_0     9.903        5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_sdpram.ADDR_LOOP\[0\]\.DATA_LOOP\[1\]\.U_GTP_DRM18K     coms_pclk     GTP_DRM18K     CSA[2]     cmos_16bit_wr_i_0     9.903        5.358
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[9]                            coms_pclk     GTP_DFF_C      D          wgnext[9]             10.023       6.125
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[8]                            coms_pclk     GTP_DFF_C      D          wgnext[8]             10.023       6.159
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[7]                            coms_pclk     GTP_DFF_C      D          wgnext[7]             10.023       6.193
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[6]                            coms_pclk     GTP_DFF_C      D          wgnext[6]             10.023       6.227
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[5]                            coms_pclk     GTP_DFF_C      D          wgnext[5]             10.023       6.261
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wptr[4]                            coms_pclk     GTP_DFF_C      D          wgnext[4]             10.023       6.272
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]                            coms_pclk     GTP_DFF_C      D          wbnext_1[0]           10.023       6.298
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.260
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.760

    Number of logic level(s):                8
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_50[0]                                                                                            Net               -        -       2.128     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                    GTP_LUT5CARRY     I2       In      -         2.418       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_0                    GTP_LUT5CARRY     COUT     Out     0.348     2.766       -         
wbnext_cry_0                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     CIN      In      -         2.766       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     COUT     Out     0.034     2.800       -         
wbnext_cry_1                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     CIN      In      -         2.800       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.034     2.834       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.834       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.868       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.868       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.100       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.500       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.920       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.229       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.535       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.844       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.260       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.260       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.240 is 2.094(40.0%) logic and 3.146(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.203
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.817

    Number of logic level(s):                7
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_50[1]                                                                                            Net               -        -       2.105     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     I2       In      -         2.395       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_1                    GTP_LUT5CARRY     COUT     Out     0.348     2.743       -         
wbnext_cry_1                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     CIN      In      -         2.743       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.034     2.777       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.777       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.811       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.811       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.043       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.443       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.863       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.172       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.478       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.787       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.203       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.203       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.183 is 2.060(39.7%) logic and 3.123(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.020

    - Propagation time:                      5.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.851

    Number of logic level(s):                6
    Starting point:                          frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2] / Q
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull / D
    The start point is clocked by            coms_pclk [rising] on pin CLK
    The end   point is clocked by            coms_pclk [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                         Type              Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]              GTP_DFF_C         Q        Out     0.290     0.290       -         
dsp_join_kb_50[2]                                                                                            Net               -        -       2.105     -           3         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     I2       In      -         2.395       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_2                    GTP_LUT5CARRY     COUT     Out     0.348     2.743       -         
wbnext_cry_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     CIN      In      -         2.743       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_3                    GTP_LUT5CARRY     COUT     Out     0.034     2.777       -         
wbnext_cry_3                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     CIN      In      -         2.777       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.wbnext_cry_4                    GTP_LUT5CARRY     Z        Out     0.232     3.009       -         
wbnext[4]                                                                                                    Net               -        -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          I3       In      -         3.409       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1_0     GTP_LUT5          Z        Out     0.420     3.829       -         
asyn_wfull_2_1_0                                                                                             Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          I1       In      -         4.138       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2_1       GTP_LUT5          Z        Out     0.306     4.444       -         
asyn_wfull_2_1                                                                                               Net               -        -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          I2       In      -         4.753       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull_2         GTP_LUT5          Z        Out     0.416     5.169       -         
asyn_wfull_2                                                                                                 Net               -        -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull           GTP_DFF_C         D        In      -         5.169       -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.149 is 2.026(39.3%) logic and 3.123(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ipsl_phy_io_Z7|ioclk_01_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                               Arrival            
Instance                                                         Reference                                  Type           Pin                Net                       Time        Slack  
                                                                 Clock                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_0[0]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[1]     dqs_ififo_rpoint_0[1]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[2]     dqs_ififo_rpoint_0[2]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[0]     dqs_ififo_rpoint_1[0]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[1]     dqs_ififo_rpoint_1[1]     0.464       998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_DDC_E1     IFIFO_RADDR[2]     dqs_ififo_rpoint_1[2]     0.464       998.947
===========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                                                                          Required            
Instance                                                              Reference                                  Type            Pin          Net                       Time         Slack  
                                                                      Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr4_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[1]     dqs_ififo_rpoint_0[1]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr5_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[2]     dqs_ififo_rpoint_0[2]     999.880      998.947
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr6_dut     ipsl_phy_io_Z7|ioclk_01_inferred_clock     GTP_ISERDES     RADDR[0]     dqs_ififo_rpoint_0[0]     999.880      998.947
============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[0]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[0]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[0]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[0]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[1]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[1]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[1]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[1]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[1]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.120
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.880

    - Propagation time:                      0.933
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.947

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut / IFIFO_RADDR[2]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut / RADDR[2]
    The start point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin CLKA
    The end   point is clocked by            ipsl_phy_io_Z7|ioclk_01_inferred_clock [rising] on pin DESCLK

Instance / Net                                                                        Pin                Pin               Arrival     No. of    
Name                                                                  Type            Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut          GTP_DDC_E1      IFIFO_RADDR[2]     Out     0.464     0.464       -         
dqs_ififo_rpoint_0[2]                                                 Net             -                  -       0.469     -           8         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr3_dut     GTP_ISERDES     RADDR[2]           In      -         0.933       -         
=================================================================================================================================================
Total path delay (propagation time + setup) of 1.053 is 0.584(55.5%) logic and 0.469(44.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: keyboard_encoder|clk_50hz_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                    Arrival            
Instance                                    Reference                                      Type           Pin        Net                Time        Slack  
                                            Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
M4.u_keyboard_encoder_0.key_value_2_0_0     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DRM9K      DOB[0]     key_value_2[0]     2.024       995.917
M4.u_keyboard_encoder_0.key_value_2_0_0     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DRM9K      DOB[1]     key_value_2[1]     2.024       995.917
M4.u_keyboard_encoder_0.key_value_2_0_0     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DRM9K      DOB[2]     key_value_2[2]     2.024       995.917
M4.u_keyboard_encoder_0.key_value_2_0_0     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DRM9K      DOB[3]     key_value_2[3]     2.024       995.917
M4.u_keyboard_encoder_0.key_flag            keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF        Q          key_flag_i         0.290       997.583
M4.u_keyboard_encoder_0.keystrokes[1]       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     Q          keystrokes[1]      0.290       998.628
M4.u_keyboard_encoder_0.keystrokes[2]       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     Q          keystrokes[2]      0.290       998.662
M4.u_keyboard_encoder_0.keystrokes[0]       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     Q          keystrokes[0]      0.290       998.689
M4.u_keyboard_encoder_0.keystrokes[3]       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     Q          keystrokes[3]      0.290       998.696
M4.u_keyboard_encoder_0.keystrokes[4]       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     Q          keystrokes[4]      0.290       998.730
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                                 Required            
Instance                                   Reference                                      Type           Pin     Net                Time         Slack  
                                           Clock                                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------
M4.u_keyboard_encoder_0.key_value_ff       keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_E      D       key_value_2[3]     1000.023     995.917
M4.u_keyboard_encoder_0.key_value_ff_0     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_E      D       key_value_2[2]     1000.023     995.917
M4.u_keyboard_encoder_0.key_value_ff_1     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_E      D       key_value_2[1]     1000.023     995.917
M4.u_keyboard_encoder_0.key_value_ff_2     keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_E      D       key_value_2[0]     1000.023     995.917
M4.u_keyboard_encoder_0.keystrokes[0]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
M4.u_keyboard_encoder_0.keystrokes[1]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
M4.u_keyboard_encoder_0.keystrokes[2]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
M4.u_keyboard_encoder_0.keystrokes[3]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
M4.u_keyboard_encoder_0.keystrokes[4]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
M4.u_keyboard_encoder_0.keystrokes[5]      keyboard_encoder|clk_50hz_i_inferred_clock     GTP_DFF_CE     CE      key_flag_i_0_0     999.645      997.583
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      4.106
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.917

    Number of logic level(s):                0
    Starting point:                          M4.u_keyboard_encoder_0.key_value_2_0_0 / DOB[0]
    Ending point:                            M4.u_keyboard_encoder_0.key_value_ff_2 / D
    The start point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin        Pin               Arrival     No. of    
Name                                        Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
M4.u_keyboard_encoder_0.key_value_2_0_0     GTP_DRM9K     DOB[0]     Out     2.024     2.024       -         
key_value_2[0]                              Net           -          -       2.082     -           2         
M4.u_keyboard_encoder_0.key_value_ff_2      GTP_DFF_E     D          In      -         4.106       -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.083 is 2.001(49.0%) logic and 2.082(51.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      4.106
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.917

    Number of logic level(s):                0
    Starting point:                          M4.u_keyboard_encoder_0.key_value_2_0_0 / DOB[1]
    Ending point:                            M4.u_keyboard_encoder_0.key_value_ff_1 / D
    The start point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin        Pin               Arrival     No. of    
Name                                        Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
M4.u_keyboard_encoder_0.key_value_2_0_0     GTP_DRM9K     DOB[1]     Out     2.024     2.024       -         
key_value_2[1]                              Net           -          -       2.082     -           2         
M4.u_keyboard_encoder_0.key_value_ff_1      GTP_DFF_E     D          In      -         4.106       -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.083 is 2.001(49.0%) logic and 2.082(51.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      4.106
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 995.917

    Number of logic level(s):                0
    Starting point:                          M4.u_keyboard_encoder_0.key_value_2_0_0 / DOB[2]
    Ending point:                            M4.u_keyboard_encoder_0.key_value_ff_0 / D
    The start point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLKB
    The end   point is clocked by            keyboard_encoder|clk_50hz_i_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin        Pin               Arrival     No. of    
Name                                        Type          Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
M4.u_keyboard_encoder_0.key_value_2_0_0     GTP_DRM9K     DOB[2]     Out     2.024     2.024       -         
key_value_2[2]                              Net           -          -       2.082     -           2         
M4.u_keyboard_encoder_0.key_value_ff_0      GTP_DFF_E     D          In      -         4.106       -         
=============================================================================================================
Total path delay (propagation time + setup) of 4.083 is 2.001(49.0%) logic and 2.082(51.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                Starting                                                                         Arrival            
Instance                                                                                        Reference                             Type           Pin     Net                 Time        Slack  
                                                                                                Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[1]              0.290       991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[0]              0.290       991.396
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[4]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[4]              0.290       991.747
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[5]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[5]              0.290       991.775
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[3]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[3]              0.290       991.881
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[2]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[2]              0.290       991.928
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[6]      pll_50_400|clkout1_inferred_clock     GTP_DFF_CE     Q       cnt[6]              0.290       993.521
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_init_start                   pll_50_400|clkout1_inferred_clock     GTP_DFF_PE     Q       ddrc_init_start     0.290       994.899
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.psel        pll_50_400|clkout1_inferred_clock     GTP_DFF_C      Q       init_psel           0.290       995.121
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.penable     pll_50_400|clkout1_inferred_clock     GTP_DFF_C      Q       init_penable        0.290       995.622
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                   Starting                                                                              Required            
Instance                                                           Reference                             Type           Pin           Net                Time         Slack  
                                                                   Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PWRITE        ddrc_pwrite        996.782      991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PWRITE        ddrc_pwrite        996.782      991.349
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[2]      ddrc_paddr[2]      998.089      992.473
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[2]      ddrc_paddr[2]      998.089      992.473
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[7]      ddrc_paddr[7]      997.967      992.534
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[7]      ddrc_paddr[7]      997.967      992.534
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[10]     ddrc_paddr[10]     997.996      992.563
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[10]     ddrc_paddr[10]     997.996      992.563
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut     pll_50_400|clkout1_inferred_clock     GTP_DDRPHY     PADDR[9]      ddrc_paddr[9]      998.195      992.571
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                      pll_50_400|clkout1_inferred_clock     GTP_DDRC       PADDR[9]      ddrc_paddr[9]      998.195      992.571
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.349

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.926     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.216       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.522       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.831       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     4.007       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.925       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.101       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.433       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.651 is 4.166(48.2%) logic and 4.485(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.433
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.349

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[1]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[1]                                                                                                 Net            -          -       2.926     -           81        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I1         In      -         3.216       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.306     3.522       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.831       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     4.007       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.925       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.101       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                          GTP_DDRC       PWRITE     In      -         5.433       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.651 is 4.166(48.2%) logic and 4.485(51.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            3.218
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         996.782

    - Propagation time:                      5.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.396

    Number of logic level(s):                3
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0] / Q
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut / PWRITE
    The start point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin PCLK

Instance / Net                                                                                                        Pin        Pin               Arrival     No. of    
Name                                                                                                   Type           Name       Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.cnt[0]             GTP_DFF_CE     Q          Out     0.290     0.290       -         
cnt[0]                                                                                                 Net            -          -       2.934     -           82        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       I0         In      -         3.224       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite_0_0     GTP_LUT3       Z          Out     0.251     3.475       -         
un2_pwrite_0_0                                                                                         Net            -          -       0.309     -           1         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       I4         In      -         3.784       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.un2_pwrite         GTP_LUT5       Z          Out     0.176     3.960       -         
un2_pwrite                                                                                             Net            -          -       0.918     -           48        
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       I1         In      -         4.878       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.ddrc_pwrite                              GTP_LUT2       Z          Out     0.176     5.054       -         
ddrc_pwrite                                                                                            Net            -          -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut                                         GTP_DDRPHY     PWRITE     In      -         5.386       -         
=========================================================================================================================================================================
Total path delay (propagation time + setup) of 8.604 is 4.111(47.8%) logic and 4.493(52.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll_50_400|clkout3_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                             Arrival            
Instance                                                                                           Reference                             Type          Pin          Net                 Time        Slack  
                                                                                                   Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      pll_50_400|clkout3_inferred_clock     GTP_DDRC      WREADY_1     wready_1            0.968       993.074
u_aq_axi_master.reg_wvalid                                                                         pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_wvalid      0.290       993.514
u_aq_axi_master.rd_fifo_enable                                                                     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            rd_fifo_enable      0.290       993.610
u_aq_axi_master.rd_first_data                                                                      pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            rd_first_data       0.290       993.850
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                      pll_50_400|clkout3_inferred_clock     GTP_DDRC      RVALID_1     rvalid_1            0.784       994.141
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[0]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[0]          0.290       994.781
u_aq_axi_master.reg_arvalid                                                                        pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_arvalid     0.290       994.810
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[1]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[1]          0.290       994.815
u_aq_axi_master.reg_awvalid                                                                        pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            s00_axi_awvalid     0.290       994.821
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.wbin[2]     pll_50_400|clkout3_inferred_clock     GTP_DFF_C     Q            wr_addr[2]          0.290       994.849
===========================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                        Starting                                                                                      Required            
Instance                                                                                                Reference                             Type           Pin     Net                              Time         Slack  
                                                                                                        Clock                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty     pll_50_400|clkout3_inferred_clock     GTP_DFF_P      D       asyn_rempty_2_NE_i_0             1000.020     993.074
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[8]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_s_8_Z       1000.023     994.028
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[7]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_cry_7_Z     1000.023     994.062
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rd_water_level[6]          pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       un1_rd_water_level_2_cry_6_Z     1000.023     994.096
frame_read_write_m0.read_buf.U_ipml_fifo_afifo_64i_16o_128.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_wfull       pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       asyn_wfull_5                     1000.020     994.141
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.rptr[7]         pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       N_47_i                           1000.023     994.357
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.rptr[6]         pll_50_400|clkout3_inferred_clock     GTP_DFF_C      D       N_48_i                           1000.023     994.391
u_aq_axi_master.rd_fifo_cnt[0]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
u_aq_axi_master.rd_fifo_cnt[1]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
u_aq_axi_master.rd_fifo_cnt[2]                                                                          pll_50_400|clkout3_inferred_clock     GTP_DFF_CE     CE      rd_fifo_cnte                     999.645      994.402
==========================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.946
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.074

    Number of logic level(s):                14
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                       Pin          Pin               Arrival     No. of    
Name                                                                                                               Type              Name         Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                      GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                           Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                  Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                       GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                    Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                          GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                          GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                          GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                          GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                          GTP_LUT5CARRY     COUT         Out     0.034     4.714       -         
rbnext_cry_4                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     CIN          In      -         4.714       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                          GTP_LUT5CARRY     COUT         Out     0.034     4.748       -         
rbnext_cry_5                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     CIN          In      -         4.748       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                          GTP_LUT5CARRY     COUT         Out     0.034     4.782       -         
rbnext_cry_6                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     CIN          In      -         4.782       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_7                          GTP_LUT5CARRY     COUT         Out     0.034     4.816       -         
rbnext_cry_7                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     CIN          In      -         4.816       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_s_8                            GTP_LUT5CARRY     Z            Out     0.232     5.048       -         
rbnext[8]                                                                                                          Net               -            -       0.378     -           4         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_8_i_1_x2     GTP_LUT2          I1           In      -         5.426       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_8_i_1_x2     GTP_LUT2          Z            Out     0.176     5.602       -         
dsp_join_kb_52[8]                                                                                                  Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1       GTP_LUT5          I1           In      -         5.911       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1       GTP_LUT5          Z            Out     0.306     6.217       -         
asyn_rempty_2_NE_0_1                                                                                               Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i         GTP_LUT5          I3           In      -         6.526       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i         GTP_LUT5          Z            Out     0.420     6.946       -         
asyn_rempty_2_NE_i_0                                                                                               Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                GTP_DFF_P         D            In      -         6.946       -         
==========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.926 is 2.951(42.6%) logic and 3.975(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      6.609
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.414

    Number of logic level(s):                10
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                          Pin          Pin               Arrival     No. of    
Name                                                                                                                  Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                         GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                              Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                   GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                                   GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                     Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                          GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                          GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                       Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                             GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                             GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                             GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                             GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                             GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                             GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                             GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                             GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                          Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                             GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                             GTP_LUT5CARRY     Z            Out     0.232     4.912       -         
N_285                                                                                                                 Net               -            -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_4_0_a3_0_x2     GTP_LUT3          I0           In      -         5.313       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_4_0_a3_0_x2     GTP_LUT3          Z            Out     0.251     5.564       -         
N_62_i                                                                                                                Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_1            GTP_LUT5          I0           In      -         5.873       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_1            GTP_LUT5          Z            Out     0.251     6.124       -         
asyn_rempty_2_NE_1                                                                                                    Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i            GTP_LUT5          I4           In      -         6.433       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i            GTP_LUT5          Z            Out     0.176     6.609       -         
asyn_rempty_2_NE_i_0                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty                   GTP_DFF_P         D            In      -         6.609       -         
=============================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.586 is 2.588(39.3%) logic and 3.998(60.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      6.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 993.490

    Number of logic level(s):                11
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc / WREADY_1
    Ending point:                            frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty / D
    The start point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin ACLK_1
    The end   point is clocked by            pll_50_400|clkout3_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                     Pin          Pin               Arrival     No. of    
Name                                                                                                             Type              Name         Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc                                                                    GTP_DDRC          WREADY_1     Out     0.968     0.968       -         
wready_1                                                                                                         Net               -            -       0.355     -           3         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                              GTP_LUT4          I0           In      -         1.323       -         
u_aq_axi_master.rd_fifo_cntlde_0_o2                                                                              GTP_LUT4          Z            Out     0.251     1.574       -         
wr_burst_data_req                                                                                                Net               -            -       2.625     -           37        
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                     GTP_LUT5CARRY     I3           In      -         4.198       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0_cy                     GTP_LUT5CARRY     COUT         Out     0.346     4.544       -         
rbnext_cry_0_cy                                                                                                  Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                        GTP_LUT5CARRY     CIN          In      -         4.544       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_0                        GTP_LUT5CARRY     COUT         Out     0.034     4.578       -         
rbnext_cry_0                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                        GTP_LUT5CARRY     CIN          In      -         4.578       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_1                        GTP_LUT5CARRY     COUT         Out     0.034     4.612       -         
rbnext_cry_1                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                        GTP_LUT5CARRY     CIN          In      -         4.612       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_2                        GTP_LUT5CARRY     COUT         Out     0.034     4.646       -         
rbnext_cry_2                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                        GTP_LUT5CARRY     CIN          In      -         4.646       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_3                        GTP_LUT5CARRY     COUT         Out     0.034     4.680       -         
rbnext_cry_3                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                        GTP_LUT5CARRY     CIN          In      -         4.680       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_4                        GTP_LUT5CARRY     COUT         Out     0.034     4.714       -         
rbnext_cry_4                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                        GTP_LUT5CARRY     CIN          In      -         4.714       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_5                        GTP_LUT5CARRY     COUT         Out     0.034     4.748       -         
rbnext_cry_5                                                                                                     Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                        GTP_LUT5CARRY     CIN          In      -         4.748       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.rbnext_cry_6                        GTP_LUT5CARRY     Z            Out     0.232     4.980       -         
rbnext[6]                                                                                                        Net               -            -       0.401     -           5         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1     GTP_LUT5          I3           In      -         5.381       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_0_1     GTP_LUT5          Z            Out     0.420     5.801       -         
asyn_rempty_2_NE_0_1                                                                                             Net               -            -       0.309     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i       GTP_LUT5          I3           In      -         6.110       -         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty_2_NE_i       GTP_LUT5          Z            Out     0.420     6.530       -         
asyn_rempty_2_NE_i_0                                                                                             Net               -            -       0.000     -           1         
frame_read_write_m0.write_buf.U_ipml_fifo_afifo_16i_64o_512.U_ipml_fifo_ctrl.ASYN_CTRL\.asyn_rempty              GTP_DFF_P         D            In      -         6.530       -         
========================================================================================================================================================================================
Total path delay (propagation time + setup) of 6.510 is 2.821(43.3%) logic and 3.689(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pulse_zhuanghuan_0|pulse_zh_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                                 Arrival            
Instance                  Reference                                      Type          Pin     Net                 Time        Slack  
                          Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------
M1.Y1.count_speed2[1]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[1]     0.290       997.871
M1.Y1.count_speed1[1]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[1]     0.290       997.894
M1.Y1.count_speed2[2]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[2]     0.290       997.905
M1.Y1.count_speed2[0]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[0]     0.290       997.909
M1.Y1.count_speed1[2]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[2]     0.290       997.928
M1.Y1.count_speed1[0]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[0]     0.290       997.932
M1.Y1.count_speed2[3]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[3]     0.290       997.939
M1.Y1.count_speed1[3]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[3]     0.290       997.962
M1.Y1.count_speed2[4]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[4]     0.290       997.973
M1.Y1.count_speed1[4]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[4]     0.290       997.996
======================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                    Required            
Instance                   Reference                                      Type          Pin     Net                    Time         Slack  
                           Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------
M1.Y1.count_speed2[15]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_15[15]     1000.023     997.871
M1.Y1.count_speed1[15]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_16[15]     1000.023     997.894
M1.Y1.count_speed2[14]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_15[14]     1000.023     997.905
M1.Y1.count_speed1[14]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_16[14]     1000.023     997.928
M1.Y1.count_speed2[13]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_15[13]     1000.023     997.939
M1.Y1.count_speed1[13]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_16[13]     1000.023     997.962
M1.Y1.count_speed2[12]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_15[12]     1000.023     997.973
M1.Y1.count_speed1[12]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_16[12]     1000.023     997.996
M1.Y1.count_speed2[11]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_15[11]     1000.023     998.007
M1.Y1.count_speed1[11]     pulse_zhuanghuan_0|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_16[11]     1000.023     998.030
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.871

    Number of logic level(s):                16
    Starting point:                          M1.Y1.count_speed2[1] / Q
    Ending point:                            M1.Y1.count_speed2[15] / D
    The start point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.Y1.count_speed2[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed2[1]                     Net               -        -       0.355     -           3         
M1.Y1.un5_count_speed2_1_cry_1      GTP_LUT5CARRY     I2       In      -         0.645       -         
M1.Y1.un5_count_speed2_1_cry_1      GTP_LUT5CARRY     COUT     Out     0.348     0.993       -         
un5_count_speed2_1_cry_1            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     CIN      In      -         0.993       -         
M1.Y1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.034     1.027       -         
un5_count_speed2_1_cry_2            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     CIN      In      -         1.027       -         
M1.Y1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.061       -         
un5_count_speed2_1_cry_3            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.061       -         
M1.Y1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.095       -         
un5_count_speed2_1_cry_4            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.095       -         
M1.Y1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.129       -         
un5_count_speed2_1_cry_5            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.129       -         
M1.Y1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.163       -         
un5_count_speed2_1_cry_6            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.163       -         
M1.Y1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.197       -         
un5_count_speed2_1_cry_7            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.197       -         
M1.Y1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.231       -         
un5_count_speed2_1_cry_8            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.231       -         
M1.Y1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.265       -         
un5_count_speed2_1_cry_9            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.265       -         
M1.Y1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.299       -         
un5_count_speed2_1_cry_10           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.299       -         
M1.Y1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.333       -         
un5_count_speed2_1_cry_11           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.333       -         
M1.Y1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.367       -         
un5_count_speed2_1_cry_12           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.367       -         
M1.Y1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.401       -         
un5_count_speed2_1_cry_13           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.401       -         
M1.Y1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.435       -         
un5_count_speed2_1_cry_14           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.435       -         
M1.Y1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.667       -         
un5_count_speed2_1_s_15_Z           Net               -        -       0.309     -           1         
M1.Y1.count_speed2_3[23]            GTP_LUT2          I1       In      -         1.976       -         
M1.Y1.count_speed2_3[23]            GTP_LUT2          Z        Out     0.176     2.152       -         
dsp_join_kb_15[15]                  Net               -        -       0.000     -           1         
M1.Y1.count_speed2[15]              GTP_DFF_C         D        In      -         2.152       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.129 is 1.465(68.8%) logic and 0.664(31.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.894

    Number of logic level(s):                16
    Starting point:                          M1.Y1.count_speed1[1] / Q
    Ending point:                            M1.Y1.count_speed1[15] / D
    The start point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.Y1.count_speed1[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed1[1]                     Net               -        -       0.332     -           2         
M1.Y1.un2_count_speed1_1_cry_1      GTP_LUT5CARRY     I2       In      -         0.622       -         
M1.Y1.un2_count_speed1_1_cry_1      GTP_LUT5CARRY     COUT     Out     0.348     0.970       -         
un2_count_speed1_1_cry_1            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_2      GTP_LUT5CARRY     CIN      In      -         0.970       -         
M1.Y1.un2_count_speed1_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.034     1.004       -         
un2_count_speed1_1_cry_2            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_3      GTP_LUT5CARRY     CIN      In      -         1.004       -         
M1.Y1.un2_count_speed1_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.038       -         
un2_count_speed1_1_cry_3            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.038       -         
M1.Y1.un2_count_speed1_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.072       -         
un2_count_speed1_1_cry_4            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.072       -         
M1.Y1.un2_count_speed1_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.106       -         
un2_count_speed1_1_cry_5            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.106       -         
M1.Y1.un2_count_speed1_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.140       -         
un2_count_speed1_1_cry_6            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.140       -         
M1.Y1.un2_count_speed1_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.174       -         
un2_count_speed1_1_cry_7            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.174       -         
M1.Y1.un2_count_speed1_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.208       -         
un2_count_speed1_1_cry_8            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.208       -         
M1.Y1.un2_count_speed1_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.242       -         
un2_count_speed1_1_cry_9            Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.242       -         
M1.Y1.un2_count_speed1_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.276       -         
un2_count_speed1_1_cry_10           Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.276       -         
M1.Y1.un2_count_speed1_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.310       -         
un2_count_speed1_1_cry_11           Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.310       -         
M1.Y1.un2_count_speed1_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.344       -         
un2_count_speed1_1_cry_12           Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.344       -         
M1.Y1.un2_count_speed1_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.378       -         
un2_count_speed1_1_cry_13           Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.378       -         
M1.Y1.un2_count_speed1_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.412       -         
un2_count_speed1_1_cry_14           Net               -        -       0.000     -           1         
M1.Y1.un2_count_speed1_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.412       -         
M1.Y1.un2_count_speed1_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.644       -         
un2_count_speed1_1_s_15_Z           Net               -        -       0.309     -           1         
M1.Y1.count_speed1_3[23]            GTP_LUT2          I1       In      -         1.953       -         
M1.Y1.count_speed1_3[23]            GTP_LUT2          Z        Out     0.176     2.129       -         
dsp_join_kb_16[15]                  Net               -        -       0.000     -           1         
M1.Y1.count_speed1[15]              GTP_DFF_C         D        In      -         2.129       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.106 is 1.465(69.6%) logic and 0.641(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.905

    Number of logic level(s):                15
    Starting point:                          M1.Y1.count_speed2[2] / Q
    Ending point:                            M1.Y1.count_speed2[15] / D
    The start point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_0|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.Y1.count_speed2[2]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed2[2]                     Net               -        -       0.355     -           3         
M1.Y1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     I2       In      -         0.645       -         
M1.Y1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.348     0.993       -         
un5_count_speed2_1_cry_2            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     CIN      In      -         0.993       -         
M1.Y1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.027       -         
un5_count_speed2_1_cry_3            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.027       -         
M1.Y1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.061       -         
un5_count_speed2_1_cry_4            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.061       -         
M1.Y1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.095       -         
un5_count_speed2_1_cry_5            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.095       -         
M1.Y1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.129       -         
un5_count_speed2_1_cry_6            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.129       -         
M1.Y1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.163       -         
un5_count_speed2_1_cry_7            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.163       -         
M1.Y1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.197       -         
un5_count_speed2_1_cry_8            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.197       -         
M1.Y1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.231       -         
un5_count_speed2_1_cry_9            Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.231       -         
M1.Y1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.265       -         
un5_count_speed2_1_cry_10           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.265       -         
M1.Y1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.299       -         
un5_count_speed2_1_cry_11           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.299       -         
M1.Y1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.333       -         
un5_count_speed2_1_cry_12           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.333       -         
M1.Y1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.367       -         
un5_count_speed2_1_cry_13           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.367       -         
M1.Y1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.401       -         
un5_count_speed2_1_cry_14           Net               -        -       0.000     -           1         
M1.Y1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.401       -         
M1.Y1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.633       -         
un5_count_speed2_1_s_15_Z           Net               -        -       0.309     -           1         
M1.Y1.count_speed2_3[23]            GTP_LUT2          I1       In      -         1.942       -         
M1.Y1.count_speed2_3[23]            GTP_LUT2          Z        Out     0.176     2.118       -         
dsp_join_kb_15[15]                  Net               -        -       0.000     -           1         
M1.Y1.count_speed2[15]              GTP_DFF_C         D        In      -         2.118       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.095 is 1.431(68.3%) logic and 0.664(31.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pulse_zhuanghuan_1|pulse_zh_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                                 Arrival            
Instance                  Reference                                      Type          Pin     Net                 Time        Slack  
                          Clock                                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------
M1.X1.count_speed2[1]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[1]     0.290       997.871
M1.X1.count_speed1[1]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[1]     0.290       997.894
M1.X1.count_speed2[2]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[2]     0.290       997.905
M1.X1.count_speed2[0]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[0]     0.290       997.909
M1.X1.count_speed1[2]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[2]     0.290       997.928
M1.X1.count_speed1[0]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[0]     0.290       997.932
M1.X1.count_speed2[3]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[3]     0.290       997.939
M1.X1.count_speed1[3]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[3]     0.290       997.962
M1.X1.count_speed2[4]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed2[4]     0.290       997.973
M1.X1.count_speed1[4]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     Q       count_speed1[4]     0.290       997.996
======================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                    Required            
Instance                   Reference                                      Type          Pin     Net                    Time         Slack  
                           Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------
M1.X1.count_speed2[15]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_13[15]     1000.023     997.871
M1.X1.count_speed1[15]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_14[15]     1000.023     997.894
M1.X1.count_speed2[14]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_13[14]     1000.023     997.905
M1.X1.count_speed1[14]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_14[14]     1000.023     997.928
M1.X1.count_speed2[13]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_13[13]     1000.023     997.939
M1.X1.count_speed1[13]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_14[13]     1000.023     997.962
M1.X1.count_speed2[12]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_13[12]     1000.023     997.973
M1.X1.count_speed1[12]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_14[12]     1000.023     997.996
M1.X1.count_speed2[11]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_13[11]     1000.023     998.007
M1.X1.count_speed1[11]     pulse_zhuanghuan_1|pulse_zh_inferred_clock     GTP_DFF_C     D       dsp_join_kb_14[11]     1000.023     998.030
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.152
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.871

    Number of logic level(s):                16
    Starting point:                          M1.X1.count_speed2[1] / Q
    Ending point:                            M1.X1.count_speed2[15] / D
    The start point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.X1.count_speed2[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed2[1]                     Net               -        -       0.355     -           3         
M1.X1.un5_count_speed2_1_cry_1      GTP_LUT5CARRY     I2       In      -         0.645       -         
M1.X1.un5_count_speed2_1_cry_1      GTP_LUT5CARRY     COUT     Out     0.348     0.993       -         
un5_count_speed2_1_cry_1            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     CIN      In      -         0.993       -         
M1.X1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.034     1.027       -         
un5_count_speed2_1_cry_2            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     CIN      In      -         1.027       -         
M1.X1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.061       -         
un5_count_speed2_1_cry_3            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.061       -         
M1.X1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.095       -         
un5_count_speed2_1_cry_4            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.095       -         
M1.X1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.129       -         
un5_count_speed2_1_cry_5            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.129       -         
M1.X1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.163       -         
un5_count_speed2_1_cry_6            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.163       -         
M1.X1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.197       -         
un5_count_speed2_1_cry_7            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.197       -         
M1.X1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.231       -         
un5_count_speed2_1_cry_8            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.231       -         
M1.X1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.265       -         
un5_count_speed2_1_cry_9            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.265       -         
M1.X1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.299       -         
un5_count_speed2_1_cry_10           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.299       -         
M1.X1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.333       -         
un5_count_speed2_1_cry_11           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.333       -         
M1.X1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.367       -         
un5_count_speed2_1_cry_12           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.367       -         
M1.X1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.401       -         
un5_count_speed2_1_cry_13           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.401       -         
M1.X1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.435       -         
un5_count_speed2_1_cry_14           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.435       -         
M1.X1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.667       -         
un5_count_speed2_1_s_15_Z_0         Net               -        -       0.309     -           1         
M1.X1.count_speed2_3[23]            GTP_LUT2          I1       In      -         1.976       -         
M1.X1.count_speed2_3[23]            GTP_LUT2          Z        Out     0.176     2.152       -         
dsp_join_kb_13[15]                  Net               -        -       0.000     -           1         
M1.X1.count_speed2[15]              GTP_DFF_C         D        In      -         2.152       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.129 is 1.465(68.8%) logic and 0.664(31.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.894

    Number of logic level(s):                16
    Starting point:                          M1.X1.count_speed1[1] / Q
    Ending point:                            M1.X1.count_speed1[15] / D
    The start point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.X1.count_speed1[1]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed1[1]                     Net               -        -       0.332     -           2         
M1.X1.un2_count_speed1_1_cry_1      GTP_LUT5CARRY     I2       In      -         0.622       -         
M1.X1.un2_count_speed1_1_cry_1      GTP_LUT5CARRY     COUT     Out     0.348     0.970       -         
un2_count_speed1_1_cry_1            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_2      GTP_LUT5CARRY     CIN      In      -         0.970       -         
M1.X1.un2_count_speed1_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.034     1.004       -         
un2_count_speed1_1_cry_2            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_3      GTP_LUT5CARRY     CIN      In      -         1.004       -         
M1.X1.un2_count_speed1_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.038       -         
un2_count_speed1_1_cry_3            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.038       -         
M1.X1.un2_count_speed1_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.072       -         
un2_count_speed1_1_cry_4            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.072       -         
M1.X1.un2_count_speed1_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.106       -         
un2_count_speed1_1_cry_5            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.106       -         
M1.X1.un2_count_speed1_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.140       -         
un2_count_speed1_1_cry_6            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.140       -         
M1.X1.un2_count_speed1_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.174       -         
un2_count_speed1_1_cry_7            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.174       -         
M1.X1.un2_count_speed1_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.208       -         
un2_count_speed1_1_cry_8            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.208       -         
M1.X1.un2_count_speed1_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.242       -         
un2_count_speed1_1_cry_9            Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.242       -         
M1.X1.un2_count_speed1_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.276       -         
un2_count_speed1_1_cry_10           Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.276       -         
M1.X1.un2_count_speed1_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.310       -         
un2_count_speed1_1_cry_11           Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.310       -         
M1.X1.un2_count_speed1_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.344       -         
un2_count_speed1_1_cry_12           Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.344       -         
M1.X1.un2_count_speed1_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.378       -         
un2_count_speed1_1_cry_13           Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.378       -         
M1.X1.un2_count_speed1_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.412       -         
un2_count_speed1_1_cry_14           Net               -        -       0.000     -           1         
M1.X1.un2_count_speed1_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.412       -         
M1.X1.un2_count_speed1_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.644       -         
un2_count_speed1_1_s_15_Z_0         Net               -        -       0.309     -           1         
M1.X1.count_speed1_3[23]            GTP_LUT2          I1       In      -         1.953       -         
M1.X1.count_speed1_3[23]            GTP_LUT2          Z        Out     0.176     2.129       -         
dsp_join_kb_14[15]                  Net               -        -       0.000     -           1         
M1.X1.count_speed1[15]              GTP_DFF_C         D        In      -         2.129       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.106 is 1.465(69.6%) logic and 0.641(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      2.118
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 997.905

    Number of logic level(s):                15
    Starting point:                          M1.X1.count_speed2[2] / Q
    Ending point:                            M1.X1.count_speed2[15] / D
    The start point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK
    The end   point is clocked by            pulse_zhuanghuan_1|pulse_zh_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                Type              Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
M1.X1.count_speed2[2]               GTP_DFF_C         Q        Out     0.290     0.290       -         
count_speed2[2]                     Net               -        -       0.355     -           3         
M1.X1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     I2       In      -         0.645       -         
M1.X1.un5_count_speed2_1_cry_2      GTP_LUT5CARRY     COUT     Out     0.348     0.993       -         
un5_count_speed2_1_cry_2            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     CIN      In      -         0.993       -         
M1.X1.un5_count_speed2_1_cry_3      GTP_LUT5CARRY     COUT     Out     0.034     1.027       -         
un5_count_speed2_1_cry_3            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     CIN      In      -         1.027       -         
M1.X1.un5_count_speed2_1_cry_4      GTP_LUT5CARRY     COUT     Out     0.034     1.061       -         
un5_count_speed2_1_cry_4            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     CIN      In      -         1.061       -         
M1.X1.un5_count_speed2_1_cry_5      GTP_LUT5CARRY     COUT     Out     0.034     1.095       -         
un5_count_speed2_1_cry_5            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     CIN      In      -         1.095       -         
M1.X1.un5_count_speed2_1_cry_6      GTP_LUT5CARRY     COUT     Out     0.034     1.129       -         
un5_count_speed2_1_cry_6            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     CIN      In      -         1.129       -         
M1.X1.un5_count_speed2_1_cry_7      GTP_LUT5CARRY     COUT     Out     0.034     1.163       -         
un5_count_speed2_1_cry_7            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     CIN      In      -         1.163       -         
M1.X1.un5_count_speed2_1_cry_8      GTP_LUT5CARRY     COUT     Out     0.034     1.197       -         
un5_count_speed2_1_cry_8            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     CIN      In      -         1.197       -         
M1.X1.un5_count_speed2_1_cry_9      GTP_LUT5CARRY     COUT     Out     0.034     1.231       -         
un5_count_speed2_1_cry_9            Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     CIN      In      -         1.231       -         
M1.X1.un5_count_speed2_1_cry_10     GTP_LUT5CARRY     COUT     Out     0.034     1.265       -         
un5_count_speed2_1_cry_10           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     CIN      In      -         1.265       -         
M1.X1.un5_count_speed2_1_cry_11     GTP_LUT5CARRY     COUT     Out     0.034     1.299       -         
un5_count_speed2_1_cry_11           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     CIN      In      -         1.299       -         
M1.X1.un5_count_speed2_1_cry_12     GTP_LUT5CARRY     COUT     Out     0.034     1.333       -         
un5_count_speed2_1_cry_12           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     CIN      In      -         1.333       -         
M1.X1.un5_count_speed2_1_cry_13     GTP_LUT5CARRY     COUT     Out     0.034     1.367       -         
un5_count_speed2_1_cry_13           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     CIN      In      -         1.367       -         
M1.X1.un5_count_speed2_1_cry_14     GTP_LUT5CARRY     COUT     Out     0.034     1.401       -         
un5_count_speed2_1_cry_14           Net               -        -       0.000     -           1         
M1.X1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     CIN      In      -         1.401       -         
M1.X1.un5_count_speed2_1_s_15       GTP_LUT5CARRY     Z        Out     0.232     1.633       -         
un5_count_speed2_1_s_15_Z_0         Net               -        -       0.309     -           1         
M1.X1.count_speed2_3[23]            GTP_LUT2          I1       In      -         1.942       -         
M1.X1.count_speed2_3[23]            GTP_LUT2          Z        Out     0.176     2.118       -         
dsp_join_kb_13[15]                  Net               -        -       0.000     -           1         
M1.X1.count_speed2[15]              GTP_DFF_C         D        In      -         2.118       -         
=======================================================================================================
Total path delay (propagation time + setup) of 2.095 is 1.431(68.3%) logic and 0.664(31.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sys_clk
====================================



Starting Points with Worst Slack
********************************

                               Starting                                              Arrival           
Instance                       Reference     Type           Pin     Net              Time        Slack 
                               Clock                                                                   
-------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[3]     sys_clk       GTP_DFF_CE     Q       lut_index[3]     0.290       13.103
i2c_config_m0.lut_index[2]     sys_clk       GTP_DFF_CE     Q       lut_index[2]     0.290       13.198
i2c_config_m0.lut_index[4]     sys_clk       GTP_DFF_CE     Q       lut_index[4]     0.290       13.221
i2c_config_m0.lut_index[0]     sys_clk       GTP_DFF_CE     Q       lut_index[0]     0.290       13.253
i2c_config_m0.lut_index[1]     sys_clk       GTP_DFF_CE     Q       lut_index[1]     0.290       13.406
M1.xa[2]                       sys_clk       GTP_DFF_C      Q       xa[2]            0.290       13.791
M1.xa[1]                       sys_clk       GTP_DFF_C      Q       xa[1]            0.290       13.901
M1.xa[0]                       sys_clk       GTP_DFF_C      Q       xa[0]            0.290       13.956
M1.xa[3]                       sys_clk       GTP_DFF_C      Q       xa[3]            0.290       14.031
M1.xa[6]                       sys_clk       GTP_DFF_C      Q       xa[6]            0.290       14.347
=======================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                       Required           
Instance                                   Reference     Type          Pin     Net                        Time         Slack 
                                           Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.i2c_master_top_m0.txr[2]     sys_clk       GTP_DFF_C     D       txr_7[2]                   20.020       13.103
i2c_config_m0.i2c_master_top_m0.txr[7]     sys_clk       GTP_DFF_C     D       txr_7[7]                   20.020       13.221
i2c_config_m0.i2c_master_top_m0.txr[1]     sys_clk       GTP_DFF_C     D       txr_7[1]                   20.020       13.225
i2c_config_m0.i2c_master_top_m0.txr[0]     sys_clk       GTP_DFF_C     D       N_713_i_0                  20.023       13.706
i2c_config_m0.i2c_master_top_m0.txr[4]     sys_clk       GTP_DFF_C     D       txr_7[4]                   20.020       13.758
i2c_config_m0.i2c_master_top_m0.txr[5]     sys_clk       GTP_DFF_C     D       txr_7[5]                   20.020       13.781
M1.dirc_x                                  sys_clk       GTP_DFF_E     D       N_4_i_0                    20.020       13.791
i2c_config_m0.i2c_master_top_m0.txr[3]     sys_clk       GTP_DFF_C     D       txr_7[3]                   20.023       13.843
i2c_config_m0.i2c_master_top_m0.txr[6]     sys_clk       GTP_DFF_C     D       txr_7[6]                   20.020       14.021
i2c_config_m0.i2c_write_req                sys_clk       GTP_DFF_E     D       i2c_write_req_4_iv_i_0     20.023       14.626
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.917
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.103

    Number of logic level(s):                7
    Starting point:                          i2c_config_m0.lut_index[3] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[3]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[3]                                                    Net            -        -       2.856     -           72        
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_1                GTP_LUT4       I2       In      -         3.146       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_1                GTP_LUT4       Z        Out     0.416     3.562       -         
lut_data_1290_10_1                                              Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10                  GTP_LUT4       I3       In      -         3.871       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10                  GTP_LUT4       Z        Out     0.176     4.047       -         
lut_data_1290_10                                                Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_i_m              GTP_LUT3       I2       In      -         4.356       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_i_m              GTP_LUT3       Z        Out     0.176     4.532       -         
lut_data_1290_10_i_m                                            Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I4       In      -         4.841       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.176     5.017       -         
lut_data_1_10ro                                                 Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         5.326       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.742       -         
N_100                                                           Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         6.051       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     6.302       -         
N_1314                                                          Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         6.611       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.917       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.917       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.897 is 2.187(31.7%) logic and 4.710(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.822
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.198

    Number of logic level(s):                7
    Starting point:                          i2c_config_m0.lut_index[2] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[2] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                            Type           Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[2]                                      GTP_DFF_CE     Q        Out     0.290     0.290       -         
lut_index[2]                                                    Net            -        -       2.871     -           74        
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_1                GTP_LUT4       I1       In      -         3.161       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_1                GTP_LUT4       Z        Out     0.306     3.467       -         
lut_data_1290_10_1                                              Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10                  GTP_LUT4       I3       In      -         3.776       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10                  GTP_LUT4       Z        Out     0.176     3.952       -         
lut_data_1290_10                                                Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_i_m              GTP_LUT3       I2       In      -         4.261       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1290_10_i_m              GTP_LUT3       Z        Out     0.176     4.437       -         
lut_data_1290_10_i_m                                            Net            -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       I4       In      -         4.746       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien20_2tri10_0_iv_i     GTP_LUT5       Z        Out     0.176     4.922       -         
lut_data_1_10ro                                                 Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       I2       In      -         5.231       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[2]                 GTP_LUT4       Z        Out     0.416     5.647       -         
N_100                                                           Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       I0       In      -         5.956       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[2]                 GTP_LUT4       Z        Out     0.251     6.207       -         
N_1314                                                          Net            -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       I1       In      -         6.516       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[2]                      GTP_LUT5       Z        Out     0.306     6.822       -         
txr_7[2]                                                        Net            -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[2]                          GTP_DFF_C      D        In      -         6.822       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.802 is 2.077(30.5%) logic and 4.725(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.020

    - Propagation time:                      6.799
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.221

    Number of logic level(s):                5
    Starting point:                          i2c_config_m0.lut_index[4] / Q
    Ending point:                            i2c_config_m0.i2c_master_top_m0.txr[7] / D
    The start point is clocked by            sys_clk [rising] on pin CLK
    The end   point is clocked by            sys_clk [rising] on pin CLK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                          Type             Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
i2c_config_m0.lut_index[4]                                    GTP_DFF_CE       Q        Out     0.290     0.290       -         
lut_index[4]                                                  Net              -        -       2.942     -           83        
lut_ov5640_rgb565_1024_768_m0.lut_data_10_15                  GTP_ROM256X1     I3       In      -         3.232       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_10_15                  GTP_ROM256X1     Z        Out     0.938     4.170       -         
lut_data_10_15                                                Net              -        -       0.309     -           1         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         I3       In      -         4.479       -         
lut_ov5640_rgb565_1024_768_m0.lut_data_1ien30_2tri15_0_iv     GTP_LUT5         Z        Out     0.420     4.899       -         
lut_data_1_15ro                                               Net              -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         I2       In      -         5.208       -         
i2c_config_m0.i2c_master_top_m0.txr_7_1_i_m2[7]               GTP_LUT4         Z        Out     0.416     5.624       -         
N_1317                                                        Net              -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         I0       In      -         5.933       -         
i2c_config_m0.i2c_master_top_m0.txr_7_2_i_m2[7]               GTP_LUT4         Z        Out     0.251     6.184       -         
N_1309                                                        Net              -        -       0.309     -           1         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         I1       In      -         6.493       -         
i2c_config_m0.i2c_master_top_m0.txr_7_0[7]                    GTP_LUT5         Z        Out     0.306     6.799       -         
txr_7[7]                                                      Net              -        -       0.000     -           1         
i2c_config_m0.i2c_master_top_m0.txr[7]                        GTP_DFF_C        D        In      -         6.799       -         
================================================================================================================================
Total path delay (propagation time + setup) of 6.779 is 2.601(38.4%) logic and 4.178(61.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                       Arrival            
Instance                         Reference                            Type        Pin     Net                   Time        Slack  
                                 Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[0]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       dsp_join_kb_33[1]     0.290       994.044
dvi_encoder_m0.encb.n1q_m[1]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       n1q_m[1]              0.290       994.141
dvi_encoder_m0.encr.n0q_m[0]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       dsp_join_kb_40[1]     0.290       994.216
dvi_encoder_m0.encg.n0q_m[0]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       dsp_join_kb_47[1]     0.290       994.216
dvi_encoder_m0.encr.n1q_m[1]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       n1q_m[1]              0.290       994.314
dvi_encoder_m0.encg.n1q_m[1]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       n1q_m[1]              0.290       994.314
dvi_encoder_m0.encb.n0q_m[2]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       dsp_join_kb_33[3]     0.290       994.340
dvi_encoder_m0.encb.n1q_m[3]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       n1q_m[3]              0.290       994.382
dvi_encoder_m0.encb.n1q_m[2]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       n1q_m[2]              0.290       994.386
dvi_encoder_m0.encr.n0q_m[2]     video_pll|clkout0_inferred_clock     GTP_DFF     Q       dsp_join_kb_40[3]     0.290       994.439
===================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                      Required            
Instance                       Reference                            Type          Pin     Net                Time         Slack  
                               Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.cnt[4]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z_1       1000.023     994.044
dvi_encoder_m0.encb.cnt[3]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z_1     1000.023     994.078
dvi_encoder_m0.encb.cnt[2]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_2_Z_1     1000.023     994.112
dvi_encoder_m0.encr.cnt[4]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z_0       1000.023     994.216
dvi_encoder_m0.encg.cnt[4]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_s_4_Z         1000.023     994.216
dvi_encoder_m0.encr.cnt[3]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z_0     1000.023     994.250
dvi_encoder_m0.encg.cnt[3]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_3_Z       1000.023     994.250
dvi_encoder_m0.encb.cnt[1]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_1_Z_1     1000.020     994.269
dvi_encoder_m0.encr.cnt[2]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_2_Z_0     1000.020     994.403
dvi_encoder_m0.encg.cnt[2]     video_pll|clkout0_inferred_clock     GTP_DFF_C     D       un10_cry_2_Z       1000.020     994.403
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.979
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.044

    Number of logic level(s):                12
    Starting point:                          dvi_encoder_m0.encb.n0q_m[0] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[4] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                          Type              Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[0]                  GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_33[1]                             Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          I0       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          Z        Out     0.251     0.964       -         
un4_decision3_ac0_3_0                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          I4       In      -         1.273       -         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          Z        Out     0.176     1.449       -         
un4_decision3_c4_1                            Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          I3       In      -         1.758       -         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          Z        Out     0.420     2.178       -         
N_476                                         Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          I0       In      -         2.556       -         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          Z        Out     0.251     2.807       -         
cnt_3_sqmuxa                                  Net               -        -       0.515     -           10        
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          I1       In      -         3.322       -         
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          Z        Out     0.306     3.628       -         
un10_4_axb_0_1                                Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          I3       In      -         3.937       -         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          Z        Out     0.176     4.113       -         
un10_4_axb_0                                  Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     I3       In      -         4.422       -         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     COUT     Out     0.346     4.768       -         
un10_4_cry_0_0                                Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     CIN      In      -         4.768       -         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     Z        Out     0.232     5.000       -         
un10_4[1]                                     Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     I2       In      -         5.331       -         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     COUT     Out     0.348     5.679       -         
un10_cry_1                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     CIN      In      -         5.679       -         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     COUT     Out     0.034     5.713       -         
un10_cry_2                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     CIN      In      -         5.713       -         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     COUT     Out     0.034     5.747       -         
un10_cry_3                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_s_4                  GTP_LUT5CARRY     CIN      In      -         5.747       -         
dvi_encoder_m0.encb.un10_s_4                  GTP_LUT5CARRY     Z        Out     0.232     5.979       -         
un10_s_4_Z_1                                  Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[4]                    GTP_DFF_C         D        In      -         5.979       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.956 is 3.073(51.6%) logic and 2.884(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.977
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.046

    Number of logic level(s):                12
    Starting point:                          dvi_encoder_m0.encb.n0q_m[0] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[4] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                          Type              Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[0]                  GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_33[1]                             Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          I0       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          Z        Out     0.251     0.964       -         
un4_decision3_ac0_3_0                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          I4       In      -         1.273       -         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          Z        Out     0.176     1.449       -         
un4_decision3_c4_1                            Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          I3       In      -         1.758       -         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          Z        Out     0.420     2.178       -         
N_476                                         Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          I0       In      -         2.556       -         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          Z        Out     0.251     2.807       -         
cnt_3_sqmuxa                                  Net               -        -       0.515     -           10        
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          I1       In      -         3.322       -         
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          Z        Out     0.306     3.628       -         
un10_4_axb_0_1                                Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          I3       In      -         3.937       -         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          Z        Out     0.176     4.113       -         
un10_4_axb_0                                  Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     I3       In      -         4.422       -         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     COUT     Out     0.346     4.768       -         
un10_4_cry_0_0                                Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     CIN      In      -         4.768       -         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     Z        Out     0.232     5.000       -         
un10_4[1]                                     Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     I3       In      -         5.331       -         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     COUT     Out     0.346     5.677       -         
un10_cry_1                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     CIN      In      -         5.677       -         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     COUT     Out     0.034     5.711       -         
un10_cry_2                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     CIN      In      -         5.711       -         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     COUT     Out     0.034     5.745       -         
un10_cry_3                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_s_4                  GTP_LUT5CARRY     CIN      In      -         5.745       -         
dvi_encoder_m0.encb.un10_s_4                  GTP_LUT5CARRY     Z        Out     0.232     5.977       -         
un10_s_4_Z_1                                  Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[4]                    GTP_DFF_C         D        In      -         5.977       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.954 is 3.071(51.6%) logic and 2.884(48.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.023

    - Propagation time:                      5.945
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 994.078

    Number of logic level(s):                11
    Starting point:                          dvi_encoder_m0.encb.n0q_m[0] / Q
    Ending point:                            dvi_encoder_m0.encb.cnt[3] / D
    The start point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout0_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                          Type              Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.encb.n0q_m[0]                  GTP_DFF           Q        Out     0.290     0.290       -         
dsp_join_kb_33[1]                             Net               -        -       0.423     -           6         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          I0       In      -         0.713       -         
dvi_encoder_m0.encb.un4_decision3_ac0_3_0     GTP_LUT2          Z        Out     0.251     0.964       -         
un4_decision3_ac0_3_0                         Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          I4       In      -         1.273       -         
dvi_encoder_m0.encb.un4_decision3_c4          GTP_LUT5          Z        Out     0.176     1.449       -         
un4_decision3_c4_1                            Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          I3       In      -         1.758       -         
dvi_encoder_m0.encb.un1_decision3[0]          GTP_LUT5          Z        Out     0.420     2.178       -         
N_476                                         Net               -        -       0.378     -           4         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          I0       In      -         2.556       -         
dvi_encoder_m0.encb.cnt_3_sqmuxa              GTP_LUT3          Z        Out     0.251     2.807       -         
cnt_3_sqmuxa                                  Net               -        -       0.515     -           10        
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          I1       In      -         3.322       -         
dvi_encoder_m0.encb.un10_4_axb_0_1            GTP_LUT3          Z        Out     0.306     3.628       -         
un10_4_axb_0_1                                Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          I3       In      -         3.937       -         
dvi_encoder_m0.encb.un10_4_axb_0              GTP_LUT4          Z        Out     0.176     4.113       -         
un10_4_axb_0                                  Net               -        -       0.309     -           1         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     I3       In      -         4.422       -         
dvi_encoder_m0.encb.un10_4_cry_0_0            GTP_LUT5CARRY     COUT     Out     0.346     4.768       -         
un10_4_cry_0_0                                Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     CIN      In      -         4.768       -         
dvi_encoder_m0.encb.un10_4_cry_1              GTP_LUT5CARRY     Z        Out     0.232     5.000       -         
un10_4[1]                                     Net               -        -       0.332     -           2         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     I2       In      -         5.331       -         
dvi_encoder_m0.encb.un10_cry_1                GTP_LUT5CARRY     COUT     Out     0.348     5.679       -         
un10_cry_1                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     CIN      In      -         5.679       -         
dvi_encoder_m0.encb.un10_cry_2                GTP_LUT5CARRY     COUT     Out     0.034     5.713       -         
un10_cry_2                                    Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     CIN      In      -         5.713       -         
dvi_encoder_m0.encb.un10_cry_3                GTP_LUT5CARRY     Z        Out     0.232     5.945       -         
un10_cry_3_Z_1                                Net               -        -       0.000     -           1         
dvi_encoder_m0.encb.cnt[3]                    GTP_DFF_C         D        In      -         5.945       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.922 is 3.039(51.3%) logic and 2.884(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: video_pll|clkout1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                       Starting                                                                        Arrival            
Instance                                               Reference                            Type          Pin     Net                  Time        Slack  
                                                       Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_mod5[2]         0.290       998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0h[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_0h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_0l[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_0l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1h[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_1h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_1l[0]     video_pll|clkout1_inferred_clock     GTP_DFF       Q       TMDS_shift_1l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_2l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3h[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       TMDS_shift_3l[0]     0.290       998.946
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout1_inferred_clock     GTP_DFF_R     Q       CO0                  0.290       998.991
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                     Required            
Instance                                               Reference                            Type           Pin     Net              Time         Slack  
                                                       Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]         video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]         video_pll|clkout1_inferred_clock     GTP_DFF_RE     R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_2l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[1]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[0]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3l[1]     video_pll|clkout1_inferred_clock     GTP_DFF_R      R       TMDS_mod5[2]     999.693      998.524
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                               Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[0]     GTP_DFF_R     R        In      -         1.169       -         
==================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                               Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]     GTP_DFF_R      Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                       Net            -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[1]     GTP_DFF_RE     R        In      -         1.169       -         
===================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            0.307
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.693

    - Propagation time:                      1.169
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.524

    Number of logic level(s):                0
    Starting point:                          dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2] / Q
    Ending point:                            dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2] / R
    The start point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK
    The end   point is clocked by            video_pll|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                   Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_mod5[2]         GTP_DFF_R     Q        Out     0.290     0.290       -         
TMDS_mod5[2]                                           Net           -        -       0.879     -           41        
dvi_encoder_m0.serdes_4b_10to1_m0.TMDS_shift_3h[2]     GTP_DFF_R     R        In      -         1.169       -         
======================================================================================================================
Total path delay (propagation time + setup) of 1.476 is 0.597(40.4%) logic and 0.879(59.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                            Arrival            
Instance                                                              Reference     Type           Pin               Net                  Time        Slack  
                                                                      Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                                System        GTP_PLL_E1     CLKOUT0           pll_phy_clk          0.000       998.573
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[0]     dll_step_copy[0]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[1]     dll_step_copy[1]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[2]     dll_step_copy[2]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[3]     dll_step_copy[3]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[4]     dll_step_copy[4]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[5]     dll_step_copy[5]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[6]     dll_step_copy[6]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                  System        GTP_DLL        DELAY_STEP[7]     dll_step_copy[7]     0.000       999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut     System        GTP_DLL        LOCK              dll_lock             0.000       999.711
=============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                   Starting                                                   Required            
Instance                                                                           Reference     Type          Pin       Net                  Time         Slack  
                                                                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut                  System        GTP_DLL       CLKIN     ioclk_01_i           1000.000     998.573
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                               System        GTP_DLL       CLKIN     pll_phy_clk          1000.000     999.645
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0]     System        GTP_DFF_C     D         dll_step_copy[0]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[1]     System        GTP_DFF_C     D         dll_step_copy[1]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[2]     System        GTP_DFF_C     D         dll_step_copy[2]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[3]     System        GTP_DFF_C     D         dll_step_copy[3]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[4]     System        GTP_DFF_C     D         dll_step_copy[4]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[5]     System        GTP_DFF_C     D         dll_step_copy[5]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[6]     System        GTP_DFF_C     D         dll_step_copy[6]     1000.020     999.688
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[7]     System        GTP_DFF_C     D         dll_step_copy[7]     1000.020     999.688
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.427
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 998.573

    Number of logic level(s):                1
    Starting point:                          u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 / CLKOUT0
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                          Pin         Pin               Arrival     No. of    
Name                                                                   Type             Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                                 GTP_PLL_E1       CLKOUT0     Out     0.000     0.000       -         
pll_phy_clk                                                            Net              -           -       0.355     -           3         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut     GTP_IOCLKBUF     CLKIN       In      -         0.355       -         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ioclkbuf01_dut     GTP_IOCLKBUF     CLKOUT      Out     0.306     0.661       -         
ioclk_01_i                                                             Net              -           -       0.767     -           21        
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dll_hmemc_dut      GTP_DLL          CLKIN       In      -         1.427       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 1.427 is 0.306(21.4%) logic and 1.121(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      0.355
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.645

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 / CLKOUT0
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy / CLKIN
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin         Pin               Arrival     No. of    
Name                                                     Type           Name        Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1                   GTP_PLL_E1     CLKOUT0     Out     0.000     0.000       -         
pll_phy_clk                                              Net            -           -       0.355     -           3         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy     GTP_DLL        CLKIN       In      -         0.355       -         
============================================================================================================================
Total path delay (propagation time + setup) of 0.355 is 0.000(0.0%) logic and 0.355(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1000.000
    - Setup time:                            -0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.020

    - Propagation time:                      0.332
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 999.688

    Number of logic level(s):                0
    Starting point:                          u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy / DELAY_STEP[0]
    Ending point:                            u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_50_400|clkout1_inferred_clock [rising] on pin CLK

Instance / Net                                                                                   Pin               Pin               Arrival     No. of    
Name                                                                               Type          Name              Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.I_GTP_DLL_copy                               GTP_DLL       DELAY_STEP[0]     Out     0.000     0.000       -         
dll_step_copy[0]                                                                   Net           -                 -       0.332     -           2         
u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dll_step_copy_d1[0]     GTP_DFF_C     D                 In      -         0.332       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 0.312 is -0.020(-6.4%) logic and 0.332(106.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:12s; Memory used current: 396MB peak: 440MB)


Finished timing report (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:12s; Memory used current: 396MB peak: 440MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: pgl22gbg324-6
Cell usage:
GTP_DDC_E1      5 uses
GTP_DDRC        1 use
GTP_DDRPHY      1 use
GTP_DFF         146 uses
GTP_DFF_C       819 uses
GTP_DFF_CE      291 uses
GTP_DFF_E       59 uses
GTP_DFF_P       18 uses
GTP_DFF_PE      4 uses
GTP_DFF_R       30 uses
GTP_DFF_RE      25 uses
GTP_DFF_S       7 uses
GTP_DFF_SE      13 uses
GTP_DLL         2 uses
GTP_DRM18K      4 uses
GTP_DRM9K       1 use
GTP_GRS         1 use
GTP_INV         78 uses
GTP_IOCLKBUF    2 uses
GTP_IOCLKDIV    1 use
GTP_IODELAY     16 uses
GTP_ISERDES     16 uses
GTP_LUT2        526 uses
GTP_LUT3        405 uses
GTP_LUT4        301 uses
GTP_LUT5        363 uses
GTP_LUT5CARRY   1131 uses
GTP_LUT5M       4 uses
GTP_OSERDES     54 uses
GTP_PLL_E1      2 uses
GTP_ROM256X1    22 uses
GTP_ROM32X1     16 uses
GTP_ROM64X1     30 uses

I/O ports: 110
GTP_INBUF      19 uses
GTP_INBUFG     2 uses
GTP_IOBUF      18 uses
GTP_IOBUFCO    2 uses
GTP_OUTBUF     29 uses
GTP_OUTBUFT    36 uses
GTP_OUTBUFTCO  1 use


RAM/ROM usage summary

Distributed Rams : 68.00 of 1110 (6.13%)


Mapping Summary:
Total LUTs: 2982 of 17536 (17.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2982 
Total Registers: 1412 of 26304 (5.37%)

DRM18K:
Total DRM18K =  4.5 of 48 (9.38%)

APMs:
Total APMs =  0.00 of 30 (0.00%)

Total I/O primitives =  107 of 240 (44.58%)


 Number of unique control sets:              84
 CLK(clk_d_i_i), C(GND), P(GND), CE(rst_n_c)		: 4
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(VCC)		: 270
 CLK(sys_clk_c[0]), C(GND), P(rst_n_c_i_0), CE(VCC)		: 5
 CLK(clk_50hz_i_i), C(GND), P(GND), CE(VCC)		: 1
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(un1_state_5_g)		: 4
 CLK(clk_50hz_i_i), C(GND), P(GND), CE(key_flag_0)		: 4
 CLK(sys_clk_c[0]), C(GND), P(rst_n_c_i_0), CE(clk_50hz_2_0_0)		: 1
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(clk_50hz_2_0_0)		: 4
 CLK(clk_50hz_i_i), C(rst_n_c_i_0), P(GND), CE(key_flag_i_0_0)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(keystrokes_13)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(keystrokes_1_0_sqmuxa)		: 8
 CLK(pulse_zh_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 88
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(clk_10hz_2_0_0)		: 32
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(rst_n_c)		: 6
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(kind_i_0[3])		: 5
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_kind_2)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(VCC)		: 29
 CLK(pulse_zh_i), C(rst_n_c_i_0), P(GND), CE(N_16_i_0)		: 16
 CLK(pulse_zh_i), C(rst_n_c_i_0), P(GND), CE(en_y1_i_0[0])		: 16
 CLK(sys_clk_c[0]), R(un1_kind_3), S(GND), CE(kind_i_0[3])		: 5
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 134
 CLK(clkout3_i), C(GND), P(GND), CE(VCC)		: 1
 CLK(clkout3_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 4
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(N_692_i_0)		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_state_0_sqmuxa)		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(un1_M_AXI_AWLOCK_15_0_0)		: 21
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_rd_lence[0])		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(un1_MASTER_RST_2_0_0)		: 21
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_wr_lence[0])		: 2
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_w_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(reg_r_lene)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(rd_fifo_cnte)		: 32
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(dll_step_copy_synced4_NE_i_0)		: 8
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(VCC)		: 5
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(VCC)		: 40
 CLK(dll_update_n_i), C(global_reset_i_0), P(GND), CE(VCC)		: 8
 CLK(clkout1_i), C(GND), P(GND), CE(VCC)		: 34
 CLK(clkout1_i), C(GND), P(global_reset_i_0), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(global_reset_i_0), P(GND), CE(N_80_i_0)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 17
 CLK(clkout1_i), C(GND), P(rst_n_c_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(rst_n_c_i_0), P(GND), CE(N_6_i_0)		: 8
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(VCC)		: 3
 CLK(clkout1_i), C(presetn_i_0), P(GND), CE(cnte)		: 7
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(un1_init_preset8_0_a2)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(VCC)		: 1
 CLK(clkout1_i), C(GND), P(resetn_i_0), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_init_done)		: 1
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(ddrc_rst_cnte)		: 5
 CLK(clkout1_i), C(resetn_i_0), P(GND), CE(rst_cnt7)		: 5
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(wait_cnte)		: 8
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(read_cnte)		: 19
 CLK(clkout0_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 37
 CLK(clkout3_i), C(read_fifo_aclr), P(GND), CE(VCC)		: 44
 CLK(clkout0_i), C(GND), P(read_fifo_aclr), CE(VCC)		: 1
 CLK(clkout3_i), C(rst_n_c_i_0), P(GND), CE(write_cnte)		: 19
 CLK(clkout3_i), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(cmos_pclk_c), C(write_fifo_aclr), P(GND), CE(VCC)		: 38
 CLK(clkout3_i), C(GND), P(write_fifo_aclr), CE(VCC)		: 1
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(VCC)		: 79
 CLK(clkout0_i), C(rst_n_c_i_0), P(GND), CE(hs_reg5)		: 12
 CLK(clkout0_i), C(GND), P(GND), CE(rst_n_c)		: 3
 CLK(cmos_pclk_c), C(rst_n_c_i_0), P(GND), CE(write_req5)		: 2
 CLK(cmos_pclk_c), C(rst_n_c_i_0), P(GND), CE(VCC)		: 23
 CLK(cmos_pclk_c), C(GND), P(GND), CE(VCC)		: 8
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(clk_en)		: 15
 CLK(sys_clk_c[0]), R(un1_cSCL8_3_i_0), S(GND), CE(VCC)		: 8
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(VCC)		: 6
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(cnte)		: 16
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(VCC)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_sda_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_scl_oen_0_sqmuxa_0)		: 2
 CLK(sys_clk_c[0]), R(i2c_al), S(GND), CE(VCC)		: 3
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_cSCL8_3_i_0)		: 6
 CLK(sys_clk_c[0]), R(rst_n_c_i_0), S(GND), CE(shift_ns)		: 3
 CLK(sys_clk_c[0]), R(core_cmd46), S(GND), CE(core_ack)		: 1
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(core_cmd_4_sqmuxa_0_a3_i)		: 4
 CLK(sys_clk_c[0]), C(GND), P(GND), CE(un1_rst_2_i_0)		: 8
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(done)		: 3
 CLK(sys_clk_c[0]), C(rst_n_c_i_0), P(GND), CE(lut_indexe)		: 10
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(CO0)		: 1
 CLK(clkout1_i), R(TMDS_mod5[2]), S(GND), CE(VCC)		: 9
 CLK(clkout0_i), C(GND), P(GND), CE(VCC)		: 80

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:12s; Memory used current: 249MB peak: 440MB)

Process took 0h:01m:17s realtime, 0h:01m:12s cputime
# Sun Nov 24 22:27:41 2019

###########################################################]
