
//test bench
`timescale 1ns/1ns
module Adder16_TB();
  reg [15:0]A;
  reg [15:0]B;
  reg Cin=0;
  wire Cout1,Cout2;
  wire [15:0]S;
  wire [15:0]p;
  
Adder1 g1(Cout1,S,A,B,Cin);
Adder2 g2(Cout2,p,A,B,Cin);

initial 
begin
  
  #1
   A=0;
   B=0;
   
  #200

  A=16'b10010011010111;//9431
  B=16'b00001111111110;//1022
  //A=16'd9431;
 // B=16'd1022;


  #400
  A=16'b0000001111111110;
  B=16'b1111110111101000;  //65000
   //B=16'd1022;
  // A=16'd65000;


  #600 $finish;    
  end
  initial 
  $monitor("A=%b B=%b p=%b S=%b Cout1=%b Cout2=%b",A,B,Cin,S,p,Cout1,Cout2);
  
endmodule


