#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000231118ad760 .scope module, "top_tb" "top_tb" 2 3;
 .timescale -9 -12;
v0000023111c1eb00_0 .net "DataAdr", 31 0, v0000023111c129c0_0;  1 drivers
v0000023111c1d480_0 .net "MemWrite", 0 0, L_0000023111ba5960;  1 drivers
v0000023111c1d200_0 .net "WriteData", 31 0, L_0000023111c68cd0;  1 drivers
v0000023111c1d2a0_0 .var "clk", 0 0;
v0000023111c1e740_0 .var "reset", 0 0;
S_00000231118ad8f0 .scope module, "dut" "top" 2 10, 3 1 0, S_00000231118ad760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0000023111c1e6a0_0 .net "DataAdr", 31 0, v0000023111c129c0_0;  alias, 1 drivers
v0000023111c1ed80_0 .net "Instr", 31 0, L_0000023111ba5f80;  1 drivers
v0000023111c1e560_0 .net "MemWrite", 0 0, L_0000023111ba5960;  alias, 1 drivers
v0000023111c1e7e0_0 .net "PC", 31 0, v0000023111c150b0_0;  1 drivers
v0000023111c1d980_0 .net "ReadData", 31 0, L_0000023111ba5e30;  1 drivers
v0000023111c1e2e0_0 .net "WriteData", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1ee20_0 .net "clk", 0 0, v0000023111c1d2a0_0;  1 drivers
v0000023111c1eec0_0 .net "reset", 0 0, v0000023111c1e740_0;  1 drivers
S_00000231118ada80 .scope module, "arm" "arm" 3 33, 4 1 0, S_00000231118ad8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0000023111c1ceb0_0 .net "ALUControl", 2 0, v0000023111bae2a0_0;  1 drivers
v0000023111c1b330_0 .net "ALUFlags", 3 0, L_0000023111c69090;  1 drivers
v0000023111c1cf50_0 .net "ALUResult", 31 0, v0000023111c129c0_0;  alias, 1 drivers
v0000023111c1b0b0_0 .net "ALUSrc", 0 0, L_0000023111c1dac0;  1 drivers
v0000023111c1b150_0 .net "ImmSrc", 1 0, L_0000023111c1da20;  1 drivers
v0000023111c1b470_0 .net "Instr", 31 0, L_0000023111ba5f80;  alias, 1 drivers
v0000023111c1b6f0_0 .net "LDRB", 0 0, L_0000023111c1e420;  1 drivers
v0000023111c1b790_0 .net "MemWrite", 0 0, L_0000023111ba5960;  alias, 1 drivers
v0000023111c1bfb0_0 .net "MemtoReg", 0 0, L_0000023111c1d0c0;  1 drivers
v0000023111c1bb50_0 .net "PC", 31 0, v0000023111c150b0_0;  alias, 1 drivers
v0000023111c1bbf0_0 .net "PCSrc", 0 0, L_0000023111ba59d0;  1 drivers
v0000023111c1d160_0 .net "ReadData", 31 0, L_0000023111ba5e30;  alias, 1 drivers
v0000023111c1d3e0_0 .net "RegSrc", 1 0, L_0000023111c1e9c0;  1 drivers
v0000023111c1dde0_0 .net "RegWrite", 0 0, L_0000023111ba58f0;  1 drivers
v0000023111c1dca0_0 .net "WriteData", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1d520_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c1df20_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
L_0000023111c689b0 .part L_0000023111ba5f80, 12, 20;
S_0000023111b80690 .scope module, "c" "controller" 4 32, 5 1 0, S_00000231118ada80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "LDRB";
    .port_info 9 /OUTPUT 3 "ALUControl";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 1 "PCSrc";
v0000023111c124c0_0 .net "ALUControl", 2 0, v0000023111bae2a0_0;  alias, 1 drivers
v0000023111c130a0_0 .net "ALUFlags", 3 0, L_0000023111c69090;  alias, 1 drivers
v0000023111c12060_0 .net "ALUSrc", 0 0, L_0000023111c1dac0;  alias, 1 drivers
v0000023111c12e20_0 .net "FlagW", 1 0, v0000023111badd00_0;  1 drivers
v0000023111c121a0_0 .net "ImmSrc", 1 0, L_0000023111c1da20;  alias, 1 drivers
v0000023111c126a0_0 .net "Instr", 31 12, L_0000023111c689b0;  1 drivers
v0000023111c13a00_0 .net "LDRB", 0 0, L_0000023111c1e420;  alias, 1 drivers
v0000023111c13960_0 .net "MemW", 0 0, L_0000023111c1e380;  1 drivers
v0000023111c12740_0 .net "MemWrite", 0 0, L_0000023111ba5960;  alias, 1 drivers
v0000023111c131e0_0 .net "MemtoReg", 0 0, L_0000023111c1d0c0;  alias, 1 drivers
v0000023111c12ec0_0 .net "PCS", 0 0, L_0000023111ba5730;  1 drivers
v0000023111c13280_0 .net "PCSrc", 0 0, L_0000023111ba59d0;  alias, 1 drivers
v0000023111c12d80_0 .net "RegSrc", 1 0, L_0000023111c1e9c0;  alias, 1 drivers
v0000023111c13140_0 .net "RegW", 0 0, L_0000023111c1e880;  1 drivers
v0000023111c13000_0 .net "RegWrite", 0 0, L_0000023111ba58f0;  alias, 1 drivers
v0000023111c13aa0_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c13820_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
L_0000023111c1d660 .part L_0000023111c689b0, 14, 2;
L_0000023111c1d840 .part L_0000023111c689b0, 8, 6;
L_0000023111c1dc00 .part L_0000023111c689b0, 0, 4;
L_0000023111c698b0 .part L_0000023111c689b0, 16, 4;
S_0000023111b80820 .scope module, "cl" "condlogic" 5 53, 6 1 0, S_0000023111b80690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0000023111ba5810 .functor AND 2, v0000023111badd00_0, L_0000023111c691d0, C4<11>, C4<11>;
L_0000023111ba58f0 .functor AND 1, L_0000023111c1e880, v0000023111baf4c0_0, C4<1>, C4<1>;
L_0000023111ba5960 .functor AND 1, L_0000023111c1e380, v0000023111baf4c0_0, C4<1>, C4<1>;
L_0000023111ba59d0 .functor AND 1, L_0000023111ba5730, v0000023111baf4c0_0, C4<1>, C4<1>;
v0000023111bae840_0 .net "ALUFlags", 3 0, L_0000023111c69090;  alias, 1 drivers
v0000023111bad9e0_0 .net "Cond", 3 0, L_0000023111c698b0;  1 drivers
v0000023111baeca0_0 .net "CondEx", 0 0, v0000023111baf4c0_0;  1 drivers
v0000023111baede0_0 .net "FlagW", 1 0, v0000023111badd00_0;  alias, 1 drivers
v0000023111bae3e0_0 .net "FlagWrite", 1 0, L_0000023111ba5810;  1 drivers
v0000023111bae520_0 .net "Flags", 3 0, L_0000023111c694f0;  1 drivers
v0000023111bad800_0 .net "MemW", 0 0, L_0000023111c1e380;  alias, 1 drivers
v0000023111bae5c0_0 .net "MemWrite", 0 0, L_0000023111ba5960;  alias, 1 drivers
v0000023111baf600_0 .net "PCS", 0 0, L_0000023111ba5730;  alias, 1 drivers
v0000023111badb20_0 .net "PCSrc", 0 0, L_0000023111ba59d0;  alias, 1 drivers
v0000023111bae700_0 .net "RegW", 0 0, L_0000023111c1e880;  alias, 1 drivers
v0000023111bae980_0 .net "RegWrite", 0 0, L_0000023111ba58f0;  alias, 1 drivers
v0000023111bad760_0 .net *"_ivl_13", 1 0, L_0000023111c691d0;  1 drivers
v0000023111baed40_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111badbc0_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
L_0000023111c1dd40 .part L_0000023111ba5810, 1, 1;
L_0000023111c69130 .part L_0000023111c69090, 2, 2;
L_0000023111c69810 .part L_0000023111ba5810, 0, 1;
L_0000023111c699f0 .part L_0000023111c69090, 0, 2;
L_0000023111c694f0 .concat8 [ 2 2 0 0], v0000023111bae020_0, v0000023111badee0_0;
L_0000023111c691d0 .concat [ 1 1 0 0], v0000023111baf4c0_0, v0000023111baf4c0_0;
S_0000023111b809b0 .scope module, "cc" "condcheck" 6 43, 7 1 0, S_0000023111b80820;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000023111ba5880 .functor BUFZ 4, L_0000023111c694f0, C4<0000>, C4<0000>, C4<0000>;
L_0000023111ba6060 .functor XNOR 1, L_0000023111c68870, L_0000023111c68730, C4<0>, C4<0>;
v0000023111baefc0_0 .net "Cond", 3 0, L_0000023111c698b0;  alias, 1 drivers
v0000023111baf4c0_0 .var "CondEx", 0 0;
v0000023111badda0_0 .net "Flags", 3 0, L_0000023111c694f0;  alias, 1 drivers
v0000023111bad8a0_0 .net *"_ivl_6", 3 0, L_0000023111ba5880;  1 drivers
v0000023111bae7a0_0 .net "carry", 0 0, L_0000023111c69db0;  1 drivers
v0000023111baec00_0 .net "ge", 0 0, L_0000023111ba6060;  1 drivers
v0000023111bae200_0 .net "neg", 0 0, L_0000023111c68870;  1 drivers
v0000023111baf560_0 .net "overflow", 0 0, L_0000023111c68730;  1 drivers
v0000023111baf2e0_0 .net "zero", 0 0, L_0000023111c68a50;  1 drivers
E_0000023111b93450/0 .event anyedge, v0000023111baefc0_0, v0000023111baf2e0_0, v0000023111bae7a0_0, v0000023111bae200_0;
E_0000023111b93450/1 .event anyedge, v0000023111baf560_0, v0000023111baec00_0;
E_0000023111b93450 .event/or E_0000023111b93450/0, E_0000023111b93450/1;
L_0000023111c68870 .part L_0000023111ba5880, 3, 1;
L_0000023111c68a50 .part L_0000023111ba5880, 2, 1;
L_0000023111c69db0 .part L_0000023111ba5880, 1, 1;
L_0000023111c68730 .part L_0000023111ba5880, 0, 1;
S_0000023111b7a8a0 .scope module, "flagreg0" "flopenr" 6 36, 8 1 0, S_0000023111b80820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000023111b92510 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000023111baf060_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111bada80_0 .net "d", 1 0, L_0000023111c699f0;  1 drivers
v0000023111bae480_0 .net "en", 0 0, L_0000023111c69810;  1 drivers
v0000023111bae020_0 .var "q", 1 0;
v0000023111baeac0_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
E_0000023111b93250 .event posedge, v0000023111baeac0_0, v0000023111baf060_0;
S_0000023111b7aa30 .scope module, "flagreg1" "flopenr" 6 29, 8 1 0, S_0000023111b80820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000023111b92fd0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0000023111bae8e0_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111bad940_0 .net "d", 1 0, L_0000023111c69130;  1 drivers
v0000023111baf420_0 .net "en", 0 0, L_0000023111c1dd40;  1 drivers
v0000023111badee0_0 .var "q", 1 0;
v0000023111baf380_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
S_0000023111b7abc0 .scope module, "dec" "decode" 5 36, 9 1 0, S_0000023111b80690;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "LDRB";
    .port_info 10 /OUTPUT 2 "ImmSrc";
    .port_info 11 /OUTPUT 2 "RegSrc";
    .port_info 12 /OUTPUT 3 "ALUControl";
L_0000023111ba57a0 .functor AND 1, L_0000023111c1d8e0, L_0000023111c1e880, C4<1>, C4<1>;
L_0000023111ba5730 .functor OR 1, L_0000023111ba57a0, L_0000023111c1e920, C4<0>, C4<0>;
v0000023111bae2a0_0 .var "ALUControl", 2 0;
v0000023111badc60_0 .net "ALUOp", 0 0, L_0000023111c1d5c0;  1 drivers
v0000023111bae660_0 .net "ALUSrc", 0 0, L_0000023111c1dac0;  alias, 1 drivers
v0000023111baee80_0 .net "Branch", 0 0, L_0000023111c1e920;  1 drivers
v0000023111badd00_0 .var "FlagW", 1 0;
v0000023111badf80_0 .net "Funct", 5 0, L_0000023111c1d840;  1 drivers
v0000023111baea20_0 .net "ImmSrc", 1 0, L_0000023111c1da20;  alias, 1 drivers
v0000023111baef20_0 .net "LDRB", 0 0, L_0000023111c1e420;  alias, 1 drivers
v0000023111bae0c0_0 .net "MemW", 0 0, L_0000023111c1e380;  alias, 1 drivers
v0000023111bae160_0 .net "MemtoReg", 0 0, L_0000023111c1d0c0;  alias, 1 drivers
v0000023111baf1a0_0 .net "Op", 1 0, L_0000023111c1d660;  1 drivers
v0000023111baf240_0 .net "PCS", 0 0, L_0000023111ba5730;  alias, 1 drivers
v0000023111bae340_0 .net "Rd", 3 0, L_0000023111c1dc00;  1 drivers
v0000023111b96b10_0 .net "RegSrc", 1 0, L_0000023111c1e9c0;  alias, 1 drivers
v0000023111b95530_0 .net "RegW", 0 0, L_0000023111c1e880;  alias, 1 drivers
v0000023111b95d50_0 .net *"_ivl_11", 10 0, v0000023111c12560_0;  1 drivers
L_0000023111c20098 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023111b96570_0 .net/2u *"_ivl_12", 3 0, L_0000023111c20098;  1 drivers
v0000023111b7c5a0_0 .net *"_ivl_14", 0 0, L_0000023111c1d8e0;  1 drivers
v0000023111c12920_0 .net *"_ivl_16", 0 0, L_0000023111ba57a0;  1 drivers
v0000023111c12560_0 .var "controls", 10 0;
E_0000023111b930d0 .event anyedge, v0000023111badc60_0, v0000023111badf80_0, v0000023111bae2a0_0;
E_0000023111b93150 .event anyedge, v0000023111baf1a0_0, v0000023111badf80_0;
L_0000023111c1e9c0 .part v0000023111c12560_0, 9, 2;
L_0000023111c1da20 .part v0000023111c12560_0, 7, 2;
L_0000023111c1dac0 .part v0000023111c12560_0, 6, 1;
L_0000023111c1d0c0 .part v0000023111c12560_0, 5, 1;
L_0000023111c1e880 .part v0000023111c12560_0, 4, 1;
L_0000023111c1e380 .part v0000023111c12560_0, 3, 1;
L_0000023111c1e920 .part v0000023111c12560_0, 2, 1;
L_0000023111c1d5c0 .part v0000023111c12560_0, 1, 1;
L_0000023111c1e420 .part v0000023111c12560_0, 0, 1;
L_0000023111c1d8e0 .cmp/eq 4, L_0000023111c1dc00, L_0000023111c20098;
S_0000023111b78560 .scope module, "dp" "datapath" 4 49, 10 1 0, S_00000231118ada80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "LDRB";
    .port_info 7 /INPUT 3 "ALUControl";
    .port_info 8 /INPUT 1 "MemtoReg";
    .port_info 9 /INPUT 1 "PCSrc";
    .port_info 10 /OUTPUT 4 "ALUFlags";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /INPUT 32 "Instr";
    .port_info 13 /OUTPUT 32 "ALUResult";
    .port_info 14 /OUTPUT 32 "WriteData";
    .port_info 15 /INPUT 32 "ReadData";
v0000023111c1c050_0 .net "ALUControl", 2 0, v0000023111bae2a0_0;  alias, 1 drivers
v0000023111c1caf0_0 .net "ALUFlags", 3 0, L_0000023111c69090;  alias, 1 drivers
v0000023111c1b650_0 .net "ALUResult", 31 0, v0000023111c129c0_0;  alias, 1 drivers
v0000023111c1be70_0 .net "ALUSrc", 0 0, L_0000023111c1dac0;  alias, 1 drivers
v0000023111c1c550_0 .net "ExtImm", 31 0, v0000023111c15970_0;  1 drivers
v0000023111c1c230_0 .net "ImmSrc", 1 0, L_0000023111c1da20;  alias, 1 drivers
v0000023111c1ce10_0 .net "Instr", 31 0, L_0000023111ba5f80;  alias, 1 drivers
v0000023111c1c190_0 .net "LDRB", 0 0, L_0000023111c1e420;  alias, 1 drivers
v0000023111c1c2d0_0 .net "MemtoReg", 0 0, L_0000023111c1d0c0;  alias, 1 drivers
v0000023111c1bc90_0 .net "PC", 31 0, v0000023111c150b0_0;  alias, 1 drivers
v0000023111c1c0f0_0 .net "PCNext", 31 0, L_0000023111c687d0;  1 drivers
v0000023111c1c370_0 .net "PCPlus4", 31 0, L_0000023111c68550;  1 drivers
v0000023111c1c410_0 .net "PCPlus8", 31 0, L_0000023111c69270;  1 drivers
v0000023111c1b8d0_0 .net "PCSrc", 0 0, L_0000023111ba59d0;  alias, 1 drivers
v0000023111c1cb90_0 .net "RA1", 3 0, L_0000023111c68910;  1 drivers
v0000023111c1b290_0 .net "RA2", 3 0, L_0000023111c684b0;  1 drivers
v0000023111c1c4b0_0 .net "ReadData", 31 0, L_0000023111ba5e30;  alias, 1 drivers
v0000023111c1c5f0_0 .net "ReadData2", 31 0, L_0000023111c68af0;  1 drivers
v0000023111c1cc30_0 .var "ReadDataLDRB", 31 0;
v0000023111c1bf10_0 .net "RegSrc", 1 0, L_0000023111c1e9c0;  alias, 1 drivers
v0000023111c1bab0_0 .net "RegWrite", 0 0, L_0000023111ba58f0;  alias, 1 drivers
v0000023111c1c690_0 .net "Result", 31 0, L_0000023111c682d0;  1 drivers
v0000023111c1b830_0 .net "SrcA", 31 0, L_0000023111c69450;  1 drivers
v0000023111c1bd30_0 .net "SrcB", 31 0, L_0000023111c69a90;  1 drivers
v0000023111c1c730_0 .net "WriteData", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1ba10_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c1ccd0_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
E_0000023111b92590 .event anyedge, v0000023111baef20_0, v0000023111c129c0_0, v0000023111c144d0_0;
L_0000023111c696d0 .part L_0000023111ba5f80, 16, 4;
L_0000023111c68410 .part L_0000023111c1e9c0, 0, 1;
L_0000023111c69c70 .part L_0000023111ba5f80, 0, 4;
L_0000023111c685f0 .part L_0000023111ba5f80, 12, 4;
L_0000023111c69590 .part L_0000023111c1e9c0, 1, 1;
L_0000023111c69770 .part L_0000023111ba5f80, 12, 4;
L_0000023111c68b90 .part L_0000023111ba5f80, 0, 24;
S_0000023111b76de0 .scope module, "alu" "alu" 10 136, 11 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0000023111ba6140 .functor NOT 32, L_0000023111c69a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023111c20368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023111b7fac0 .functor XNOR 1, L_0000023111c68eb0, L_0000023111c20368, C4<0>, C4<0>;
L_0000023111c203b0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0000023111b80230 .functor AND 1, L_0000023111b7fac0, L_0000023111c203b0, C4<1>, C4<1>;
L_0000023111c203f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000023111b80460 .functor XNOR 1, L_0000023111c68d70, L_0000023111c203f8, C4<0>, C4<0>;
L_0000023111b457f0 .functor XOR 1, L_0000023111c693b0, L_0000023111c68e10, C4<0>, C4<0>;
L_0000023111b805b0 .functor XOR 1, L_0000023111b457f0, L_0000023111c68190, C4<0>, C4<0>;
L_0000023111bedd20 .functor NOT 1, L_0000023111b805b0, C4<0>, C4<0>, C4<0>;
L_0000023111bed0e0 .functor AND 1, L_0000023111b80460, L_0000023111bedd20, C4<1>, C4<1>;
L_0000023111bed690 .functor XOR 1, L_0000023111c68ff0, L_0000023111c68230, C4<0>, C4<0>;
L_0000023111beda10 .functor AND 1, L_0000023111bed0e0, L_0000023111bed690, C4<1>, C4<1>;
v0000023111c12ce0_0 .net "ALUControl", 2 0, v0000023111bae2a0_0;  alias, 1 drivers
v0000023111c13320_0 .net "ALUFlags", 3 0, L_0000023111c69090;  alias, 1 drivers
v0000023111c129c0_0 .var "Result", 31 0;
v0000023111c133c0_0 .net *"_ivl_1", 0 0, L_0000023111c68690;  1 drivers
v0000023111c13b40_0 .net *"_ivl_10", 31 0, L_0000023111c69310;  1 drivers
L_0000023111c202d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111c12880_0 .net *"_ivl_13", 30 0, L_0000023111c202d8;  1 drivers
L_0000023111c20320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111c13500_0 .net/2u *"_ivl_18", 31 0, L_0000023111c20320;  1 drivers
v0000023111c127e0_0 .net *"_ivl_2", 31 0, L_0000023111ba6140;  1 drivers
v0000023111c136e0_0 .net *"_ivl_23", 0 0, L_0000023111c68eb0;  1 drivers
v0000023111c13c80_0 .net/2u *"_ivl_24", 0 0, L_0000023111c20368;  1 drivers
v0000023111c12a60_0 .net *"_ivl_26", 0 0, L_0000023111b7fac0;  1 drivers
v0000023111c13460_0 .net *"_ivl_28", 0 0, L_0000023111c203b0;  1 drivers
v0000023111c135a0_0 .net *"_ivl_33", 0 0, L_0000023111c68d70;  1 drivers
v0000023111c13640_0 .net/2u *"_ivl_34", 0 0, L_0000023111c203f8;  1 drivers
v0000023111c12b00_0 .net *"_ivl_36", 0 0, L_0000023111b80460;  1 drivers
v0000023111c13780_0 .net *"_ivl_39", 0 0, L_0000023111c693b0;  1 drivers
v0000023111c13d20_0 .net *"_ivl_4", 31 0, L_0000023111c69b30;  1 drivers
v0000023111c138c0_0 .net *"_ivl_41", 0 0, L_0000023111c68e10;  1 drivers
v0000023111c12ba0_0 .net *"_ivl_42", 0 0, L_0000023111b457f0;  1 drivers
v0000023111c12600_0 .net *"_ivl_45", 0 0, L_0000023111c68190;  1 drivers
v0000023111c12c40_0 .net *"_ivl_46", 0 0, L_0000023111b805b0;  1 drivers
v0000023111c12f60_0 .net *"_ivl_48", 0 0, L_0000023111bedd20;  1 drivers
v0000023111c13be0_0 .net *"_ivl_50", 0 0, L_0000023111bed0e0;  1 drivers
v0000023111c13dc0_0 .net *"_ivl_53", 0 0, L_0000023111c68ff0;  1 drivers
v0000023111c13e60_0 .net *"_ivl_55", 0 0, L_0000023111c68230;  1 drivers
v0000023111c13f00_0 .net *"_ivl_56", 0 0, L_0000023111bed690;  1 drivers
v0000023111c12100_0 .net *"_ivl_6", 31 0, L_0000023111c69ef0;  1 drivers
v0000023111c12240_0 .net *"_ivl_9", 0 0, L_0000023111c68c30;  1 drivers
v0000023111c122e0_0 .net "a", 31 0, L_0000023111c69450;  alias, 1 drivers
v0000023111c12380_0 .net "b", 31 0, L_0000023111c69a90;  alias, 1 drivers
v0000023111c12420_0 .net "carry", 0 0, L_0000023111b80230;  1 drivers
v0000023111c15830_0 .net "negative", 0 0, L_0000023111c680f0;  1 drivers
v0000023111c15bf0_0 .net "overflow", 0 0, L_0000023111beda10;  1 drivers
v0000023111c15a10_0 .net "sum", 31 0, L_0000023111c69bd0;  1 drivers
v0000023111c15c90_0 .net "zero", 0 0, L_0000023111c69d10;  1 drivers
E_0000023111b93010 .event anyedge, v0000023111bae2a0_0, v0000023111c15a10_0, v0000023111c122e0_0, v0000023111c12380_0;
L_0000023111c68690 .part v0000023111bae2a0_0, 0, 1;
L_0000023111c69b30 .functor MUXZ 32, L_0000023111c69a90, L_0000023111ba6140, L_0000023111c68690, C4<>;
L_0000023111c69ef0 .arith/sum 32, L_0000023111c69450, L_0000023111c69b30;
L_0000023111c68c30 .part v0000023111bae2a0_0, 0, 1;
L_0000023111c69310 .concat [ 1 31 0 0], L_0000023111c68c30, L_0000023111c202d8;
L_0000023111c69bd0 .arith/sum 32, L_0000023111c69ef0, L_0000023111c69310;
L_0000023111c680f0 .part v0000023111c129c0_0, 31, 1;
L_0000023111c69d10 .cmp/eq 32, v0000023111c129c0_0, L_0000023111c20320;
L_0000023111c68eb0 .part v0000023111bae2a0_0, 1, 1;
L_0000023111c68d70 .part v0000023111bae2a0_0, 1, 1;
L_0000023111c693b0 .part L_0000023111c69450, 31, 1;
L_0000023111c68e10 .part L_0000023111c69a90, 31, 1;
L_0000023111c68190 .part v0000023111bae2a0_0, 0, 1;
L_0000023111c68ff0 .part L_0000023111c69450, 31, 1;
L_0000023111c68230 .part L_0000023111c69bd0, 31, 1;
L_0000023111c69090 .concat [ 1 1 1 1], L_0000023111beda10, L_0000023111b80230, L_0000023111c69d10, L_0000023111c680f0;
S_0000023111b76890 .scope module, "ext" "extend" 10 123, 12 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0000023111c15970_0 .var "ExtImm", 31 0;
v0000023111c14930_0 .net "ImmSrc", 1 0, L_0000023111c1da20;  alias, 1 drivers
v0000023111c15150_0 .net "Instr", 23 0, L_0000023111c68b90;  1 drivers
E_0000023111b93050 .event anyedge, v0000023111baea20_0, v0000023111c15150_0;
S_0000023111b76a20 .scope module, "ldrbmux" "mux2" 10 108, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023111b93090 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0000023111c144d0_0 .net "d0", 31 0, L_0000023111ba5e30;  alias, 1 drivers
v0000023111c14d90_0 .net "d1", 31 0, v0000023111c1cc30_0;  1 drivers
v0000023111c158d0_0 .net "s", 0 0, L_0000023111c1e420;  alias, 1 drivers
v0000023111c15d30_0 .net "y", 31 0, L_0000023111c68af0;  alias, 1 drivers
L_0000023111c68af0 .functor MUXZ 32, L_0000023111ba5e30, v0000023111c1cc30_0, L_0000023111c1e420, C4<>;
S_0000023111b76bb0 .scope module, "pcadd1" "adder" 10 60, 14 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000023111b932d0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0000023111c14c50_0 .net "a", 31 0, v0000023111c150b0_0;  alias, 1 drivers
L_0000023111c200e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023111c14f70_0 .net "b", 31 0, L_0000023111c200e0;  1 drivers
v0000023111c149d0_0 .net "y", 31 0, L_0000023111c68550;  alias, 1 drivers
L_0000023111c68550 .arith/sum 32, v0000023111c150b0_0, L_0000023111c200e0;
S_0000023111b72290 .scope module, "pcadd2" "adder" 10 65, 14 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0000023111b92bd0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v0000023111c147f0_0 .net "a", 31 0, L_0000023111c68550;  alias, 1 drivers
L_0000023111c20128 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023111c15650_0 .net "b", 31 0, L_0000023111c20128;  1 drivers
v0000023111c15dd0_0 .net "y", 31 0, L_0000023111c69270;  alias, 1 drivers
L_0000023111c69270 .arith/sum 32, L_0000023111c68550, L_0000023111c20128;
S_0000023111b72420 .scope module, "pcmux" "mux2" 10 48, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023111b925d0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0000023111c14cf0_0 .net "d0", 31 0, L_0000023111c68550;  alias, 1 drivers
v0000023111c146b0_0 .net "d1", 31 0, L_0000023111c682d0;  alias, 1 drivers
v0000023111c14a70_0 .net "s", 0 0, L_0000023111ba59d0;  alias, 1 drivers
v0000023111c14750_0 .net "y", 31 0, L_0000023111c687d0;  alias, 1 drivers
L_0000023111c687d0 .functor MUXZ 32, L_0000023111c68550, L_0000023111c682d0, L_0000023111ba59d0, C4<>;
S_0000023111c16e90 .scope module, "pcreg" "flopr" 10 54, 15 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000023111b92850 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0000023111c14ed0_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c15010_0 .net "d", 31 0, L_0000023111c687d0;  alias, 1 drivers
v0000023111c150b0_0 .var "q", 31 0;
v0000023111c15e70_0 .net "reset", 0 0, v0000023111c1e740_0;  alias, 1 drivers
S_0000023111c16b70 .scope module, "ra1mux" "mux2" 10 70, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000023111b92890 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0000023111c14b10_0 .net "d0", 3 0, L_0000023111c696d0;  1 drivers
L_0000023111c20170 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023111c14610_0 .net "d1", 3 0, L_0000023111c20170;  1 drivers
v0000023111c151f0_0 .net "s", 0 0, L_0000023111c68410;  1 drivers
v0000023111c14890_0 .net "y", 3 0, L_0000023111c68910;  alias, 1 drivers
L_0000023111c68910 .functor MUXZ 4, L_0000023111c696d0, L_0000023111c20170, L_0000023111c68410, C4<>;
S_0000023111c16080 .scope module, "ra2mux" "mux2" 10 76, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0000023111b92610 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000000100>;
v0000023111c14570_0 .net "d0", 3 0, L_0000023111c69c70;  1 drivers
v0000023111c15290_0 .net "d1", 3 0, L_0000023111c685f0;  1 drivers
v0000023111c15330_0 .net "s", 0 0, L_0000023111c69590;  1 drivers
v0000023111c15ab0_0 .net "y", 3 0, L_0000023111c684b0;  alias, 1 drivers
L_0000023111c684b0 .functor MUXZ 4, L_0000023111c69c70, L_0000023111c685f0, L_0000023111c69590, C4<>;
S_0000023111c16530 .scope module, "resmux" "mux2" 10 116, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023111b928d0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0000023111c15470_0 .net "d0", 31 0, v0000023111c129c0_0;  alias, 1 drivers
v0000023111c14bb0_0 .net "d1", 31 0, L_0000023111c68af0;  alias, 1 drivers
v0000023111c15b50_0 .net "s", 0 0, L_0000023111c1d0c0;  alias, 1 drivers
v0000023111c15f10_0 .net "y", 31 0, L_0000023111c682d0;  alias, 1 drivers
L_0000023111c682d0 .functor MUXZ 32, v0000023111c129c0_0, L_0000023111c68af0, L_0000023111c1d0c0, C4<>;
S_0000023111c16d00 .scope module, "rf" "regfile" 10 83, 16 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0000023111c201b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023111c14070_0 .net/2u *"_ivl_0", 3 0, L_0000023111c201b8;  1 drivers
L_0000023111c20248 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000023111c155b0_0 .net/2u *"_ivl_12", 3 0, L_0000023111c20248;  1 drivers
v0000023111c153d0_0 .net *"_ivl_14", 0 0, L_0000023111c68370;  1 drivers
v0000023111c142f0_0 .net *"_ivl_16", 31 0, L_0000023111c68f50;  1 drivers
v0000023111c15510_0 .net *"_ivl_18", 5 0, L_0000023111c69630;  1 drivers
v0000023111c156f0_0 .net *"_ivl_2", 0 0, L_0000023111c69e50;  1 drivers
L_0000023111c20290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111c15790_0 .net *"_ivl_21", 1 0, L_0000023111c20290;  1 drivers
v0000023111c14430_0 .net *"_ivl_4", 31 0, L_0000023111c69950;  1 drivers
v0000023111c14110_0 .net *"_ivl_6", 5 0, L_0000023111c69f90;  1 drivers
L_0000023111c20200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111c141b0_0 .net *"_ivl_9", 1 0, L_0000023111c20200;  1 drivers
v0000023111c14250_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c14390_0 .net "r15", 31 0, L_0000023111c69270;  alias, 1 drivers
v0000023111c1c870_0 .net "ra1", 3 0, L_0000023111c68910;  alias, 1 drivers
v0000023111c1b510_0 .net "ra2", 3 0, L_0000023111c684b0;  alias, 1 drivers
v0000023111c1ca50_0 .net "rd1", 31 0, L_0000023111c69450;  alias, 1 drivers
v0000023111c1b3d0_0 .net "rd2", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1cd70 .array "rf", 0 14, 31 0;
v0000023111c1b1f0_0 .net "wa3", 3 0, L_0000023111c69770;  1 drivers
v0000023111c1c7d0_0 .net "wd3", 31 0, L_0000023111c682d0;  alias, 1 drivers
v0000023111c1c910_0 .net "we3", 0 0, L_0000023111ba58f0;  alias, 1 drivers
E_0000023111b92990 .event posedge, v0000023111baf060_0;
L_0000023111c69e50 .cmp/eq 4, L_0000023111c68910, L_0000023111c201b8;
L_0000023111c69950 .array/port v0000023111c1cd70, L_0000023111c69f90;
L_0000023111c69f90 .concat [ 4 2 0 0], L_0000023111c68910, L_0000023111c20200;
L_0000023111c69450 .functor MUXZ 32, L_0000023111c69950, L_0000023111c69270, L_0000023111c69e50, C4<>;
L_0000023111c68370 .cmp/eq 4, L_0000023111c684b0, L_0000023111c20248;
L_0000023111c68f50 .array/port v0000023111c1cd70, L_0000023111c69630;
L_0000023111c69630 .concat [ 4 2 0 0], L_0000023111c684b0, L_0000023111c20290;
L_0000023111c68cd0 .functor MUXZ 32, L_0000023111c68f50, L_0000023111c69270, L_0000023111c68370, C4<>;
S_0000023111c16850 .scope module, "srcbmux" "mux2" 10 129, 13 1 0, S_0000023111b78560;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000023111b935d0 .param/l "WIDTH" 0 13 7, +C4<00000000000000000000000000100000>;
v0000023111c1b5b0_0 .net "d0", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1c9b0_0 .net "d1", 31 0, v0000023111c15970_0;  alias, 1 drivers
v0000023111c1b970_0 .net "s", 0 0, L_0000023111c1dac0;  alias, 1 drivers
v0000023111c1bdd0_0 .net "y", 31 0, L_0000023111c69a90;  alias, 1 drivers
L_0000023111c69a90 .functor MUXZ 32, L_0000023111c68cd0, v0000023111c15970_0, L_0000023111c1dac0, C4<>;
S_0000023111c16210 .scope module, "dmem" "dmem" 3 24, 17 1 0, S_00000231118ad8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000023111ba5e30 .functor BUFZ 32, L_0000023111c1e060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023111c1de80 .array "RAM", 0 63, 31 0;
v0000023111c1d700_0 .net *"_ivl_0", 31 0, L_0000023111c1e060;  1 drivers
v0000023111c1e600_0 .net *"_ivl_3", 29 0, L_0000023111c1eba0;  1 drivers
v0000023111c1e4c0_0 .net "a", 31 0, v0000023111c129c0_0;  alias, 1 drivers
v0000023111c1ea60_0 .net "clk", 0 0, v0000023111c1d2a0_0;  alias, 1 drivers
v0000023111c1d340_0 .net "rd", 31 0, L_0000023111ba5e30;  alias, 1 drivers
v0000023111c1dfc0_0 .net "wd", 31 0, L_0000023111c68cd0;  alias, 1 drivers
v0000023111c1d7a0_0 .net "we", 0 0, L_0000023111ba5960;  alias, 1 drivers
L_0000023111c1e060 .array/port v0000023111c1de80, L_0000023111c1eba0;
L_0000023111c1eba0 .part v0000023111c129c0_0, 2, 30;
S_0000023111c163a0 .scope module, "imem" "imem" 3 18, 18 1 0, S_00000231118ad8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000023111ba5f80 .functor BUFZ 32, L_0000023111c1db60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023111c1e1a0 .array "RAM", 0 63, 31 0;
v0000023111c1e100_0 .net *"_ivl_0", 31 0, L_0000023111c1db60;  1 drivers
v0000023111c1ec40_0 .net *"_ivl_3", 29 0, L_0000023111c1ef60;  1 drivers
v0000023111c1e240_0 .net "a", 31 0, v0000023111c150b0_0;  alias, 1 drivers
v0000023111c1ece0_0 .net "rd", 31 0, L_0000023111ba5f80;  alias, 1 drivers
L_0000023111c1db60 .array/port v0000023111c1e1a0, L_0000023111c1ef60;
L_0000023111c1ef60 .part v0000023111c150b0_0, 2, 30;
    .scope S_0000023111c163a0;
T_0 ;
    %vpi_call 18 10 "$readmemh", "memfile2.dat", v0000023111c1e1a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000023111c16210;
T_1 ;
    %wait E_0000023111b92990;
    %load/vec4 v0000023111c1d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023111c1dfc0_0;
    %load/vec4 v0000023111c1e4c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111c1de80, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023111b7abc0;
T_2 ;
    %wait E_0000023111b93150;
    %load/vec4 v0000023111baf1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000023111badf80_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000023111badf80_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0000023111badf80_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
T_2.8 ;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v0000023111c12560_0, 0, 11;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023111b7abc0;
T_3 ;
    %wait E_0000023111b930d0;
    %load/vec4 v0000023111badc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000023111badf80_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v0000023111badf80_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023111badd00_0, 4, 1;
    %load/vec4 v0000023111badf80_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023111bae2a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000023111bae2a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023111badd00_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023111bae2a0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023111badd00_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023111b7aa30;
T_4 ;
    %wait E_0000023111b93250;
    %load/vec4 v0000023111baf380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111badee0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023111baf420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023111bad940_0;
    %assign/vec4 v0000023111badee0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023111b7a8a0;
T_5 ;
    %wait E_0000023111b93250;
    %load/vec4 v0000023111baeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111bae020_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023111bae480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000023111bada80_0;
    %assign/vec4 v0000023111bae020_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023111b809b0;
T_6 ;
    %wait E_0000023111b93450;
    %load/vec4 v0000023111baefc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0000023111baf2e0_0;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0000023111baf2e0_0;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0000023111bae7a0_0;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0000023111bae7a0_0;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0000023111bae200_0;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0000023111bae200_0;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0000023111baf560_0;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0000023111baf560_0;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0000023111bae7a0_0;
    %load/vec4 v0000023111baf2e0_0;
    %inv;
    %and;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0000023111bae7a0_0;
    %load/vec4 v0000023111baf2e0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0000023111baec00_0;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0000023111baec00_0;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0000023111baf2e0_0;
    %inv;
    %load/vec4 v0000023111baec00_0;
    %and;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0000023111baf2e0_0;
    %inv;
    %load/vec4 v0000023111baec00_0;
    %and;
    %inv;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111baf4c0_0, 0, 1;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023111c16e90;
T_7 ;
    %wait E_0000023111b93250;
    %load/vec4 v0000023111c15e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111c150b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023111c15010_0;
    %assign/vec4 v0000023111c150b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023111c16d00;
T_8 ;
    %wait E_0000023111b92990;
    %load/vec4 v0000023111c1c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023111c1c7d0_0;
    %load/vec4 v0000023111c1b1f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111c1cd70, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023111b76890;
T_9 ;
    %wait E_0000023111b93050;
    %load/vec4 v0000023111c14930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023111c15970_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023111c15150_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c15970_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000023111c15150_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c15970_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0000023111c15150_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0000023111c15150_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000023111c15970_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023111b76de0;
T_10 ;
    %wait E_0000023111b93010;
    %load/vec4 v0000023111c12ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000023111c15a10_0;
    %store/vec4 v0000023111c129c0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000023111c122e0_0;
    %load/vec4 v0000023111c12380_0;
    %and;
    %store/vec4 v0000023111c129c0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000023111c122e0_0;
    %load/vec4 v0000023111c12380_0;
    %or;
    %store/vec4 v0000023111c129c0_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000023111c122e0_0;
    %load/vec4 v0000023111c12380_0;
    %xor;
    %store/vec4 v0000023111c129c0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023111b78560;
T_11 ;
    %wait E_0000023111b92590;
    %load/vec4 v0000023111c1c190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000023111c1b650_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023111c1c4b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c1cc30_0, 0, 32;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023111c1c4b0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c1cc30_0, 0, 32;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023111c1c4b0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c1cc30_0, 0, 32;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000023111c1c4b0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111c1cc30_0, 0, 32;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000231118ad760;
T_12 ;
    %vpi_call 2 19 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000231118ad760 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111c1d2a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111c1e740_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111c1e740_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000231118ad760;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0000023111c1d2a0_0;
    %inv;
    %store/vec4 v0000023111c1d2a0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000231118ad760;
T_14 ;
    %vpi_call 2 46 "$monitor", "%2d: | clk = %b | reset = %b | DataAdr = %b | WriteData = %b | MemWrite = %b", $time, v0000023111c1d2a0_0, v0000023111c1e740_0, v0000023111c1eb00_0, v0000023111c1d200_0, v0000023111c1d480_0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "arm.v";
    "controller.v";
    "condlogic.v";
    "condcheck.v";
    "flopenr.v";
    "decode.v";
    "datapath.v";
    "alu.v";
    "extend.v";
    "mux2.v";
    "adder.v";
    "flopr.v";
    "regfile.v";
    "dmem.v";
    "imem.v";
