# Tiny Tapeout project information
project:
  title:        "Tiny D-Cache"      # Project title
  author:       "Niels Hartmann"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "8-entry 8-bit Data Cache with AHB-Lite interface"      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_simple_dcache"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "pkg_dcache.sv"
    - "dcache_ahb_ctrl.sv"
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "req_addr[0]"
  ui[1]: "req_addr[1]"
  ui[2]: "req_addr[2]"
  ui[3]: "req_addr[3]"
  ui[4]: "req_valid"
  ui[5]: "req_write"
  ui[6]: "req_wdata"
  ui[7]: "nibble_sel"

  # Outputs
  uo[0]: "resp_rdata[0]"
  uo[1]: "resp_rdata[1]"
  uo[2]: "resp_rdata[2]"
  uo[3]: "resp_rdata[3]"
  uo[4]: "req_ready"
  uo[5]: "resp_valid"
  uo[6]: "hwrite"
  uo[7]: "htrans"

  # Bidirectional pins
  uio[0]: "mem_data[0]"
  uio[1]: "mem_data[1]"
  uio[2]: "mem_data[2]"
  uio[3]: "mem_data[3]"
  uio[4]: "mem_data[4]"
  uio[5]: "mem_data[5]"
  uio[6]: "mem_data[6]"
  uio[7]: "mem_data[7]"

# Do not change!
yaml_version: 6
