INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/BaudRate_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRate_generatormodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/imports/TP1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/TP2/UART.srcs/sources_1/new/rx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/testRxUart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testRxUart
