OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: clock_divider
[INFO ODB-0130]     Created 4 pins.
[INFO ODB-0131]     Created 127 components and 672 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 458 connections.
[INFO ODB-0133]     Created 73 nets and 190 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/freqdiv/runs/RUN_2022.10.19_14.29.10/tmp/floorplan/6-pdn.def
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 47840 51680
[INFO GPL-0006] NumInstances: 127
[INFO GPL-0007] NumPlaceInstances: 72
[INFO GPL-0008] NumFixedInstances: 55
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 73
[INFO GPL-0011] NumPins: 192
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 53810 64530
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 47840 51680
[INFO GPL-0016] CoreArea: 1726656000
[INFO GPL-0017] NonPlaceInstsArea: 143888000
[INFO GPL-0018] PlaceInstsArea: 914627200
[INFO GPL-0019] Util(%): 57.79
[INFO GPL-0020] StdInstsArea: 914627200
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG Error: 0.00000008 HPWL: 831500
[InitialPlace]  Iter: 2 CG Error: 0.00000004 HPWL: 906110
[InitialPlace]  Iter: 3 CG Error: 0.00000010 HPWL: 917117
[InitialPlace]  Iter: 4 CG Error: 0.00000006 HPWL: 919444
[InitialPlace]  Iter: 5 CG Error: 0.00000009 HPWL: 919790
[INFO GPL-0031] FillerInit: NumGCells: 6286
[INFO GPL-0032] FillerInit: NumGNets: 73
[INFO GPL-0033] FillerInit: NumGPins: 192
[INFO GPL-0023] TargetDensity: 50.00
[INFO GPL-0024] AveragePlaceInstArea: 12703155
[INFO GPL-0025] IdealBinArea: 254063
[INFO GPL-0026] IdealBinCnt: 6796
[INFO GPL-0027] TotalBinArea: 1726656000
[INFO GPL-0028] BinCnt: 64 64
[INFO GPL-0029] BinSize: 662 638
[INFO GPL-0030] NumBins: 4096
[NesterovSolve] Iter: 1 overflow: 0 HPWL: 174134
[NesterovSolve] Finished with Overflow: 0.000000
[WARNING STA-0053] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
[WARNING STA-0163] /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 23, default_fanout_load is 0.0.
###############################################################################
# Created by write_sdc
# Wed Oct 19 14:29:24 2022
###############################################################################
current_design clock_divider
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 0.5000 
set_clock_uncertainty 0.2500 clk
set_input_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {clock_in}]
set_output_delay 0.1000 -clock [get_clocks {clk}] -add_delay [get_ports {clock_out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {clock_out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clock_in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.30    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.44    0.44 v _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.10    0.00    0.44 v clock_out (out)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.30    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.55    0.55 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.22    0.00    0.55 ^ clock_out (out)
                                  0.55   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.30    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.55    0.55 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.22    0.00    0.55 ^ clock_out (out)
                                  0.55   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)



===========================================================================
report_checks --slack_max -0.01
============================================================================
Startpoint: _090_ (rising edge-triggered flip-flop)
Endpoint: clock_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.30    0.00    0.00 ^ _090_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.55    0.55 ^ _090_/Q (sky130_fd_sc_hd__dfxtp_2)
     1    0.03                           clock_out (net)
                  0.22    0.00    0.55 ^ clock_out (out)
                                  0.55   data arrival time

                  0.00    0.50    0.50   clock clk (rise edge)
                          0.00    0.50   clock network delay (ideal)
                         -0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -0.10    0.15   output external delay
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)


check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -0.40
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -0.40
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -0.40

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.29
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.58e-04   4.28e-05   2.45e-10   2.01e-04 100.0%
Combinational          4.24e-14   2.24e-14   2.33e-10   2.33e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.58e-04   4.28e-05   4.78e-10   2.01e-04 100.0%
                          78.7%      21.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1059 u^2 61% utilization.
area_report_end
