<stg><name>Matrix_Vector_Activa.8</name>


<trans_list>

<trans id="4933" from="1" to="2">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4934" from="2" to="3">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5000" from="3" to="11">
<condition id="343">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5001" from="3" to="4">
<condition id="351">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4993" from="4" to="5">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="5" to="6">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="6" to="7">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="7" to="8">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="8" to="9">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4998" from="9" to="10">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4999" from="10" to="3">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="32">
<![CDATA[
entry:0  %accu_V_0_0_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
entry:1  %accu_V_0_1_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
entry:2  %accu_V_0_2_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
entry:3  %accu_V_0_3_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
entry:4  %accu_V_0_4_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
entry:5  %accu_V_0_5_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
entry:6  %accu_V_0_6_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
entry:7  %accu_V_0_7_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
entry:8  %accu_V_0_8_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
entry:9  %accu_V_0_9_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
entry:10  %accu_V_0_10_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
entry:11  %accu_V_0_11_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
entry:12  %accu_V_0_12_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
entry:13  %accu_V_0_13_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
entry:14  %accu_V_0_14_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
entry:15  %accu_V_0_15_i_i = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
entry:16  %tile_assign = alloca i32

]]></Node>
<StgValue><ssdm name="tile_assign"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:17  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
entry:18  %tmp_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
entry:19  %tmp_V_24 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:20  %tmp_V_25 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
entry:21  %tmp_V_26 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
entry:22  %tmp_V_27 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
entry:23  %tmp_V_28 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
entry:24  %tmp_V_29 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:25  %tmp_V_30 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
entry:26  %tmp_V_31 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:27  %tmp_V_32 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
entry:28  %tmp_V_33 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
entry:29  %tmp_V_34 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
entry:30  %tmp_V_35 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:31  %tmp_V_37 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
entry:32  %tmp_V_38 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
entry:33  %tmp_V_39 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:34  %tmp_V_40 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
entry:35  %tmp_V_41 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
entry:36  %tmp_V_42 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
entry:37  %tmp_V_43 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:38  %tmp_V_44 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
entry:39  %tmp_V_45 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:40  %tmp_V_46 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
entry:41  %tmp_V_47 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
entry:42  %tmp_V_48 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
entry:43  %tmp_V_49 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
entry:44  %tmp_V_50 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry:45  %tmp_V_51 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:46  %tmp_V_52 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
entry:47  %tmp_V_53 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:48  %tmp_V_54 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
entry:49  %tmp_V_55 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
entry:50  %tmp_V_56 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
entry:51  %tmp_V_57 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
entry:52  %tmp_V_58 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
entry:53  %tmp_V_59 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
entry:54  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58  %tmp_70_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %tmp_70_loc)

]]></Node>
<StgValue><ssdm name="tmp_70_loc_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:64  store i32 0, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:55  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:57  call void (...)* @_ssdm_op_SpecInterface(i32* %tmp_70_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  %tmp_17 = shl i32 %tmp_70_loc_read, 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60  %tmp_18 = shl i32 %tmp_70_loc_read, 5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  %tmp_i_i = add i32 %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
entry:65  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %._crit_edge.i.i ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %tmp_i_i

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond_i_i, label %.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
:0  %nf_assign_load_1 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1805_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str93)

]]></Node>
<StgValue><ssdm name="tmp_1805_i_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i_i_348 = icmp eq i32 %nf_assign_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_i_i_348"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_i_i_348, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32">
<![CDATA[
:36  %tmp_20 = trunc i32 %sf_1_load to i6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32">
<![CDATA[
:1  %tmp_19 = trunc i32 %sf_1_load to i6

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0">
<![CDATA[
:2  switch i6 %tmp_19, label %branch35.i.i [
    i6 0, label %..critedge.0.i.i_crit_edge
    i6 1, label %branch1.i.i
    i6 2, label %branch2.i.i
    i6 3, label %branch3.i.i
    i6 4, label %branch4.i.i
    i6 5, label %branch5.i.i
    i6 6, label %branch6.i.i
    i6 7, label %branch7.i.i
    i6 8, label %branch8.i.i
    i6 9, label %branch9.i.i
    i6 10, label %branch10.i.i
    i6 11, label %branch11.i.i
    i6 12, label %branch12.i.i
    i6 13, label %branch13.i.i
    i6 14, label %branch14.i.i
    i6 15, label %branch15.i.i
    i6 16, label %branch16.i.i
    i6 17, label %branch17.i.i
    i6 18, label %branch18.i.i
    i6 19, label %branch19.i.i
    i6 20, label %branch20.i.i
    i6 21, label %branch21.i.i
    i6 22, label %branch22.i.i
    i6 23, label %branch23.i.i
    i6 24, label %branch24.i.i
    i6 25, label %branch25.i.i
    i6 26, label %branch26.i.i
    i6 27, label %branch27.i.i
    i6 28, label %branch28.i.i
    i6 29, label %branch29.i.i
    i6 30, label %branch30.i.i
    i6 31, label %branch31.i.i
    i6 -32, label %branch32.i.i
    i6 -31, label %branch33.i.i
    i6 -30, label %branch34.i.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:18  %sf_1_load_1 = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:19  %tmp_47_i_i = icmp eq i32 %sf_1_load_1, 0

]]></Node>
<StgValue><ssdm name="tmp_47_i_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4881" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4614  %sf = add i32 1, %sf_1_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4882" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4615  %tmp_48_i_i = icmp eq i32 %sf, 36

]]></Node>
<StgValue><ssdm name="tmp_48_i_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4901" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4905" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:52  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4958" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:53  %tmp_49_i_i = icmp eq i32 %nf, 8

]]></Node>
<StgValue><ssdm name="tmp_49_i_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4959" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:54  %p_i_i = select i1 %tmp_49_i_i, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4961" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:56  store i32 %p_i_i, i32* %nf_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4962" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:57  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %empty_892 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str93, i32 %tmp_1805_i_i)

]]></Node>
<StgValue><ssdm name="empty_892"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4967" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V_load = load i32* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_V_24_load = load i32* %tmp_V_24

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_V_25_load = load i32* %tmp_V_25

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_V_26_load = load i32* %tmp_V_26

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_V_27_load = load i32* %tmp_V_27

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_V_28_load = load i32* %tmp_V_28

]]></Node>
<StgValue><ssdm name="tmp_V_28_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_V_29_load = load i32* %tmp_V_29

]]></Node>
<StgValue><ssdm name="tmp_V_29_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_V_30_load = load i32* %tmp_V_30

]]></Node>
<StgValue><ssdm name="tmp_V_30_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_V_31_load = load i32* %tmp_V_31

]]></Node>
<StgValue><ssdm name="tmp_V_31_load"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_32_load = load i32* %tmp_V_32

]]></Node>
<StgValue><ssdm name="tmp_V_32_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_V_33_load = load i32* %tmp_V_33

]]></Node>
<StgValue><ssdm name="tmp_V_33_load"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_V_34_load = load i32* %tmp_V_34

]]></Node>
<StgValue><ssdm name="tmp_V_34_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_V_35_load = load i32* %tmp_V_35

]]></Node>
<StgValue><ssdm name="tmp_V_35_load"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_V_37_load = load i32* %tmp_V_37

]]></Node>
<StgValue><ssdm name="tmp_V_37_load"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_V_38_load = load i32* %tmp_V_38

]]></Node>
<StgValue><ssdm name="tmp_V_38_load"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp_V_39_load = load i32* %tmp_V_39

]]></Node>
<StgValue><ssdm name="tmp_V_39_load"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_V_40_load = load i32* %tmp_V_40

]]></Node>
<StgValue><ssdm name="tmp_V_40_load"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_V_41_load = load i32* %tmp_V_41

]]></Node>
<StgValue><ssdm name="tmp_V_41_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_V_42_load = load i32* %tmp_V_42

]]></Node>
<StgValue><ssdm name="tmp_V_42_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_V_43_load = load i32* %tmp_V_43

]]></Node>
<StgValue><ssdm name="tmp_V_43_load"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_V_44_load = load i32* %tmp_V_44

]]></Node>
<StgValue><ssdm name="tmp_V_44_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_V_45_load = load i32* %tmp_V_45

]]></Node>
<StgValue><ssdm name="tmp_V_45_load"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_V_46_load = load i32* %tmp_V_46

]]></Node>
<StgValue><ssdm name="tmp_V_46_load"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:23  %tmp_V_47_load = load i32* %tmp_V_47

]]></Node>
<StgValue><ssdm name="tmp_V_47_load"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:24  %tmp_V_48_load = load i32* %tmp_V_48

]]></Node>
<StgValue><ssdm name="tmp_V_48_load"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:25  %tmp_V_49_load = load i32* %tmp_V_49

]]></Node>
<StgValue><ssdm name="tmp_V_49_load"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:26  %tmp_V_50_load = load i32* %tmp_V_50

]]></Node>
<StgValue><ssdm name="tmp_V_50_load"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:27  %tmp_V_51_load = load i32* %tmp_V_51

]]></Node>
<StgValue><ssdm name="tmp_V_51_load"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:28  %tmp_V_52_load = load i32* %tmp_V_52

]]></Node>
<StgValue><ssdm name="tmp_V_52_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_V_53_load = load i32* %tmp_V_53

]]></Node>
<StgValue><ssdm name="tmp_V_53_load"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:30  %tmp_V_54_load = load i32* %tmp_V_54

]]></Node>
<StgValue><ssdm name="tmp_V_54_load"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:31  %tmp_V_55_load = load i32* %tmp_V_55

]]></Node>
<StgValue><ssdm name="tmp_V_55_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:32  %tmp_V_56_load = load i32* %tmp_V_56

]]></Node>
<StgValue><ssdm name="tmp_V_56_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
:33  %tmp_V_57_load = load i32* %tmp_V_57

]]></Node>
<StgValue><ssdm name="tmp_V_57_load"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:34  %tmp_V_58_load = load i32* %tmp_V_58

]]></Node>
<StgValue><ssdm name="tmp_V_58_load"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:35  %tmp_V_59_load = load i32* %tmp_V_59

]]></Node>
<StgValue><ssdm name="tmp_V_59_load"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="6">
<![CDATA[
:37  %inElem_V_1 = call i32 @_ssdm_op_Mux.ap_auto.36i32.i6(i32 %tmp_V_load, i32 %tmp_V_24_load, i32 %tmp_V_25_load, i32 %tmp_V_26_load, i32 %tmp_V_27_load, i32 %tmp_V_28_load, i32 %tmp_V_29_load, i32 %tmp_V_30_load, i32 %tmp_V_31_load, i32 %tmp_V_32_load, i32 %tmp_V_33_load, i32 %tmp_V_34_load, i32 %tmp_V_35_load, i32 %tmp_V_37_load, i32 %tmp_V_38_load, i32 %tmp_V_39_load, i32 %tmp_V_40_load, i32 %tmp_V_41_load, i32 %tmp_V_42_load, i32 %tmp_V_43_load, i32 %tmp_V_44_load, i32 %tmp_V_45_load, i32 %tmp_V_46_load, i32 %tmp_V_47_load, i32 %tmp_V_48_load, i32 %tmp_V_49_load, i32 %tmp_V_50_load, i32 %tmp_V_51_load, i32 %tmp_V_52_load, i32 %tmp_V_53_load, i32 %tmp_V_54_load, i32 %tmp_V_55_load, i32 %tmp_V_56_load, i32 %tmp_V_57_load, i32 %tmp_V_58_load, i32 %tmp_V_59_load, i6 %tmp_20)

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_62 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_62"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch34.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch34.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch33.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch32.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch31.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch30.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch29.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch28.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch27.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch26.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch25.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch24.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch23.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch22.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch21.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch20.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch19.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch18.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch17.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch16.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch15.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch14.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch13.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch12.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch9.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch6.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch3.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch2.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
branch1.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
..critedge.0.i.i_crit_edge:0  store i32 %tmp_V_62, i32* %tmp_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
..critedge.0.i.i_crit_edge:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="!0"/>
<literal name="tmp_19" val="!1"/>
<literal name="tmp_19" val="!2"/>
<literal name="tmp_19" val="!3"/>
<literal name="tmp_19" val="!4"/>
<literal name="tmp_19" val="!5"/>
<literal name="tmp_19" val="!6"/>
<literal name="tmp_19" val="!7"/>
<literal name="tmp_19" val="!8"/>
<literal name="tmp_19" val="!9"/>
<literal name="tmp_19" val="!10"/>
<literal name="tmp_19" val="!11"/>
<literal name="tmp_19" val="!12"/>
<literal name="tmp_19" val="!13"/>
<literal name="tmp_19" val="!14"/>
<literal name="tmp_19" val="!15"/>
<literal name="tmp_19" val="!16"/>
<literal name="tmp_19" val="!17"/>
<literal name="tmp_19" val="!18"/>
<literal name="tmp_19" val="!19"/>
<literal name="tmp_19" val="!20"/>
<literal name="tmp_19" val="!21"/>
<literal name="tmp_19" val="!22"/>
<literal name="tmp_19" val="!23"/>
<literal name="tmp_19" val="!24"/>
<literal name="tmp_19" val="!25"/>
<literal name="tmp_19" val="!26"/>
<literal name="tmp_19" val="!27"/>
<literal name="tmp_19" val="!28"/>
<literal name="tmp_19" val="!29"/>
<literal name="tmp_19" val="!30"/>
<literal name="tmp_19" val="!31"/>
<literal name="tmp_19" val="!32"/>
<literal name="tmp_19" val="!33"/>
<literal name="tmp_19" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch35.i.i:0  store i32 %tmp_V_62, i32* %tmp_V_59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="1"/>
<literal name="tmp_19" val="!0"/>
<literal name="tmp_19" val="!1"/>
<literal name="tmp_19" val="!2"/>
<literal name="tmp_19" val="!3"/>
<literal name="tmp_19" val="!4"/>
<literal name="tmp_19" val="!5"/>
<literal name="tmp_19" val="!6"/>
<literal name="tmp_19" val="!7"/>
<literal name="tmp_19" val="!8"/>
<literal name="tmp_19" val="!9"/>
<literal name="tmp_19" val="!10"/>
<literal name="tmp_19" val="!11"/>
<literal name="tmp_19" val="!12"/>
<literal name="tmp_19" val="!13"/>
<literal name="tmp_19" val="!14"/>
<literal name="tmp_19" val="!15"/>
<literal name="tmp_19" val="!16"/>
<literal name="tmp_19" val="!17"/>
<literal name="tmp_19" val="!18"/>
<literal name="tmp_19" val="!19"/>
<literal name="tmp_19" val="!20"/>
<literal name="tmp_19" val="!21"/>
<literal name="tmp_19" val="!22"/>
<literal name="tmp_19" val="!23"/>
<literal name="tmp_19" val="!24"/>
<literal name="tmp_19" val="!25"/>
<literal name="tmp_19" val="!26"/>
<literal name="tmp_19" val="!27"/>
<literal name="tmp_19" val="!28"/>
<literal name="tmp_19" val="!29"/>
<literal name="tmp_19" val="!30"/>
<literal name="tmp_19" val="!31"/>
<literal name="tmp_19" val="!32"/>
<literal name="tmp_19" val="!33"/>
<literal name="tmp_19" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
branch35.i.i:1  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:17  %tile_assign_load = load i32* %tile_assign

]]></Node>
<StgValue><ssdm name="tile_assign_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:36  %tmp_171_i_i = zext i32 %tile_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_171_i_i"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:37  %weights3_m_weights_V_16 = getelementptr [288 x i32]* @weights3_m_weights_V, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_16"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:38  %weights3_m_weights_V_17 = load i32* %weights3_m_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_17"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:353  %weights3_m_weights_V_18 = getelementptr [288 x i32]* @weights3_m_weights_V_1, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_18"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:354  %weights3_m_weights_V_19 = load i32* %weights3_m_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_19"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:637  %weights3_m_weights_V_20 = getelementptr [288 x i32]* @weights3_m_weights_V_2, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_20"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:638  %weights3_m_weights_V_21 = load i32* %weights3_m_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_21"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:921  %weights3_m_weights_V_22 = getelementptr [288 x i32]* @weights3_m_weights_V_3, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_22"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:922  %weights3_m_weights_V_23 = load i32* %weights3_m_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_23"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1205  %weights3_m_weights_V_24 = getelementptr [288 x i32]* @weights3_m_weights_V_4, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_24"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1206  %weights3_m_weights_V_25 = load i32* %weights3_m_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_25"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1489  %weights3_m_weights_V_26 = getelementptr [288 x i32]* @weights3_m_weights_V_5, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_26"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1490  %weights3_m_weights_V_27 = load i32* %weights3_m_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_27"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:1773  %weights3_m_weights_V_28 = getelementptr [288 x i32]* @weights3_m_weights_V_6, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_28"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1774  %weights3_m_weights_V_29 = load i32* %weights3_m_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_29"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2057  %weights3_m_weights_V_30 = getelementptr [288 x i32]* @weights3_m_weights_V_7, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_30"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2058  %weights3_m_weights_V_31 = load i32* %weights3_m_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_31"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2341  %weights3_m_weights_V_32 = getelementptr [288 x i32]* @weights3_m_weights_V_8, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_32"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2342  %weights3_m_weights_V_33 = load i32* %weights3_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_33"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2625  %weights3_m_weights_V_34 = getelementptr [288 x i32]* @weights3_m_weights_V_9, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_34"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2626  %weights3_m_weights_V_35 = load i32* %weights3_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_35"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:2909  %weights3_m_weights_V_36 = getelementptr [288 x i32]* @weights3_m_weights_V_10, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_36"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2910  %weights3_m_weights_V_37 = load i32* %weights3_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_37"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3193  %weights3_m_weights_V_38 = getelementptr [288 x i32]* @weights3_m_weights_V_11, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_38"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3194  %weights3_m_weights_V_39 = load i32* %weights3_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_39"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3477  %weights3_m_weights_V_40 = getelementptr [288 x i32]* @weights3_m_weights_V_12, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_40"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3478  %weights3_m_weights_V_41 = load i32* %weights3_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_41"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4028" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:3761  %weights3_m_weights_V_42 = getelementptr [288 x i32]* @weights3_m_weights_V_13, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_42"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3762  %weights3_m_weights_V_43 = load i32* %weights3_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_43"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4045  %weights3_m_weights_V_44 = getelementptr [288 x i32]* @weights3_m_weights_V_14, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_44"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:4046  %weights3_m_weights_V_45 = load i32* %weights3_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_45"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4596" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge.0.i.i:4329  %weights3_m_weights_V_46 = getelementptr [288 x i32]* @weights3_m_weights_V_15, i64 0, i64 %tmp_171_i_i

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_46"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:4330  %weights3_m_weights_V_47 = load i32* %weights3_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_47"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4880" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i:4613  %tile = add i32 1, %tile_assign_load

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4899" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.0.i.i:4632  br i1 %tmp_48_i_i, label %.preheader11.0.i.i, label %.critedge.0.i.i.._crit_edge.i.i_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_48_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4902" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:1  store i32 %tile, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_48_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="4903" bw="0" op_0_bw="0">
<![CDATA[
.critedge.0.i.i.._crit_edge.i.i_crit_edge:2  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4960" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0.i.i:55  %p_6_i_i = select i1 %tmp_49_i_i, i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="p_6_i_i"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4963" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0.i.i:58  store i32 %p_6_i_i, i32* %tile_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_i_i_348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:38  br label %.critedge.0.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32">
<![CDATA[
.critedge.0.i.i:0  %act_m_val_V = phi i32 [ %inElem_V_1, %3 ], [ %tmp_V_62, %branch35.i.i ], [ %tmp_V_62, %branch34.i.i ], [ %tmp_V_62, %branch33.i.i ], [ %tmp_V_62, %branch32.i.i ], [ %tmp_V_62, %branch31.i.i ], [ %tmp_V_62, %branch30.i.i ], [ %tmp_V_62, %branch29.i.i ], [ %tmp_V_62, %branch28.i.i ], [ %tmp_V_62, %branch27.i.i ], [ %tmp_V_62, %branch26.i.i ], [ %tmp_V_62, %branch25.i.i ], [ %tmp_V_62, %branch24.i.i ], [ %tmp_V_62, %branch23.i.i ], [ %tmp_V_62, %branch22.i.i ], [ %tmp_V_62, %branch21.i.i ], [ %tmp_V_62, %branch20.i.i ], [ %tmp_V_62, %branch19.i.i ], [ %tmp_V_62, %branch18.i.i ], [ %tmp_V_62, %branch17.i.i ], [ %tmp_V_62, %branch16.i.i ], [ %tmp_V_62, %branch15.i.i ], [ %tmp_V_62, %branch14.i.i ], [ %tmp_V_62, %branch13.i.i ], [ %tmp_V_62, %branch12.i.i ], [ %tmp_V_62, %branch11.i.i ], [ %tmp_V_62, %branch10.i.i ], [ %tmp_V_62, %branch9.i.i ], [ %tmp_V_62, %branch8.i.i ], [ %tmp_V_62, %branch7.i.i ], [ %tmp_V_62, %branch6.i.i ], [ %tmp_V_62, %branch5.i.i ], [ %tmp_V_62, %branch4.i.i ], [ %tmp_V_62, %branch3.i.i ], [ %tmp_V_62, %branch2.i.i ], [ %tmp_V_62, %branch1.i.i ], [ %tmp_V_62, %..critedge.0.i.i_crit_edge ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:38  %weights3_m_weights_V_17 = load i32* %weights3_m_weights_V_16, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_17"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:40  %tmp_21 = trunc i32 %weights3_m_weights_V_17 to i1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:41  %tmp_22 = trunc i32 %act_m_val_V to i1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:42  %tmp = xor i1 %tmp_22, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:43  %tmp_177_0_i_i = xor i1 %tmp, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_i_i"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:44  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:48  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:49  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:50  %tmp15 = xor i1 %tmp_24, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:51  %tmp_177_0_1_i_i = xor i1 %tmp15, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_1_i_i"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:52  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:56  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:57  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:58  %tmp16 = xor i1 %tmp_26, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:59  %tmp_177_0_2_i_i = xor i1 %tmp16, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_2_i_i"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:60  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:64  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:65  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:66  %tmp17 = xor i1 %tmp_28, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:67  %tmp_177_0_3_i_i = xor i1 %tmp17, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_3_i_i"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:68  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:72  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:73  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:74  %tmp18 = xor i1 %tmp_30, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:75  %tmp_177_0_4_i_i = xor i1 %tmp18, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_4_i_i"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:76  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:80  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:81  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:82  %tmp19 = xor i1 %tmp_32, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:83  %tmp_177_0_5_i_i = xor i1 %tmp19, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_5_i_i"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:84  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:88  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:89  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:90  %tmp20 = xor i1 %tmp_34, %tmp_33

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:91  %tmp_177_0_6_i_i = xor i1 %tmp20, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_6_i_i"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:92  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:96  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:97  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:98  %tmp21 = xor i1 %tmp_36, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:99  %tmp_177_0_7_i_i = xor i1 %tmp21, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_7_i_i"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:104  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:105  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:106  %tmp22 = xor i1 %tmp_38, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:107  %tmp_177_0_8_i_i = xor i1 %tmp22, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_8_i_i"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:108  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:112  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:113  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:114  %tmp23 = xor i1 %tmp_40, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:115  %tmp_177_0_9_i_i = xor i1 %tmp23, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_9_i_i"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:120  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:121  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:122  %tmp24 = xor i1 %tmp_42, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:123  %tmp_177_0_i_i_358 = xor i1 %tmp24, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_i_i_358"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:124  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_i_i_358, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:128  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:129  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:130  %tmp25 = xor i1 %tmp_44, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:131  %tmp_177_0_10_i_i = xor i1 %tmp25, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_10_i_i"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:136  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:137  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:138  %tmp26 = xor i1 %tmp_46, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:139  %tmp_177_0_11_i_i = xor i1 %tmp26, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_11_i_i"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:144  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:145  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:146  %tmp27 = xor i1 %tmp_48, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:147  %tmp_177_0_12_i_i = xor i1 %tmp27, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_12_i_i"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:148  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:152  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:153  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:154  %tmp28 = xor i1 %tmp_50, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:155  %tmp_177_0_13_i_i = xor i1 %tmp28, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_13_i_i"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:160  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:161  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:162  %tmp29 = xor i1 %tmp_52, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:163  %tmp_177_0_14_i_i = xor i1 %tmp29, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_14_i_i"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:164  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:168  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:169  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:170  %tmp30 = xor i1 %tmp_54, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:171  %tmp_177_0_15_i_i = xor i1 %tmp30, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_15_i_i"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:172  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:176  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:177  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:178  %tmp31 = xor i1 %tmp_56, %tmp_55

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:179  %tmp_177_0_16_i_i = xor i1 %tmp31, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_16_i_i"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:180  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:184  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:185  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:186  %tmp32 = xor i1 %tmp_58, %tmp_57

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:187  %tmp_177_0_17_i_i = xor i1 %tmp32, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_17_i_i"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:188  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:192  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:193  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:194  %tmp33 = xor i1 %tmp_60, %tmp_59

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:195  %tmp_177_0_18_i_i = xor i1 %tmp33, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_18_i_i"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:196  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:200  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:201  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:202  %tmp34 = xor i1 %tmp_62, %tmp_61

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:203  %tmp_177_0_19_i_i = xor i1 %tmp34, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_19_i_i"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:204  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:208  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:209  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:210  %tmp35 = xor i1 %tmp_64, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:211  %tmp_177_0_20_i_i = xor i1 %tmp35, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_20_i_i"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:216  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:217  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:218  %tmp36 = xor i1 %tmp_66, %tmp_65

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:219  %tmp_177_0_21_i_i = xor i1 %tmp36, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_21_i_i"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:224  %tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:225  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:226  %tmp37 = xor i1 %tmp_68, %tmp_67

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:227  %tmp_177_0_22_i_i = xor i1 %tmp37, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_22_i_i"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:228  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:232  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:233  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:234  %tmp38 = xor i1 %tmp_70, %tmp_69

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:235  %tmp_177_0_23_i_i = xor i1 %tmp38, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_23_i_i"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:236  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:240  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:241  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:242  %tmp39 = xor i1 %tmp_72, %tmp_71

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:243  %tmp_177_0_24_i_i = xor i1 %tmp39, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_24_i_i"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:244  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:248  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:249  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:250  %tmp40 = xor i1 %tmp_74, %tmp_73

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:251  %tmp_177_0_25_i_i = xor i1 %tmp40, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_25_i_i"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:256  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:257  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:258  %tmp41 = xor i1 %tmp_76, %tmp_75

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:259  %tmp_177_0_26_i_i = xor i1 %tmp41, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_26_i_i"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:264  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:265  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:266  %tmp42 = xor i1 %tmp_78, %tmp_77

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:267  %tmp_177_0_27_i_i = xor i1 %tmp42, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_27_i_i"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:272  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:273  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:274  %tmp43 = xor i1 %tmp_80, %tmp_79

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:275  %tmp_177_0_28_i_i = xor i1 %tmp43, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_28_i_i"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:280  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:281  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:282  %tmp44 = xor i1 %tmp_82, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:283  %tmp_177_0_29_i_i = xor i1 %tmp44, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_29_i_i"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:284  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:288  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_17, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:289  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %act_m_val_V, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:290  %tmp45 = xor i1 %tmp_84, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:291  %tmp_177_0_30_i_i = xor i1 %tmp45, true

]]></Node>
<StgValue><ssdm name="tmp_177_0_30_i_i"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:292  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_0_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:354  %weights3_m_weights_V_19 = load i32* %weights3_m_weights_V_18, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_19"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:356  %tmp_85 = trunc i32 %weights3_m_weights_V_19 to i1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:357  %tmp77 = xor i1 %tmp_22, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:358  %tmp_177_1_i_i = xor i1 %tmp77, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_i_i"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:359  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:363  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:364  %tmp78 = xor i1 %tmp_24, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:365  %tmp_177_1_1_i_i = xor i1 %tmp78, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_1_i_i"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:366  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:370  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:371  %tmp79 = xor i1 %tmp_26, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:372  %tmp_177_1_2_i_i = xor i1 %tmp79, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_2_i_i"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:373  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:377  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:378  %tmp80 = xor i1 %tmp_28, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:379  %tmp_177_1_3_i_i = xor i1 %tmp80, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_3_i_i"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:380  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:384  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:385  %tmp81 = xor i1 %tmp_30, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:386  %tmp_177_1_4_i_i = xor i1 %tmp81, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_4_i_i"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:387  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:391  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:392  %tmp82 = xor i1 %tmp_32, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:393  %tmp_177_1_5_i_i = xor i1 %tmp82, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_5_i_i"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:394  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:398  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:399  %tmp83 = xor i1 %tmp_34, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:400  %tmp_177_1_6_i_i = xor i1 %tmp83, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_6_i_i"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:401  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:405  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:406  %tmp84 = xor i1 %tmp_36, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:407  %tmp_177_1_7_i_i = xor i1 %tmp84, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_7_i_i"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:408  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:412  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:413  %tmp85 = xor i1 %tmp_38, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:414  %tmp_177_1_8_i_i = xor i1 %tmp85, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_8_i_i"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:415  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:419  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:420  %tmp86 = xor i1 %tmp_40, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:421  %tmp_177_1_9_i_i = xor i1 %tmp86, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_9_i_i"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:422  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:426  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:427  %tmp87 = xor i1 %tmp_42, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:428  %tmp_177_1_i_i_392 = xor i1 %tmp87, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_i_i_392"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:429  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_i_i_392, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:433  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:434  %tmp88 = xor i1 %tmp_44, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:435  %tmp_177_1_10_i_i = xor i1 %tmp88, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_10_i_i"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:436  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:440  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:441  %tmp89 = xor i1 %tmp_46, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:442  %tmp_177_1_11_i_i = xor i1 %tmp89, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_11_i_i"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:443  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:447  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:448  %tmp90 = xor i1 %tmp_48, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:449  %tmp_177_1_12_i_i = xor i1 %tmp90, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_12_i_i"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:450  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:454  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:455  %tmp91 = xor i1 %tmp_50, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:456  %tmp_177_1_13_i_i = xor i1 %tmp91, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_13_i_i"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:457  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:461  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:462  %tmp92 = xor i1 %tmp_52, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:463  %tmp_177_1_14_i_i = xor i1 %tmp92, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_14_i_i"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:464  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:468  %tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:469  %tmp93 = xor i1 %tmp_54, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:470  %tmp_177_1_15_i_i = xor i1 %tmp93, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_15_i_i"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:471  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:475  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:476  %tmp94 = xor i1 %tmp_56, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:477  %tmp_177_1_16_i_i = xor i1 %tmp94, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_16_i_i"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:478  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:482  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:483  %tmp95 = xor i1 %tmp_58, %tmp_103

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:484  %tmp_177_1_17_i_i = xor i1 %tmp95, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_17_i_i"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:485  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:489  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:490  %tmp96 = xor i1 %tmp_60, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:491  %tmp_177_1_18_i_i = xor i1 %tmp96, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_18_i_i"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:492  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:496  %tmp_105 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:497  %tmp97 = xor i1 %tmp_62, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:498  %tmp_177_1_19_i_i = xor i1 %tmp97, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_19_i_i"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:499  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:503  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:504  %tmp98 = xor i1 %tmp_64, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:505  %tmp_177_1_20_i_i = xor i1 %tmp98, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_20_i_i"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:506  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:510  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:511  %tmp99 = xor i1 %tmp_66, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:512  %tmp_177_1_21_i_i = xor i1 %tmp99, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_21_i_i"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:513  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:517  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:518  %tmp100 = xor i1 %tmp_68, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:519  %tmp_177_1_22_i_i = xor i1 %tmp100, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_22_i_i"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:520  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:524  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:525  %tmp101 = xor i1 %tmp_70, %tmp_109

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:526  %tmp_177_1_23_i_i = xor i1 %tmp101, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_23_i_i"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:527  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:531  %tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:532  %tmp102 = xor i1 %tmp_72, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:533  %tmp_177_1_24_i_i = xor i1 %tmp102, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_24_i_i"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:534  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:538  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:539  %tmp103 = xor i1 %tmp_74, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:540  %tmp_177_1_25_i_i = xor i1 %tmp103, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_25_i_i"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:541  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:545  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:546  %tmp104 = xor i1 %tmp_76, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:547  %tmp_177_1_26_i_i = xor i1 %tmp104, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_26_i_i"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:548  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:552  %tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:553  %tmp105 = xor i1 %tmp_78, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:554  %tmp_177_1_27_i_i = xor i1 %tmp105, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_27_i_i"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:555  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:559  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:560  %tmp106 = xor i1 %tmp_80, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:561  %tmp_177_1_28_i_i = xor i1 %tmp106, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_28_i_i"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:562  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:566  %tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:567  %tmp107 = xor i1 %tmp_82, %tmp_115

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:568  %tmp_177_1_29_i_i = xor i1 %tmp107, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_29_i_i"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:569  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:573  %tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_19, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:574  %tmp108 = xor i1 %tmp_84, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:575  %tmp_177_1_30_i_i = xor i1 %tmp108, true

]]></Node>
<StgValue><ssdm name="tmp_177_1_30_i_i"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:576  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_1_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:638  %weights3_m_weights_V_21 = load i32* %weights3_m_weights_V_20, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_21"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:640  %tmp_140 = trunc i32 %weights3_m_weights_V_21 to i1

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:641  %tmp140 = xor i1 %tmp_22, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:642  %tmp_177_2_i_i = xor i1 %tmp140, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_i_i"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:643  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:647  %tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:648  %tmp141 = xor i1 %tmp_24, %tmp_141

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:649  %tmp_177_2_1_i_i = xor i1 %tmp141, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_1_i_i"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:650  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:654  %tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:655  %tmp142 = xor i1 %tmp_26, %tmp_142

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:656  %tmp_177_2_2_i_i = xor i1 %tmp142, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_2_i_i"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:657  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:661  %tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:662  %tmp143 = xor i1 %tmp_28, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:663  %tmp_177_2_3_i_i = xor i1 %tmp143, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_3_i_i"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:664  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:668  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:669  %tmp144 = xor i1 %tmp_30, %tmp_144

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:670  %tmp_177_2_4_i_i = xor i1 %tmp144, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_4_i_i"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:671  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:675  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:676  %tmp145 = xor i1 %tmp_32, %tmp_145

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:677  %tmp_177_2_5_i_i = xor i1 %tmp145, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_5_i_i"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:678  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:682  %tmp_146 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:683  %tmp146 = xor i1 %tmp_34, %tmp_146

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:684  %tmp_177_2_6_i_i = xor i1 %tmp146, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_6_i_i"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:685  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:689  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:690  %tmp147 = xor i1 %tmp_36, %tmp_147

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:691  %tmp_177_2_7_i_i = xor i1 %tmp147, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_7_i_i"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:692  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:696  %tmp_148 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:697  %tmp148 = xor i1 %tmp_38, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:698  %tmp_177_2_8_i_i = xor i1 %tmp148, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_8_i_i"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:699  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:703  %tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:704  %tmp149 = xor i1 %tmp_40, %tmp_149

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:705  %tmp_177_2_9_i_i = xor i1 %tmp149, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_9_i_i"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:706  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:710  %tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:711  %tmp150 = xor i1 %tmp_42, %tmp_150

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:712  %tmp_177_2_i_i_426 = xor i1 %tmp150, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_i_i_426"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:713  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_i_i_426, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:717  %tmp_151 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:718  %tmp151 = xor i1 %tmp_44, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:719  %tmp_177_2_10_i_i = xor i1 %tmp151, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_10_i_i"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:720  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:724  %tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:725  %tmp152 = xor i1 %tmp_46, %tmp_152

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:726  %tmp_177_2_11_i_i = xor i1 %tmp152, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_11_i_i"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:727  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:731  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:732  %tmp153 = xor i1 %tmp_48, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:733  %tmp_177_2_12_i_i = xor i1 %tmp153, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_12_i_i"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:734  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:738  %tmp_154 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:739  %tmp154 = xor i1 %tmp_50, %tmp_154

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:740  %tmp_177_2_13_i_i = xor i1 %tmp154, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_13_i_i"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:741  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:745  %tmp_155 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:746  %tmp155 = xor i1 %tmp_52, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:747  %tmp_177_2_14_i_i = xor i1 %tmp155, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_14_i_i"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:748  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:752  %tmp_156 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:753  %tmp156 = xor i1 %tmp_54, %tmp_156

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:754  %tmp_177_2_15_i_i = xor i1 %tmp156, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_15_i_i"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:755  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:759  %tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:760  %tmp157 = xor i1 %tmp_56, %tmp_157

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:761  %tmp_177_2_16_i_i = xor i1 %tmp157, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_16_i_i"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:762  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:766  %tmp_158 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:767  %tmp158 = xor i1 %tmp_58, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:768  %tmp_177_2_17_i_i = xor i1 %tmp158, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_17_i_i"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:769  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:773  %tmp_159 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:774  %tmp159 = xor i1 %tmp_60, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:775  %tmp_177_2_18_i_i = xor i1 %tmp159, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_18_i_i"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:776  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:780  %tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:781  %tmp160 = xor i1 %tmp_62, %tmp_160

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:782  %tmp_177_2_19_i_i = xor i1 %tmp160, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_19_i_i"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:783  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:787  %tmp_161 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:788  %tmp161 = xor i1 %tmp_64, %tmp_161

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:789  %tmp_177_2_20_i_i = xor i1 %tmp161, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_20_i_i"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:790  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:794  %tmp_162 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:795  %tmp162 = xor i1 %tmp_66, %tmp_162

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:796  %tmp_177_2_21_i_i = xor i1 %tmp162, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_21_i_i"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:797  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:801  %tmp_163 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:802  %tmp163 = xor i1 %tmp_68, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:803  %tmp_177_2_22_i_i = xor i1 %tmp163, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_22_i_i"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:804  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:808  %tmp_164 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:809  %tmp164 = xor i1 %tmp_70, %tmp_164

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:810  %tmp_177_2_23_i_i = xor i1 %tmp164, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_23_i_i"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:811  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:815  %tmp_165 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:816  %tmp165 = xor i1 %tmp_72, %tmp_165

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:817  %tmp_177_2_24_i_i = xor i1 %tmp165, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_24_i_i"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:818  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:822  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:823  %tmp166 = xor i1 %tmp_74, %tmp_166

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:824  %tmp_177_2_25_i_i = xor i1 %tmp166, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_25_i_i"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:825  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:829  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:830  %tmp167 = xor i1 %tmp_76, %tmp_167

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:831  %tmp_177_2_26_i_i = xor i1 %tmp167, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_26_i_i"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:832  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:836  %tmp_168 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:837  %tmp168 = xor i1 %tmp_78, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:838  %tmp_177_2_27_i_i = xor i1 %tmp168, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_27_i_i"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:839  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:843  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:844  %tmp169 = xor i1 %tmp_80, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:845  %tmp_177_2_28_i_i = xor i1 %tmp169, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_28_i_i"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:846  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:850  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:851  %tmp170 = xor i1 %tmp_82, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:852  %tmp_177_2_29_i_i = xor i1 %tmp170, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_29_i_i"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:853  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:857  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_21, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:858  %tmp171 = xor i1 %tmp_84, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:859  %tmp_177_2_30_i_i = xor i1 %tmp171, true

]]></Node>
<StgValue><ssdm name="tmp_177_2_30_i_i"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:860  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_2_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:922  %weights3_m_weights_V_23 = load i32* %weights3_m_weights_V_22, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_23"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:924  %tmp_203 = trunc i32 %weights3_m_weights_V_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:925  %tmp203 = xor i1 %tmp_22, %tmp_203

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:926  %tmp_177_3_i_i = xor i1 %tmp203, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_i_i"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:927  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:931  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:932  %tmp204 = xor i1 %tmp_24, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:933  %tmp_177_3_1_i_i = xor i1 %tmp204, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_1_i_i"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:934  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:938  %tmp_205 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:939  %tmp205 = xor i1 %tmp_26, %tmp_205

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:940  %tmp_177_3_2_i_i = xor i1 %tmp205, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_2_i_i"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:941  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:945  %tmp_206 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:946  %tmp206 = xor i1 %tmp_28, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:947  %tmp_177_3_3_i_i = xor i1 %tmp206, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_3_i_i"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:948  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:952  %tmp_207 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:953  %tmp207 = xor i1 %tmp_30, %tmp_207

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:954  %tmp_177_3_4_i_i = xor i1 %tmp207, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_4_i_i"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:955  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:959  %tmp_208 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:960  %tmp208 = xor i1 %tmp_32, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:961  %tmp_177_3_5_i_i = xor i1 %tmp208, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_5_i_i"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:962  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:966  %tmp_209 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:967  %tmp209 = xor i1 %tmp_34, %tmp_209

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:968  %tmp_177_3_6_i_i = xor i1 %tmp209, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_6_i_i"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:969  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:973  %tmp_210 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:974  %tmp210 = xor i1 %tmp_36, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:975  %tmp_177_3_7_i_i = xor i1 %tmp210, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_7_i_i"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:976  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:980  %tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:981  %tmp211 = xor i1 %tmp_38, %tmp_211

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:982  %tmp_177_3_8_i_i = xor i1 %tmp211, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_8_i_i"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:983  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:987  %tmp_212 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:988  %tmp212 = xor i1 %tmp_40, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:989  %tmp_177_3_9_i_i = xor i1 %tmp212, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_9_i_i"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:990  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:994  %tmp_213 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:995  %tmp213 = xor i1 %tmp_42, %tmp_213

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:996  %tmp_177_3_i_i_460 = xor i1 %tmp213, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_i_i_460"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:997  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_i_i_460, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1001  %tmp_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1002  %tmp214 = xor i1 %tmp_44, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1003  %tmp_177_3_10_i_i = xor i1 %tmp214, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_10_i_i"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1004  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1008  %tmp_215 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1009  %tmp215 = xor i1 %tmp_46, %tmp_215

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1010  %tmp_177_3_11_i_i = xor i1 %tmp215, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_11_i_i"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1011  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1015  %tmp_216 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1016  %tmp216 = xor i1 %tmp_48, %tmp_216

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1017  %tmp_177_3_12_i_i = xor i1 %tmp216, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_12_i_i"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1018  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1022  %tmp_217 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1023  %tmp217 = xor i1 %tmp_50, %tmp_217

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1024  %tmp_177_3_13_i_i = xor i1 %tmp217, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_13_i_i"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1025  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1029  %tmp_218 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1030  %tmp218 = xor i1 %tmp_52, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1031  %tmp_177_3_14_i_i = xor i1 %tmp218, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_14_i_i"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1032  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1036  %tmp_219 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1037  %tmp219 = xor i1 %tmp_54, %tmp_219

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1038  %tmp_177_3_15_i_i = xor i1 %tmp219, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_15_i_i"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1039  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1043  %tmp_220 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1044  %tmp220 = xor i1 %tmp_56, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1045  %tmp_177_3_16_i_i = xor i1 %tmp220, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_16_i_i"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1046  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1050  %tmp_221 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1051  %tmp221 = xor i1 %tmp_58, %tmp_221

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1052  %tmp_177_3_17_i_i = xor i1 %tmp221, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_17_i_i"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1053  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1057  %tmp_222 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1058  %tmp222 = xor i1 %tmp_60, %tmp_222

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1059  %tmp_177_3_18_i_i = xor i1 %tmp222, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_18_i_i"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1060  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1064  %tmp_223 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1065  %tmp223 = xor i1 %tmp_62, %tmp_223

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1066  %tmp_177_3_19_i_i = xor i1 %tmp223, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_19_i_i"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1067  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1071  %tmp_224 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1072  %tmp224 = xor i1 %tmp_64, %tmp_224

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1073  %tmp_177_3_20_i_i = xor i1 %tmp224, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_20_i_i"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1074  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1078  %tmp_225 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1079  %tmp225 = xor i1 %tmp_66, %tmp_225

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1080  %tmp_177_3_21_i_i = xor i1 %tmp225, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_21_i_i"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1081  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1085  %tmp_226 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1086  %tmp226 = xor i1 %tmp_68, %tmp_226

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1087  %tmp_177_3_22_i_i = xor i1 %tmp226, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_22_i_i"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1088  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1092  %tmp_227 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1093  %tmp227 = xor i1 %tmp_70, %tmp_227

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1094  %tmp_177_3_23_i_i = xor i1 %tmp227, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_23_i_i"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1095  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1099  %tmp_228 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1100  %tmp228 = xor i1 %tmp_72, %tmp_228

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1101  %tmp_177_3_24_i_i = xor i1 %tmp228, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_24_i_i"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1102  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1106  %tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1107  %tmp229 = xor i1 %tmp_74, %tmp_229

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1108  %tmp_177_3_25_i_i = xor i1 %tmp229, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_25_i_i"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1109  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1113  %tmp_230 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1114  %tmp230 = xor i1 %tmp_76, %tmp_230

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1115  %tmp_177_3_26_i_i = xor i1 %tmp230, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_26_i_i"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1116  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1120  %tmp_231 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1121  %tmp231 = xor i1 %tmp_78, %tmp_231

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1122  %tmp_177_3_27_i_i = xor i1 %tmp231, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_27_i_i"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1123  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1127  %tmp_232 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1128  %tmp232 = xor i1 %tmp_80, %tmp_232

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1129  %tmp_177_3_28_i_i = xor i1 %tmp232, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_28_i_i"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1130  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1134  %tmp_233 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1135  %tmp233 = xor i1 %tmp_82, %tmp_233

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1136  %tmp_177_3_29_i_i = xor i1 %tmp233, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_29_i_i"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1137  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1141  %tmp_234 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1142  %tmp234 = xor i1 %tmp_84, %tmp_234

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1143  %tmp_177_3_30_i_i = xor i1 %tmp234, true

]]></Node>
<StgValue><ssdm name="tmp_177_3_30_i_i"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1144  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_3_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1206  %weights3_m_weights_V_25 = load i32* %weights3_m_weights_V_24, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_25"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1208  %tmp_266 = trunc i32 %weights3_m_weights_V_25 to i1

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1209  %tmp266 = xor i1 %tmp_22, %tmp_266

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1210  %tmp_177_4_i_i = xor i1 %tmp266, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_i_i"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1211  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1215  %tmp_267 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1216  %tmp267 = xor i1 %tmp_24, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1217  %tmp_177_4_1_i_i = xor i1 %tmp267, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_1_i_i"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1218  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1222  %tmp_268 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1223  %tmp268 = xor i1 %tmp_26, %tmp_268

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1224  %tmp_177_4_2_i_i = xor i1 %tmp268, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_2_i_i"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1225  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1229  %tmp_269 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1230  %tmp269 = xor i1 %tmp_28, %tmp_269

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1231  %tmp_177_4_3_i_i = xor i1 %tmp269, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_3_i_i"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1232  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1236  %tmp_270 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1237  %tmp270 = xor i1 %tmp_30, %tmp_270

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1238  %tmp_177_4_4_i_i = xor i1 %tmp270, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_4_i_i"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1239  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1243  %tmp_271 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1244  %tmp271 = xor i1 %tmp_32, %tmp_271

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1245  %tmp_177_4_5_i_i = xor i1 %tmp271, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_5_i_i"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1246  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1250  %tmp_272 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1251  %tmp272 = xor i1 %tmp_34, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1252  %tmp_177_4_6_i_i = xor i1 %tmp272, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_6_i_i"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1253  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1257  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1258  %tmp273 = xor i1 %tmp_36, %tmp_273

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1259  %tmp_177_4_7_i_i = xor i1 %tmp273, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_7_i_i"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1260  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1264  %tmp_274 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1265  %tmp274 = xor i1 %tmp_38, %tmp_274

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1266  %tmp_177_4_8_i_i = xor i1 %tmp274, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_8_i_i"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1267  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1271  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1272  %tmp275 = xor i1 %tmp_40, %tmp_275

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1273  %tmp_177_4_9_i_i = xor i1 %tmp275, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_9_i_i"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1274  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1278  %tmp_276 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1279  %tmp276 = xor i1 %tmp_42, %tmp_276

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1280  %tmp_177_4_i_i_494 = xor i1 %tmp276, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_i_i_494"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1281  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_i_i_494, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1285  %tmp_277 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1286  %tmp277 = xor i1 %tmp_44, %tmp_277

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1287  %tmp_177_4_10_i_i = xor i1 %tmp277, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_10_i_i"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1288  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1292  %tmp_278 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1293  %tmp278 = xor i1 %tmp_46, %tmp_278

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1294  %tmp_177_4_11_i_i = xor i1 %tmp278, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_11_i_i"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1295  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1299  %tmp_279 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1300  %tmp279 = xor i1 %tmp_48, %tmp_279

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1301  %tmp_177_4_12_i_i = xor i1 %tmp279, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_12_i_i"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1302  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1306  %tmp_280 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1307  %tmp280 = xor i1 %tmp_50, %tmp_280

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1308  %tmp_177_4_13_i_i = xor i1 %tmp280, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_13_i_i"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1309  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1313  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1314  %tmp281 = xor i1 %tmp_52, %tmp_281

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1315  %tmp_177_4_14_i_i = xor i1 %tmp281, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_14_i_i"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1316  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1320  %tmp_282 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1321  %tmp282 = xor i1 %tmp_54, %tmp_282

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1322  %tmp_177_4_15_i_i = xor i1 %tmp282, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_15_i_i"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1323  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1327  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1328  %tmp283 = xor i1 %tmp_56, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1329  %tmp_177_4_16_i_i = xor i1 %tmp283, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_16_i_i"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1330  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1334  %tmp_284 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1335  %tmp284 = xor i1 %tmp_58, %tmp_284

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1336  %tmp_177_4_17_i_i = xor i1 %tmp284, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_17_i_i"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1337  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1341  %tmp_285 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1342  %tmp285 = xor i1 %tmp_60, %tmp_285

]]></Node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1343  %tmp_177_4_18_i_i = xor i1 %tmp285, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_18_i_i"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1344  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1348  %tmp_286 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1349  %tmp286 = xor i1 %tmp_62, %tmp_286

]]></Node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1350  %tmp_177_4_19_i_i = xor i1 %tmp286, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_19_i_i"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1351  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1355  %tmp_287 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1356  %tmp287 = xor i1 %tmp_64, %tmp_287

]]></Node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1357  %tmp_177_4_20_i_i = xor i1 %tmp287, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_20_i_i"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1358  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1362  %tmp_288 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1363  %tmp288 = xor i1 %tmp_66, %tmp_288

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1364  %tmp_177_4_21_i_i = xor i1 %tmp288, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_21_i_i"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1365  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1369  %tmp_289 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1370  %tmp289 = xor i1 %tmp_68, %tmp_289

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1371  %tmp_177_4_22_i_i = xor i1 %tmp289, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_22_i_i"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1372  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1376  %tmp_290 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1377  %tmp290 = xor i1 %tmp_70, %tmp_290

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1378  %tmp_177_4_23_i_i = xor i1 %tmp290, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_23_i_i"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1379  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1383  %tmp_291 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1384  %tmp291 = xor i1 %tmp_72, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1385  %tmp_177_4_24_i_i = xor i1 %tmp291, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_24_i_i"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1386  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1390  %tmp_292 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1391  %tmp292 = xor i1 %tmp_74, %tmp_292

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1392  %tmp_177_4_25_i_i = xor i1 %tmp292, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_25_i_i"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1393  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1397  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1398  %tmp293 = xor i1 %tmp_76, %tmp_293

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1399  %tmp_177_4_26_i_i = xor i1 %tmp293, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_26_i_i"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1400  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1404  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1405  %tmp294 = xor i1 %tmp_78, %tmp_294

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1406  %tmp_177_4_27_i_i = xor i1 %tmp294, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_27_i_i"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1407  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1411  %tmp_295 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1412  %tmp295 = xor i1 %tmp_80, %tmp_295

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1413  %tmp_177_4_28_i_i = xor i1 %tmp295, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_28_i_i"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1414  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1418  %tmp_296 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1419  %tmp296 = xor i1 %tmp_82, %tmp_296

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1420  %tmp_177_4_29_i_i = xor i1 %tmp296, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_29_i_i"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1421  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1425  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_25, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1426  %tmp297 = xor i1 %tmp_84, %tmp_297

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1427  %tmp_177_4_30_i_i = xor i1 %tmp297, true

]]></Node>
<StgValue><ssdm name="tmp_177_4_30_i_i"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1428  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_4_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1490  %weights3_m_weights_V_27 = load i32* %weights3_m_weights_V_26, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_27"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1492  %tmp_329 = trunc i32 %weights3_m_weights_V_27 to i1

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1493  %tmp329 = xor i1 %tmp_22, %tmp_329

]]></Node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1494  %tmp_177_5_i_i = xor i1 %tmp329, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_i_i"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1495  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1499  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1500  %tmp330 = xor i1 %tmp_24, %tmp_330

]]></Node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1501  %tmp_177_5_1_i_i = xor i1 %tmp330, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_1_i_i"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1502  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1506  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1507  %tmp331 = xor i1 %tmp_26, %tmp_331

]]></Node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1508  %tmp_177_5_2_i_i = xor i1 %tmp331, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_2_i_i"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1509  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1513  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1514  %tmp332 = xor i1 %tmp_28, %tmp_332

]]></Node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1515  %tmp_177_5_3_i_i = xor i1 %tmp332, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_3_i_i"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1516  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1520  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1521  %tmp333 = xor i1 %tmp_30, %tmp_333

]]></Node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1522  %tmp_177_5_4_i_i = xor i1 %tmp333, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_4_i_i"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1523  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1527  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1528  %tmp334 = xor i1 %tmp_32, %tmp_334

]]></Node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1529  %tmp_177_5_5_i_i = xor i1 %tmp334, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_5_i_i"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1530  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1534  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1535  %tmp335 = xor i1 %tmp_34, %tmp_335

]]></Node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1536  %tmp_177_5_6_i_i = xor i1 %tmp335, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_6_i_i"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1537  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1541  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1542  %tmp336 = xor i1 %tmp_36, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1543  %tmp_177_5_7_i_i = xor i1 %tmp336, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_7_i_i"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1544  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1548  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1549  %tmp337 = xor i1 %tmp_38, %tmp_337

]]></Node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1550  %tmp_177_5_8_i_i = xor i1 %tmp337, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_8_i_i"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1551  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1555  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1556  %tmp338 = xor i1 %tmp_40, %tmp_338

]]></Node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1557  %tmp_177_5_9_i_i = xor i1 %tmp338, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_9_i_i"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1558  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1562  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1563  %tmp339 = xor i1 %tmp_42, %tmp_339

]]></Node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1564  %tmp_177_5_i_i_528 = xor i1 %tmp339, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_i_i_528"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1565  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_i_i_528, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1569  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1570  %tmp340 = xor i1 %tmp_44, %tmp_340

]]></Node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1571  %tmp_177_5_10_i_i = xor i1 %tmp340, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_10_i_i"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1572  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1576  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1577  %tmp341 = xor i1 %tmp_46, %tmp_341

]]></Node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1578  %tmp_177_5_11_i_i = xor i1 %tmp341, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_11_i_i"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1579  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1583  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1584  %tmp342 = xor i1 %tmp_48, %tmp_342

]]></Node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1585  %tmp_177_5_12_i_i = xor i1 %tmp342, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_12_i_i"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1586  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1590  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1591  %tmp343 = xor i1 %tmp_50, %tmp_343

]]></Node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1592  %tmp_177_5_13_i_i = xor i1 %tmp343, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_13_i_i"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1593  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1597  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1598  %tmp344 = xor i1 %tmp_52, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1599  %tmp_177_5_14_i_i = xor i1 %tmp344, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_14_i_i"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1600  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1604  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1605  %tmp345 = xor i1 %tmp_54, %tmp_345

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1606  %tmp_177_5_15_i_i = xor i1 %tmp345, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_15_i_i"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1607  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1611  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1612  %tmp346 = xor i1 %tmp_56, %tmp_346

]]></Node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1613  %tmp_177_5_16_i_i = xor i1 %tmp346, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_16_i_i"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1614  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1618  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1619  %tmp347 = xor i1 %tmp_58, %tmp_347

]]></Node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1620  %tmp_177_5_17_i_i = xor i1 %tmp347, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_17_i_i"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1621  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1625  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1626  %tmp348 = xor i1 %tmp_60, %tmp_348

]]></Node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1627  %tmp_177_5_18_i_i = xor i1 %tmp348, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_18_i_i"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1628  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1632  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1633  %tmp349 = xor i1 %tmp_62, %tmp_349

]]></Node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1634  %tmp_177_5_19_i_i = xor i1 %tmp349, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_19_i_i"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1635  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1639  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1640  %tmp350 = xor i1 %tmp_64, %tmp_350

]]></Node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1641  %tmp_177_5_20_i_i = xor i1 %tmp350, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_20_i_i"/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1642  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1646  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1647  %tmp351 = xor i1 %tmp_66, %tmp_351

]]></Node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1648  %tmp_177_5_21_i_i = xor i1 %tmp351, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_21_i_i"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1649  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1653  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1654  %tmp352 = xor i1 %tmp_68, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1655  %tmp_177_5_22_i_i = xor i1 %tmp352, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_22_i_i"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1656  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1660  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1661  %tmp353 = xor i1 %tmp_70, %tmp_353

]]></Node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1662  %tmp_177_5_23_i_i = xor i1 %tmp353, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_23_i_i"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1663  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1667  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1668  %tmp354 = xor i1 %tmp_72, %tmp_354

]]></Node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1669  %tmp_177_5_24_i_i = xor i1 %tmp354, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_24_i_i"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1670  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1674  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1675  %tmp355 = xor i1 %tmp_74, %tmp_355

]]></Node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1676  %tmp_177_5_25_i_i = xor i1 %tmp355, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_25_i_i"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1677  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1681  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1682  %tmp356 = xor i1 %tmp_76, %tmp_356

]]></Node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1683  %tmp_177_5_26_i_i = xor i1 %tmp356, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_26_i_i"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1684  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1688  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1689  %tmp357 = xor i1 %tmp_78, %tmp_357

]]></Node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1690  %tmp_177_5_27_i_i = xor i1 %tmp357, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_27_i_i"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1691  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1695  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1696  %tmp358 = xor i1 %tmp_80, %tmp_358

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1697  %tmp_177_5_28_i_i = xor i1 %tmp358, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_28_i_i"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1698  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1702  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1703  %tmp359 = xor i1 %tmp_82, %tmp_359

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1704  %tmp_177_5_29_i_i = xor i1 %tmp359, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_29_i_i"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1705  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1709  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_27, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1710  %tmp360 = xor i1 %tmp_84, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1711  %tmp_177_5_30_i_i = xor i1 %tmp360, true

]]></Node>
<StgValue><ssdm name="tmp_177_5_30_i_i"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1712  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_5_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:1774  %weights3_m_weights_V_29 = load i32* %weights3_m_weights_V_28, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_29"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:1776  %tmp_392 = trunc i32 %weights3_m_weights_V_29 to i1

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1777  %tmp392 = xor i1 %tmp_22, %tmp_392

]]></Node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1778  %tmp_177_6_i_i = xor i1 %tmp392, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_i_i"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1779  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1783  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1784  %tmp393 = xor i1 %tmp_24, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1785  %tmp_177_6_1_i_i = xor i1 %tmp393, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_1_i_i"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1786  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1790  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1791  %tmp394 = xor i1 %tmp_26, %tmp_394

]]></Node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1792  %tmp_177_6_2_i_i = xor i1 %tmp394, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_2_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1793  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1797  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1798  %tmp395 = xor i1 %tmp_28, %tmp_395

]]></Node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1799  %tmp_177_6_3_i_i = xor i1 %tmp395, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_3_i_i"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1800  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1804  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1805  %tmp396 = xor i1 %tmp_30, %tmp_396

]]></Node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1806  %tmp_177_6_4_i_i = xor i1 %tmp396, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_4_i_i"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1807  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1811  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1812  %tmp397 = xor i1 %tmp_32, %tmp_397

]]></Node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1813  %tmp_177_6_5_i_i = xor i1 %tmp397, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_5_i_i"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1814  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1818  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1819  %tmp398 = xor i1 %tmp_34, %tmp_398

]]></Node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1820  %tmp_177_6_6_i_i = xor i1 %tmp398, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_6_i_i"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1821  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1825  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1826  %tmp399 = xor i1 %tmp_36, %tmp_399

]]></Node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1827  %tmp_177_6_7_i_i = xor i1 %tmp399, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_7_i_i"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1828  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1832  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1833  %tmp400 = xor i1 %tmp_38, %tmp_400

]]></Node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1834  %tmp_177_6_8_i_i = xor i1 %tmp400, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_8_i_i"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1835  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1839  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1840  %tmp401 = xor i1 %tmp_40, %tmp_401

]]></Node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1841  %tmp_177_6_9_i_i = xor i1 %tmp401, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_9_i_i"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1842  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1846  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1847  %tmp402 = xor i1 %tmp_42, %tmp_402

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1848  %tmp_177_6_i_i_562 = xor i1 %tmp402, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_i_i_562"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1849  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_i_i_562, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1853  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1854  %tmp403 = xor i1 %tmp_44, %tmp_403

]]></Node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1855  %tmp_177_6_10_i_i = xor i1 %tmp403, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_10_i_i"/></StgValue>
</operation>

<operation id="1110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1856  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1860  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1861  %tmp404 = xor i1 %tmp_46, %tmp_404

]]></Node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1862  %tmp_177_6_11_i_i = xor i1 %tmp404, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_11_i_i"/></StgValue>
</operation>

<operation id="1114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1863  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1867  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1868  %tmp405 = xor i1 %tmp_48, %tmp_405

]]></Node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1869  %tmp_177_6_12_i_i = xor i1 %tmp405, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_12_i_i"/></StgValue>
</operation>

<operation id="1118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1870  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1874  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1875  %tmp406 = xor i1 %tmp_50, %tmp_406

]]></Node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1876  %tmp_177_6_13_i_i = xor i1 %tmp406, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_13_i_i"/></StgValue>
</operation>

<operation id="1122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1877  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1881  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1882  %tmp407 = xor i1 %tmp_52, %tmp_407

]]></Node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1883  %tmp_177_6_14_i_i = xor i1 %tmp407, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_14_i_i"/></StgValue>
</operation>

<operation id="1126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1884  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1888  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1889  %tmp408 = xor i1 %tmp_54, %tmp_408

]]></Node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="1129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1890  %tmp_177_6_15_i_i = xor i1 %tmp408, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_15_i_i"/></StgValue>
</operation>

<operation id="1130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1891  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1895  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1896  %tmp409 = xor i1 %tmp_56, %tmp_409

]]></Node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>

<operation id="1133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1897  %tmp_177_6_16_i_i = xor i1 %tmp409, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_16_i_i"/></StgValue>
</operation>

<operation id="1134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1898  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1902  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1903  %tmp410 = xor i1 %tmp_58, %tmp_410

]]></Node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="1137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1904  %tmp_177_6_17_i_i = xor i1 %tmp410, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_17_i_i"/></StgValue>
</operation>

<operation id="1138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1905  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1909  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1910  %tmp411 = xor i1 %tmp_60, %tmp_411

]]></Node>
<StgValue><ssdm name="tmp411"/></StgValue>
</operation>

<operation id="1141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1911  %tmp_177_6_18_i_i = xor i1 %tmp411, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_18_i_i"/></StgValue>
</operation>

<operation id="1142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1912  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1916  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1917  %tmp412 = xor i1 %tmp_62, %tmp_412

]]></Node>
<StgValue><ssdm name="tmp412"/></StgValue>
</operation>

<operation id="1145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1918  %tmp_177_6_19_i_i = xor i1 %tmp412, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_19_i_i"/></StgValue>
</operation>

<operation id="1146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1919  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1923  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1924  %tmp413 = xor i1 %tmp_64, %tmp_413

]]></Node>
<StgValue><ssdm name="tmp413"/></StgValue>
</operation>

<operation id="1149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1925  %tmp_177_6_20_i_i = xor i1 %tmp413, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_20_i_i"/></StgValue>
</operation>

<operation id="1150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1926  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1930  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1931  %tmp414 = xor i1 %tmp_66, %tmp_414

]]></Node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="1153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1932  %tmp_177_6_21_i_i = xor i1 %tmp414, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_21_i_i"/></StgValue>
</operation>

<operation id="1154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1933  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1937  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="1156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1938  %tmp415 = xor i1 %tmp_68, %tmp_415

]]></Node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="1157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1939  %tmp_177_6_22_i_i = xor i1 %tmp415, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_22_i_i"/></StgValue>
</operation>

<operation id="1158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1940  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1944  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="1160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1945  %tmp416 = xor i1 %tmp_70, %tmp_416

]]></Node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="1161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1946  %tmp_177_6_23_i_i = xor i1 %tmp416, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_23_i_i"/></StgValue>
</operation>

<operation id="1162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1947  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1951  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="1164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1952  %tmp417 = xor i1 %tmp_72, %tmp_417

]]></Node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="1165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1953  %tmp_177_6_24_i_i = xor i1 %tmp417, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_24_i_i"/></StgValue>
</operation>

<operation id="1166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1954  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1958  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="1168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1959  %tmp418 = xor i1 %tmp_74, %tmp_418

]]></Node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="1169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1960  %tmp_177_6_25_i_i = xor i1 %tmp418, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_25_i_i"/></StgValue>
</operation>

<operation id="1170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1961  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1965  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="1172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1966  %tmp419 = xor i1 %tmp_76, %tmp_419

]]></Node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="1173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1967  %tmp_177_6_26_i_i = xor i1 %tmp419, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_26_i_i"/></StgValue>
</operation>

<operation id="1174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1968  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1972  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1973  %tmp420 = xor i1 %tmp_78, %tmp_420

]]></Node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="1177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1974  %tmp_177_6_27_i_i = xor i1 %tmp420, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_27_i_i"/></StgValue>
</operation>

<operation id="1178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1975  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1979  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1980  %tmp421 = xor i1 %tmp_80, %tmp_421

]]></Node>
<StgValue><ssdm name="tmp421"/></StgValue>
</operation>

<operation id="1181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1981  %tmp_177_6_28_i_i = xor i1 %tmp421, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_28_i_i"/></StgValue>
</operation>

<operation id="1182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1982  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1986  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1987  %tmp422 = xor i1 %tmp_82, %tmp_422

]]></Node>
<StgValue><ssdm name="tmp422"/></StgValue>
</operation>

<operation id="1185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1988  %tmp_177_6_29_i_i = xor i1 %tmp422, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_29_i_i"/></StgValue>
</operation>

<operation id="1186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1989  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1993  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_29, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1994  %tmp423 = xor i1 %tmp_84, %tmp_423

]]></Node>
<StgValue><ssdm name="tmp423"/></StgValue>
</operation>

<operation id="1189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:1995  %tmp_177_6_30_i_i = xor i1 %tmp423, true

]]></Node>
<StgValue><ssdm name="tmp_177_6_30_i_i"/></StgValue>
</operation>

<operation id="1190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:1996  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_6_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2058  %weights3_m_weights_V_31 = load i32* %weights3_m_weights_V_30, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_31"/></StgValue>
</operation>

<operation id="1192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2060  %tmp_455 = trunc i32 %weights3_m_weights_V_31 to i1

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2061  %tmp455 = xor i1 %tmp_22, %tmp_455

]]></Node>
<StgValue><ssdm name="tmp455"/></StgValue>
</operation>

<operation id="1194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2062  %tmp_177_7_i_i = xor i1 %tmp455, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_i_i"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2063  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2067  %tmp_456 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2068  %tmp456 = xor i1 %tmp_24, %tmp_456

]]></Node>
<StgValue><ssdm name="tmp456"/></StgValue>
</operation>

<operation id="1198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2069  %tmp_177_7_1_i_i = xor i1 %tmp456, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_1_i_i"/></StgValue>
</operation>

<operation id="1199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2070  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2074  %tmp_457 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2075  %tmp457 = xor i1 %tmp_26, %tmp_457

]]></Node>
<StgValue><ssdm name="tmp457"/></StgValue>
</operation>

<operation id="1202" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2076  %tmp_177_7_2_i_i = xor i1 %tmp457, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_2_i_i"/></StgValue>
</operation>

<operation id="1203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2077  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2081  %tmp_458 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2082  %tmp458 = xor i1 %tmp_28, %tmp_458

]]></Node>
<StgValue><ssdm name="tmp458"/></StgValue>
</operation>

<operation id="1206" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2083  %tmp_177_7_3_i_i = xor i1 %tmp458, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_3_i_i"/></StgValue>
</operation>

<operation id="1207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2084  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2088  %tmp_459 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2089  %tmp459 = xor i1 %tmp_30, %tmp_459

]]></Node>
<StgValue><ssdm name="tmp459"/></StgValue>
</operation>

<operation id="1210" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2090  %tmp_177_7_4_i_i = xor i1 %tmp459, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_4_i_i"/></StgValue>
</operation>

<operation id="1211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2091  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2095  %tmp_460 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2096  %tmp460 = xor i1 %tmp_32, %tmp_460

]]></Node>
<StgValue><ssdm name="tmp460"/></StgValue>
</operation>

<operation id="1214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2097  %tmp_177_7_5_i_i = xor i1 %tmp460, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_5_i_i"/></StgValue>
</operation>

<operation id="1215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2098  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2102  %tmp_461 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2103  %tmp461 = xor i1 %tmp_34, %tmp_461

]]></Node>
<StgValue><ssdm name="tmp461"/></StgValue>
</operation>

<operation id="1218" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2104  %tmp_177_7_6_i_i = xor i1 %tmp461, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_6_i_i"/></StgValue>
</operation>

<operation id="1219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2105  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2109  %tmp_462 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2110  %tmp462 = xor i1 %tmp_36, %tmp_462

]]></Node>
<StgValue><ssdm name="tmp462"/></StgValue>
</operation>

<operation id="1222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2111  %tmp_177_7_7_i_i = xor i1 %tmp462, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_7_i_i"/></StgValue>
</operation>

<operation id="1223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2112  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2116  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2117  %tmp463 = xor i1 %tmp_38, %tmp_463

]]></Node>
<StgValue><ssdm name="tmp463"/></StgValue>
</operation>

<operation id="1226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2118  %tmp_177_7_8_i_i = xor i1 %tmp463, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_8_i_i"/></StgValue>
</operation>

<operation id="1227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2119  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2123  %tmp_464 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2124  %tmp464 = xor i1 %tmp_40, %tmp_464

]]></Node>
<StgValue><ssdm name="tmp464"/></StgValue>
</operation>

<operation id="1230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2125  %tmp_177_7_9_i_i = xor i1 %tmp464, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_9_i_i"/></StgValue>
</operation>

<operation id="1231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2126  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2130  %tmp_465 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2131  %tmp465 = xor i1 %tmp_42, %tmp_465

]]></Node>
<StgValue><ssdm name="tmp465"/></StgValue>
</operation>

<operation id="1234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2132  %tmp_177_7_i_i_596 = xor i1 %tmp465, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_i_i_596"/></StgValue>
</operation>

<operation id="1235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2133  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_i_i_596, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2137  %tmp_466 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2138  %tmp466 = xor i1 %tmp_44, %tmp_466

]]></Node>
<StgValue><ssdm name="tmp466"/></StgValue>
</operation>

<operation id="1238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2139  %tmp_177_7_10_i_i = xor i1 %tmp466, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_10_i_i"/></StgValue>
</operation>

<operation id="1239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2140  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2144  %tmp_467 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2145  %tmp467 = xor i1 %tmp_46, %tmp_467

]]></Node>
<StgValue><ssdm name="tmp467"/></StgValue>
</operation>

<operation id="1242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2146  %tmp_177_7_11_i_i = xor i1 %tmp467, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_11_i_i"/></StgValue>
</operation>

<operation id="1243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2147  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2151  %tmp_468 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2152  %tmp468 = xor i1 %tmp_48, %tmp_468

]]></Node>
<StgValue><ssdm name="tmp468"/></StgValue>
</operation>

<operation id="1246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2153  %tmp_177_7_12_i_i = xor i1 %tmp468, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_12_i_i"/></StgValue>
</operation>

<operation id="1247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2154  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2158  %tmp_469 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2159  %tmp469 = xor i1 %tmp_50, %tmp_469

]]></Node>
<StgValue><ssdm name="tmp469"/></StgValue>
</operation>

<operation id="1250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2160  %tmp_177_7_13_i_i = xor i1 %tmp469, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_13_i_i"/></StgValue>
</operation>

<operation id="1251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2161  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2165  %tmp_470 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2166  %tmp470 = xor i1 %tmp_52, %tmp_470

]]></Node>
<StgValue><ssdm name="tmp470"/></StgValue>
</operation>

<operation id="1254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2167  %tmp_177_7_14_i_i = xor i1 %tmp470, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_14_i_i"/></StgValue>
</operation>

<operation id="1255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2168  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2172  %tmp_471 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2173  %tmp471 = xor i1 %tmp_54, %tmp_471

]]></Node>
<StgValue><ssdm name="tmp471"/></StgValue>
</operation>

<operation id="1258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2174  %tmp_177_7_15_i_i = xor i1 %tmp471, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_15_i_i"/></StgValue>
</operation>

<operation id="1259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2175  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2179  %tmp_472 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2180  %tmp472 = xor i1 %tmp_56, %tmp_472

]]></Node>
<StgValue><ssdm name="tmp472"/></StgValue>
</operation>

<operation id="1262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2181  %tmp_177_7_16_i_i = xor i1 %tmp472, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_16_i_i"/></StgValue>
</operation>

<operation id="1263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2182  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2186  %tmp_473 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="1265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2187  %tmp473 = xor i1 %tmp_58, %tmp_473

]]></Node>
<StgValue><ssdm name="tmp473"/></StgValue>
</operation>

<operation id="1266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2188  %tmp_177_7_17_i_i = xor i1 %tmp473, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_17_i_i"/></StgValue>
</operation>

<operation id="1267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2189  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2193  %tmp_474 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="1269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2194  %tmp474 = xor i1 %tmp_60, %tmp_474

]]></Node>
<StgValue><ssdm name="tmp474"/></StgValue>
</operation>

<operation id="1270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2195  %tmp_177_7_18_i_i = xor i1 %tmp474, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_18_i_i"/></StgValue>
</operation>

<operation id="1271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2196  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2200  %tmp_475 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="1273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2201  %tmp475 = xor i1 %tmp_62, %tmp_475

]]></Node>
<StgValue><ssdm name="tmp475"/></StgValue>
</operation>

<operation id="1274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2202  %tmp_177_7_19_i_i = xor i1 %tmp475, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_19_i_i"/></StgValue>
</operation>

<operation id="1275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2203  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2207  %tmp_476 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="1277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2208  %tmp476 = xor i1 %tmp_64, %tmp_476

]]></Node>
<StgValue><ssdm name="tmp476"/></StgValue>
</operation>

<operation id="1278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2209  %tmp_177_7_20_i_i = xor i1 %tmp476, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_20_i_i"/></StgValue>
</operation>

<operation id="1279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2210  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2214  %tmp_477 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="1281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2215  %tmp477 = xor i1 %tmp_66, %tmp_477

]]></Node>
<StgValue><ssdm name="tmp477"/></StgValue>
</operation>

<operation id="1282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2216  %tmp_177_7_21_i_i = xor i1 %tmp477, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_21_i_i"/></StgValue>
</operation>

<operation id="1283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2217  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2221  %tmp_478 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="1285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2222  %tmp478 = xor i1 %tmp_68, %tmp_478

]]></Node>
<StgValue><ssdm name="tmp478"/></StgValue>
</operation>

<operation id="1286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2223  %tmp_177_7_22_i_i = xor i1 %tmp478, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_22_i_i"/></StgValue>
</operation>

<operation id="1287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2224  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2228  %tmp_479 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="1289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2229  %tmp479 = xor i1 %tmp_70, %tmp_479

]]></Node>
<StgValue><ssdm name="tmp479"/></StgValue>
</operation>

<operation id="1290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2230  %tmp_177_7_23_i_i = xor i1 %tmp479, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_23_i_i"/></StgValue>
</operation>

<operation id="1291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2231  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2235  %tmp_480 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="1293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2236  %tmp480 = xor i1 %tmp_72, %tmp_480

]]></Node>
<StgValue><ssdm name="tmp480"/></StgValue>
</operation>

<operation id="1294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2237  %tmp_177_7_24_i_i = xor i1 %tmp480, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_24_i_i"/></StgValue>
</operation>

<operation id="1295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2238  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2242  %tmp_481 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="1297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2243  %tmp481 = xor i1 %tmp_74, %tmp_481

]]></Node>
<StgValue><ssdm name="tmp481"/></StgValue>
</operation>

<operation id="1298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2244  %tmp_177_7_25_i_i = xor i1 %tmp481, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_25_i_i"/></StgValue>
</operation>

<operation id="1299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2245  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2249  %tmp_482 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="1301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2250  %tmp482 = xor i1 %tmp_76, %tmp_482

]]></Node>
<StgValue><ssdm name="tmp482"/></StgValue>
</operation>

<operation id="1302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2251  %tmp_177_7_26_i_i = xor i1 %tmp482, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_26_i_i"/></StgValue>
</operation>

<operation id="1303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2252  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2256  %tmp_483 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="1305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2257  %tmp483 = xor i1 %tmp_78, %tmp_483

]]></Node>
<StgValue><ssdm name="tmp483"/></StgValue>
</operation>

<operation id="1306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2258  %tmp_177_7_27_i_i = xor i1 %tmp483, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_27_i_i"/></StgValue>
</operation>

<operation id="1307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2259  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2263  %tmp_484 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="1309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2264  %tmp484 = xor i1 %tmp_80, %tmp_484

]]></Node>
<StgValue><ssdm name="tmp484"/></StgValue>
</operation>

<operation id="1310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2265  %tmp_177_7_28_i_i = xor i1 %tmp484, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_28_i_i"/></StgValue>
</operation>

<operation id="1311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2266  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2270  %tmp_485 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="1313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2271  %tmp485 = xor i1 %tmp_82, %tmp_485

]]></Node>
<StgValue><ssdm name="tmp485"/></StgValue>
</operation>

<operation id="1314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2272  %tmp_177_7_29_i_i = xor i1 %tmp485, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_29_i_i"/></StgValue>
</operation>

<operation id="1315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2273  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2277  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_31, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="1317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2278  %tmp486 = xor i1 %tmp_84, %tmp_486

]]></Node>
<StgValue><ssdm name="tmp486"/></StgValue>
</operation>

<operation id="1318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2279  %tmp_177_7_30_i_i = xor i1 %tmp486, true

]]></Node>
<StgValue><ssdm name="tmp_177_7_30_i_i"/></StgValue>
</operation>

<operation id="1319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2280  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_7_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1320" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2342  %weights3_m_weights_V_33 = load i32* %weights3_m_weights_V_32, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_33"/></StgValue>
</operation>

<operation id="1321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2344  %tmp_518 = trunc i32 %weights3_m_weights_V_33 to i1

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="1322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2345  %tmp518 = xor i1 %tmp_22, %tmp_518

]]></Node>
<StgValue><ssdm name="tmp518"/></StgValue>
</operation>

<operation id="1323" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2346  %tmp_177_8_i_i = xor i1 %tmp518, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_i_i"/></StgValue>
</operation>

<operation id="1324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2347  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2351  %tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="1326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2352  %tmp519 = xor i1 %tmp_24, %tmp_519

]]></Node>
<StgValue><ssdm name="tmp519"/></StgValue>
</operation>

<operation id="1327" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2353  %tmp_177_8_1_i_i = xor i1 %tmp519, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_1_i_i"/></StgValue>
</operation>

<operation id="1328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2354  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2358  %tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="1330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2359  %tmp520 = xor i1 %tmp_26, %tmp_520

]]></Node>
<StgValue><ssdm name="tmp520"/></StgValue>
</operation>

<operation id="1331" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2360  %tmp_177_8_2_i_i = xor i1 %tmp520, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_2_i_i"/></StgValue>
</operation>

<operation id="1332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2361  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2365  %tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="1334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2366  %tmp521 = xor i1 %tmp_28, %tmp_521

]]></Node>
<StgValue><ssdm name="tmp521"/></StgValue>
</operation>

<operation id="1335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2367  %tmp_177_8_3_i_i = xor i1 %tmp521, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_3_i_i"/></StgValue>
</operation>

<operation id="1336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2368  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2372  %tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="1338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2373  %tmp522 = xor i1 %tmp_30, %tmp_522

]]></Node>
<StgValue><ssdm name="tmp522"/></StgValue>
</operation>

<operation id="1339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2374  %tmp_177_8_4_i_i = xor i1 %tmp522, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_4_i_i"/></StgValue>
</operation>

<operation id="1340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2375  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2379  %tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="1342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2380  %tmp523 = xor i1 %tmp_32, %tmp_523

]]></Node>
<StgValue><ssdm name="tmp523"/></StgValue>
</operation>

<operation id="1343" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2381  %tmp_177_8_5_i_i = xor i1 %tmp523, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_5_i_i"/></StgValue>
</operation>

<operation id="1344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2382  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2386  %tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="1346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2387  %tmp524 = xor i1 %tmp_34, %tmp_524

]]></Node>
<StgValue><ssdm name="tmp524"/></StgValue>
</operation>

<operation id="1347" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2388  %tmp_177_8_6_i_i = xor i1 %tmp524, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_6_i_i"/></StgValue>
</operation>

<operation id="1348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2389  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2393  %tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="1350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2394  %tmp525 = xor i1 %tmp_36, %tmp_525

]]></Node>
<StgValue><ssdm name="tmp525"/></StgValue>
</operation>

<operation id="1351" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2395  %tmp_177_8_7_i_i = xor i1 %tmp525, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_7_i_i"/></StgValue>
</operation>

<operation id="1352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2396  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2400  %tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="1354" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2401  %tmp526 = xor i1 %tmp_38, %tmp_526

]]></Node>
<StgValue><ssdm name="tmp526"/></StgValue>
</operation>

<operation id="1355" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2402  %tmp_177_8_8_i_i = xor i1 %tmp526, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_8_i_i"/></StgValue>
</operation>

<operation id="1356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2403  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2407  %tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="1358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2408  %tmp527 = xor i1 %tmp_40, %tmp_527

]]></Node>
<StgValue><ssdm name="tmp527"/></StgValue>
</operation>

<operation id="1359" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2409  %tmp_177_8_9_i_i = xor i1 %tmp527, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_9_i_i"/></StgValue>
</operation>

<operation id="1360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2410  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2414  %tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="1362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2415  %tmp528 = xor i1 %tmp_42, %tmp_528

]]></Node>
<StgValue><ssdm name="tmp528"/></StgValue>
</operation>

<operation id="1363" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2416  %tmp_177_8_i_i_630 = xor i1 %tmp528, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_i_i_630"/></StgValue>
</operation>

<operation id="1364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2417  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_i_i_630, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2421  %tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="1366" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2422  %tmp529 = xor i1 %tmp_44, %tmp_529

]]></Node>
<StgValue><ssdm name="tmp529"/></StgValue>
</operation>

<operation id="1367" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2423  %tmp_177_8_10_i_i = xor i1 %tmp529, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_10_i_i"/></StgValue>
</operation>

<operation id="1368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2424  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2428  %tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="1370" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2429  %tmp530 = xor i1 %tmp_46, %tmp_530

]]></Node>
<StgValue><ssdm name="tmp530"/></StgValue>
</operation>

<operation id="1371" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2430  %tmp_177_8_11_i_i = xor i1 %tmp530, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_11_i_i"/></StgValue>
</operation>

<operation id="1372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2431  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2435  %tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="1374" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2436  %tmp531 = xor i1 %tmp_48, %tmp_531

]]></Node>
<StgValue><ssdm name="tmp531"/></StgValue>
</operation>

<operation id="1375" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2437  %tmp_177_8_12_i_i = xor i1 %tmp531, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_12_i_i"/></StgValue>
</operation>

<operation id="1376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2438  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2442  %tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="1378" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2443  %tmp532 = xor i1 %tmp_50, %tmp_532

]]></Node>
<StgValue><ssdm name="tmp532"/></StgValue>
</operation>

<operation id="1379" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2444  %tmp_177_8_13_i_i = xor i1 %tmp532, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_13_i_i"/></StgValue>
</operation>

<operation id="1380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2445  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2449  %tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="1382" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2450  %tmp533 = xor i1 %tmp_52, %tmp_533

]]></Node>
<StgValue><ssdm name="tmp533"/></StgValue>
</operation>

<operation id="1383" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2451  %tmp_177_8_14_i_i = xor i1 %tmp533, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_14_i_i"/></StgValue>
</operation>

<operation id="1384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2452  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2456  %tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="1386" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2457  %tmp534 = xor i1 %tmp_54, %tmp_534

]]></Node>
<StgValue><ssdm name="tmp534"/></StgValue>
</operation>

<operation id="1387" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2458  %tmp_177_8_15_i_i = xor i1 %tmp534, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_15_i_i"/></StgValue>
</operation>

<operation id="1388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2459  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2463  %tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="1390" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2464  %tmp535 = xor i1 %tmp_56, %tmp_535

]]></Node>
<StgValue><ssdm name="tmp535"/></StgValue>
</operation>

<operation id="1391" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2465  %tmp_177_8_16_i_i = xor i1 %tmp535, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_16_i_i"/></StgValue>
</operation>

<operation id="1392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2466  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2470  %tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="1394" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2471  %tmp536 = xor i1 %tmp_58, %tmp_536

]]></Node>
<StgValue><ssdm name="tmp536"/></StgValue>
</operation>

<operation id="1395" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2472  %tmp_177_8_17_i_i = xor i1 %tmp536, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_17_i_i"/></StgValue>
</operation>

<operation id="1396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2473  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2477  %tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="1398" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2478  %tmp537 = xor i1 %tmp_60, %tmp_537

]]></Node>
<StgValue><ssdm name="tmp537"/></StgValue>
</operation>

<operation id="1399" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2479  %tmp_177_8_18_i_i = xor i1 %tmp537, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_18_i_i"/></StgValue>
</operation>

<operation id="1400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2480  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2484  %tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="1402" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2485  %tmp538 = xor i1 %tmp_62, %tmp_538

]]></Node>
<StgValue><ssdm name="tmp538"/></StgValue>
</operation>

<operation id="1403" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2486  %tmp_177_8_19_i_i = xor i1 %tmp538, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_19_i_i"/></StgValue>
</operation>

<operation id="1404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2487  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2491  %tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="1406" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2492  %tmp539 = xor i1 %tmp_64, %tmp_539

]]></Node>
<StgValue><ssdm name="tmp539"/></StgValue>
</operation>

<operation id="1407" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2493  %tmp_177_8_20_i_i = xor i1 %tmp539, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_20_i_i"/></StgValue>
</operation>

<operation id="1408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2494  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2498  %tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="1410" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2499  %tmp540 = xor i1 %tmp_66, %tmp_540

]]></Node>
<StgValue><ssdm name="tmp540"/></StgValue>
</operation>

<operation id="1411" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2500  %tmp_177_8_21_i_i = xor i1 %tmp540, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_21_i_i"/></StgValue>
</operation>

<operation id="1412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2501  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2505  %tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="1414" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2506  %tmp541 = xor i1 %tmp_68, %tmp_541

]]></Node>
<StgValue><ssdm name="tmp541"/></StgValue>
</operation>

<operation id="1415" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2507  %tmp_177_8_22_i_i = xor i1 %tmp541, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_22_i_i"/></StgValue>
</operation>

<operation id="1416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2508  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2512  %tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="1418" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2513  %tmp542 = xor i1 %tmp_70, %tmp_542

]]></Node>
<StgValue><ssdm name="tmp542"/></StgValue>
</operation>

<operation id="1419" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2514  %tmp_177_8_23_i_i = xor i1 %tmp542, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_23_i_i"/></StgValue>
</operation>

<operation id="1420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2515  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2519  %tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="1422" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2520  %tmp543 = xor i1 %tmp_72, %tmp_543

]]></Node>
<StgValue><ssdm name="tmp543"/></StgValue>
</operation>

<operation id="1423" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2521  %tmp_177_8_24_i_i = xor i1 %tmp543, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_24_i_i"/></StgValue>
</operation>

<operation id="1424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2522  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2526  %tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="1426" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2527  %tmp544 = xor i1 %tmp_74, %tmp_544

]]></Node>
<StgValue><ssdm name="tmp544"/></StgValue>
</operation>

<operation id="1427" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2528  %tmp_177_8_25_i_i = xor i1 %tmp544, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_25_i_i"/></StgValue>
</operation>

<operation id="1428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2529  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2533  %tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>

<operation id="1430" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2534  %tmp545 = xor i1 %tmp_76, %tmp_545

]]></Node>
<StgValue><ssdm name="tmp545"/></StgValue>
</operation>

<operation id="1431" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2535  %tmp_177_8_26_i_i = xor i1 %tmp545, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_26_i_i"/></StgValue>
</operation>

<operation id="1432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2536  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2540  %tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="1434" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2541  %tmp546 = xor i1 %tmp_78, %tmp_546

]]></Node>
<StgValue><ssdm name="tmp546"/></StgValue>
</operation>

<operation id="1435" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2542  %tmp_177_8_27_i_i = xor i1 %tmp546, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_27_i_i"/></StgValue>
</operation>

<operation id="1436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2543  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2547  %tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="1438" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2548  %tmp547 = xor i1 %tmp_80, %tmp_547

]]></Node>
<StgValue><ssdm name="tmp547"/></StgValue>
</operation>

<operation id="1439" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2549  %tmp_177_8_28_i_i = xor i1 %tmp547, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_28_i_i"/></StgValue>
</operation>

<operation id="1440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2550  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2554  %tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>

<operation id="1442" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2555  %tmp548 = xor i1 %tmp_82, %tmp_548

]]></Node>
<StgValue><ssdm name="tmp548"/></StgValue>
</operation>

<operation id="1443" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2556  %tmp_177_8_29_i_i = xor i1 %tmp548, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_29_i_i"/></StgValue>
</operation>

<operation id="1444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2557  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2561  %tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="1446" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2562  %tmp549 = xor i1 %tmp_84, %tmp_549

]]></Node>
<StgValue><ssdm name="tmp549"/></StgValue>
</operation>

<operation id="1447" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2563  %tmp_177_8_30_i_i = xor i1 %tmp549, true

]]></Node>
<StgValue><ssdm name="tmp_177_8_30_i_i"/></StgValue>
</operation>

<operation id="1448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2564  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_8_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2626  %weights3_m_weights_V_35 = load i32* %weights3_m_weights_V_34, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_35"/></StgValue>
</operation>

<operation id="1450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2628  %tmp_581 = trunc i32 %weights3_m_weights_V_35 to i1

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="1451" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2629  %tmp581 = xor i1 %tmp_22, %tmp_581

]]></Node>
<StgValue><ssdm name="tmp581"/></StgValue>
</operation>

<operation id="1452" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2630  %tmp_177_9_i_i = xor i1 %tmp581, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_i_i"/></StgValue>
</operation>

<operation id="1453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2631  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2635  %tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="1455" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2636  %tmp582 = xor i1 %tmp_24, %tmp_582

]]></Node>
<StgValue><ssdm name="tmp582"/></StgValue>
</operation>

<operation id="1456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2637  %tmp_177_9_1_i_i = xor i1 %tmp582, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_1_i_i"/></StgValue>
</operation>

<operation id="1457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2638  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2642  %tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="1459" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2643  %tmp583 = xor i1 %tmp_26, %tmp_583

]]></Node>
<StgValue><ssdm name="tmp583"/></StgValue>
</operation>

<operation id="1460" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2644  %tmp_177_9_2_i_i = xor i1 %tmp583, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_2_i_i"/></StgValue>
</operation>

<operation id="1461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2645  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2649  %tmp_584 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="1463" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2650  %tmp584 = xor i1 %tmp_28, %tmp_584

]]></Node>
<StgValue><ssdm name="tmp584"/></StgValue>
</operation>

<operation id="1464" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2651  %tmp_177_9_3_i_i = xor i1 %tmp584, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_3_i_i"/></StgValue>
</operation>

<operation id="1465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2652  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2656  %tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="1467" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2657  %tmp585 = xor i1 %tmp_30, %tmp_585

]]></Node>
<StgValue><ssdm name="tmp585"/></StgValue>
</operation>

<operation id="1468" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2658  %tmp_177_9_4_i_i = xor i1 %tmp585, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_4_i_i"/></StgValue>
</operation>

<operation id="1469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2659  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2663  %tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="1471" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2664  %tmp586 = xor i1 %tmp_32, %tmp_586

]]></Node>
<StgValue><ssdm name="tmp586"/></StgValue>
</operation>

<operation id="1472" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2665  %tmp_177_9_5_i_i = xor i1 %tmp586, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_5_i_i"/></StgValue>
</operation>

<operation id="1473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2666  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2670  %tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="1475" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2671  %tmp587 = xor i1 %tmp_34, %tmp_587

]]></Node>
<StgValue><ssdm name="tmp587"/></StgValue>
</operation>

<operation id="1476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2672  %tmp_177_9_6_i_i = xor i1 %tmp587, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_6_i_i"/></StgValue>
</operation>

<operation id="1477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2673  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2677  %tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="1479" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2678  %tmp588 = xor i1 %tmp_36, %tmp_588

]]></Node>
<StgValue><ssdm name="tmp588"/></StgValue>
</operation>

<operation id="1480" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2679  %tmp_177_9_7_i_i = xor i1 %tmp588, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_7_i_i"/></StgValue>
</operation>

<operation id="1481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2680  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2684  %tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="1483" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2685  %tmp589 = xor i1 %tmp_38, %tmp_589

]]></Node>
<StgValue><ssdm name="tmp589"/></StgValue>
</operation>

<operation id="1484" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2686  %tmp_177_9_8_i_i = xor i1 %tmp589, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_8_i_i"/></StgValue>
</operation>

<operation id="1485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2687  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2691  %tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="1487" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2692  %tmp590 = xor i1 %tmp_40, %tmp_590

]]></Node>
<StgValue><ssdm name="tmp590"/></StgValue>
</operation>

<operation id="1488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2693  %tmp_177_9_9_i_i = xor i1 %tmp590, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_9_i_i"/></StgValue>
</operation>

<operation id="1489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2694  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2698  %tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="1491" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2699  %tmp591 = xor i1 %tmp_42, %tmp_591

]]></Node>
<StgValue><ssdm name="tmp591"/></StgValue>
</operation>

<operation id="1492" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2700  %tmp_177_9_i_i_664 = xor i1 %tmp591, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_i_i_664"/></StgValue>
</operation>

<operation id="1493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2701  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_i_i_664, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2705  %tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="1495" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2706  %tmp592 = xor i1 %tmp_44, %tmp_592

]]></Node>
<StgValue><ssdm name="tmp592"/></StgValue>
</operation>

<operation id="1496" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2707  %tmp_177_9_10_i_i = xor i1 %tmp592, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_10_i_i"/></StgValue>
</operation>

<operation id="1497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2708  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2712  %tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="1499" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2713  %tmp593 = xor i1 %tmp_46, %tmp_593

]]></Node>
<StgValue><ssdm name="tmp593"/></StgValue>
</operation>

<operation id="1500" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2714  %tmp_177_9_11_i_i = xor i1 %tmp593, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_11_i_i"/></StgValue>
</operation>

<operation id="1501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2715  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2719  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="1503" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2720  %tmp594 = xor i1 %tmp_48, %tmp_594

]]></Node>
<StgValue><ssdm name="tmp594"/></StgValue>
</operation>

<operation id="1504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2721  %tmp_177_9_12_i_i = xor i1 %tmp594, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_12_i_i"/></StgValue>
</operation>

<operation id="1505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2722  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2726  %tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="1507" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2727  %tmp595 = xor i1 %tmp_50, %tmp_595

]]></Node>
<StgValue><ssdm name="tmp595"/></StgValue>
</operation>

<operation id="1508" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2728  %tmp_177_9_13_i_i = xor i1 %tmp595, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_13_i_i"/></StgValue>
</operation>

<operation id="1509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2729  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2733  %tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="1511" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2734  %tmp596 = xor i1 %tmp_52, %tmp_596

]]></Node>
<StgValue><ssdm name="tmp596"/></StgValue>
</operation>

<operation id="1512" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2735  %tmp_177_9_14_i_i = xor i1 %tmp596, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_14_i_i"/></StgValue>
</operation>

<operation id="1513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2736  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2740  %tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="1515" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2741  %tmp597 = xor i1 %tmp_54, %tmp_597

]]></Node>
<StgValue><ssdm name="tmp597"/></StgValue>
</operation>

<operation id="1516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2742  %tmp_177_9_15_i_i = xor i1 %tmp597, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_15_i_i"/></StgValue>
</operation>

<operation id="1517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2743  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2747  %tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="1519" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2748  %tmp598 = xor i1 %tmp_56, %tmp_598

]]></Node>
<StgValue><ssdm name="tmp598"/></StgValue>
</operation>

<operation id="1520" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2749  %tmp_177_9_16_i_i = xor i1 %tmp598, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_16_i_i"/></StgValue>
</operation>

<operation id="1521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2750  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2754  %tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="1523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2755  %tmp599 = xor i1 %tmp_58, %tmp_599

]]></Node>
<StgValue><ssdm name="tmp599"/></StgValue>
</operation>

<operation id="1524" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2756  %tmp_177_9_17_i_i = xor i1 %tmp599, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_17_i_i"/></StgValue>
</operation>

<operation id="1525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2757  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2761  %tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="1527" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2762  %tmp600 = xor i1 %tmp_60, %tmp_600

]]></Node>
<StgValue><ssdm name="tmp600"/></StgValue>
</operation>

<operation id="1528" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2763  %tmp_177_9_18_i_i = xor i1 %tmp600, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_18_i_i"/></StgValue>
</operation>

<operation id="1529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2764  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2768  %tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="1531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2769  %tmp601 = xor i1 %tmp_62, %tmp_601

]]></Node>
<StgValue><ssdm name="tmp601"/></StgValue>
</operation>

<operation id="1532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2770  %tmp_177_9_19_i_i = xor i1 %tmp601, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_19_i_i"/></StgValue>
</operation>

<operation id="1533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2771  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2775  %tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="1535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2776  %tmp602 = xor i1 %tmp_64, %tmp_602

]]></Node>
<StgValue><ssdm name="tmp602"/></StgValue>
</operation>

<operation id="1536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2777  %tmp_177_9_20_i_i = xor i1 %tmp602, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_20_i_i"/></StgValue>
</operation>

<operation id="1537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2778  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2782  %tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="1539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2783  %tmp603 = xor i1 %tmp_66, %tmp_603

]]></Node>
<StgValue><ssdm name="tmp603"/></StgValue>
</operation>

<operation id="1540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2784  %tmp_177_9_21_i_i = xor i1 %tmp603, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_21_i_i"/></StgValue>
</operation>

<operation id="1541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2785  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2789  %tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="1543" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2790  %tmp604 = xor i1 %tmp_68, %tmp_604

]]></Node>
<StgValue><ssdm name="tmp604"/></StgValue>
</operation>

<operation id="1544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2791  %tmp_177_9_22_i_i = xor i1 %tmp604, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_22_i_i"/></StgValue>
</operation>

<operation id="1545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2792  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2796  %tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="1547" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2797  %tmp605 = xor i1 %tmp_70, %tmp_605

]]></Node>
<StgValue><ssdm name="tmp605"/></StgValue>
</operation>

<operation id="1548" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2798  %tmp_177_9_23_i_i = xor i1 %tmp605, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_23_i_i"/></StgValue>
</operation>

<operation id="1549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2799  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2803  %tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="1551" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2804  %tmp606 = xor i1 %tmp_72, %tmp_606

]]></Node>
<StgValue><ssdm name="tmp606"/></StgValue>
</operation>

<operation id="1552" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2805  %tmp_177_9_24_i_i = xor i1 %tmp606, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_24_i_i"/></StgValue>
</operation>

<operation id="1553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2806  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2810  %tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="1555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2811  %tmp607 = xor i1 %tmp_74, %tmp_607

]]></Node>
<StgValue><ssdm name="tmp607"/></StgValue>
</operation>

<operation id="1556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2812  %tmp_177_9_25_i_i = xor i1 %tmp607, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_25_i_i"/></StgValue>
</operation>

<operation id="1557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2813  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2817  %tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="1559" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2818  %tmp608 = xor i1 %tmp_76, %tmp_608

]]></Node>
<StgValue><ssdm name="tmp608"/></StgValue>
</operation>

<operation id="1560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2819  %tmp_177_9_26_i_i = xor i1 %tmp608, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_26_i_i"/></StgValue>
</operation>

<operation id="1561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2820  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2824  %tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="1563" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2825  %tmp609 = xor i1 %tmp_78, %tmp_609

]]></Node>
<StgValue><ssdm name="tmp609"/></StgValue>
</operation>

<operation id="1564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2826  %tmp_177_9_27_i_i = xor i1 %tmp609, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_27_i_i"/></StgValue>
</operation>

<operation id="1565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2827  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2831  %tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="1567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2832  %tmp610 = xor i1 %tmp_80, %tmp_610

]]></Node>
<StgValue><ssdm name="tmp610"/></StgValue>
</operation>

<operation id="1568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2833  %tmp_177_9_28_i_i = xor i1 %tmp610, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_28_i_i"/></StgValue>
</operation>

<operation id="1569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2834  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2838  %tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="1571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2839  %tmp611 = xor i1 %tmp_82, %tmp_611

]]></Node>
<StgValue><ssdm name="tmp611"/></StgValue>
</operation>

<operation id="1572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2840  %tmp_177_9_29_i_i = xor i1 %tmp611, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_29_i_i"/></StgValue>
</operation>

<operation id="1573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2841  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2845  %tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_35, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="1575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2846  %tmp612 = xor i1 %tmp_84, %tmp_612

]]></Node>
<StgValue><ssdm name="tmp612"/></StgValue>
</operation>

<operation id="1576" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2847  %tmp_177_9_30_i_i = xor i1 %tmp612, true

]]></Node>
<StgValue><ssdm name="tmp_177_9_30_i_i"/></StgValue>
</operation>

<operation id="1577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2848  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_9_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:2910  %weights3_m_weights_V_37 = load i32* %weights3_m_weights_V_36, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_37"/></StgValue>
</operation>

<operation id="1579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:2912  %tmp_644 = trunc i32 %weights3_m_weights_V_37 to i1

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="1580" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2913  %tmp644 = xor i1 %tmp_22, %tmp_644

]]></Node>
<StgValue><ssdm name="tmp644"/></StgValue>
</operation>

<operation id="1581" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2914  %tmp_177_10_i_i = xor i1 %tmp644, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_i_i"/></StgValue>
</operation>

<operation id="1582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2915  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2919  %tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="1584" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2920  %tmp645 = xor i1 %tmp_24, %tmp_645

]]></Node>
<StgValue><ssdm name="tmp645"/></StgValue>
</operation>

<operation id="1585" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2921  %tmp_177_10_1_i_i = xor i1 %tmp645, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_1_i_i"/></StgValue>
</operation>

<operation id="1586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2922  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2926  %tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="1588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2927  %tmp646 = xor i1 %tmp_26, %tmp_646

]]></Node>
<StgValue><ssdm name="tmp646"/></StgValue>
</operation>

<operation id="1589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2928  %tmp_177_10_2_i_i = xor i1 %tmp646, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_2_i_i"/></StgValue>
</operation>

<operation id="1590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2929  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2933  %tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="1592" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2934  %tmp647 = xor i1 %tmp_28, %tmp_647

]]></Node>
<StgValue><ssdm name="tmp647"/></StgValue>
</operation>

<operation id="1593" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2935  %tmp_177_10_3_i_i = xor i1 %tmp647, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_3_i_i"/></StgValue>
</operation>

<operation id="1594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2936  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2940  %tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="1596" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2941  %tmp648 = xor i1 %tmp_30, %tmp_648

]]></Node>
<StgValue><ssdm name="tmp648"/></StgValue>
</operation>

<operation id="1597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2942  %tmp_177_10_4_i_i = xor i1 %tmp648, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_4_i_i"/></StgValue>
</operation>

<operation id="1598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2943  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2947  %tmp_649 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="1600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2948  %tmp649 = xor i1 %tmp_32, %tmp_649

]]></Node>
<StgValue><ssdm name="tmp649"/></StgValue>
</operation>

<operation id="1601" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2949  %tmp_177_10_5_i_i = xor i1 %tmp649, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_5_i_i"/></StgValue>
</operation>

<operation id="1602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2950  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2954  %tmp_650 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="1604" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2955  %tmp650 = xor i1 %tmp_34, %tmp_650

]]></Node>
<StgValue><ssdm name="tmp650"/></StgValue>
</operation>

<operation id="1605" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2956  %tmp_177_10_6_i_i = xor i1 %tmp650, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_6_i_i"/></StgValue>
</operation>

<operation id="1606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2957  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2961  %tmp_651 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="1608" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2962  %tmp651 = xor i1 %tmp_36, %tmp_651

]]></Node>
<StgValue><ssdm name="tmp651"/></StgValue>
</operation>

<operation id="1609" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2963  %tmp_177_10_7_i_i = xor i1 %tmp651, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_7_i_i"/></StgValue>
</operation>

<operation id="1610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2964  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2968  %tmp_652 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="1612" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2969  %tmp652 = xor i1 %tmp_38, %tmp_652

]]></Node>
<StgValue><ssdm name="tmp652"/></StgValue>
</operation>

<operation id="1613" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2970  %tmp_177_10_8_i_i = xor i1 %tmp652, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_8_i_i"/></StgValue>
</operation>

<operation id="1614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2971  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2975  %tmp_653 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="1616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2976  %tmp653 = xor i1 %tmp_40, %tmp_653

]]></Node>
<StgValue><ssdm name="tmp653"/></StgValue>
</operation>

<operation id="1617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2977  %tmp_177_10_9_i_i = xor i1 %tmp653, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_9_i_i"/></StgValue>
</operation>

<operation id="1618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2978  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2982  %tmp_654 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="1620" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2983  %tmp654 = xor i1 %tmp_42, %tmp_654

]]></Node>
<StgValue><ssdm name="tmp654"/></StgValue>
</operation>

<operation id="1621" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2984  %tmp_177_10_i_i_698 = xor i1 %tmp654, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_i_i_698"/></StgValue>
</operation>

<operation id="1622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2985  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_i_i_698, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2989  %tmp_655 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="1624" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2990  %tmp655 = xor i1 %tmp_44, %tmp_655

]]></Node>
<StgValue><ssdm name="tmp655"/></StgValue>
</operation>

<operation id="1625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2991  %tmp_177_10_10_i_i = xor i1 %tmp655, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_10_i_i"/></StgValue>
</operation>

<operation id="1626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2992  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2996  %tmp_656 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="1628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2997  %tmp656 = xor i1 %tmp_46, %tmp_656

]]></Node>
<StgValue><ssdm name="tmp656"/></StgValue>
</operation>

<operation id="1629" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:2998  %tmp_177_10_11_i_i = xor i1 %tmp656, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_11_i_i"/></StgValue>
</operation>

<operation id="1630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:2999  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3003  %tmp_657 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="1632" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3004  %tmp657 = xor i1 %tmp_48, %tmp_657

]]></Node>
<StgValue><ssdm name="tmp657"/></StgValue>
</operation>

<operation id="1633" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3005  %tmp_177_10_12_i_i = xor i1 %tmp657, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_12_i_i"/></StgValue>
</operation>

<operation id="1634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3006  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3010  %tmp_658 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="1636" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3011  %tmp658 = xor i1 %tmp_50, %tmp_658

]]></Node>
<StgValue><ssdm name="tmp658"/></StgValue>
</operation>

<operation id="1637" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3012  %tmp_177_10_13_i_i = xor i1 %tmp658, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_13_i_i"/></StgValue>
</operation>

<operation id="1638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3013  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3017  %tmp_659 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="1640" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3018  %tmp659 = xor i1 %tmp_52, %tmp_659

]]></Node>
<StgValue><ssdm name="tmp659"/></StgValue>
</operation>

<operation id="1641" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3019  %tmp_177_10_14_i_i = xor i1 %tmp659, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_14_i_i"/></StgValue>
</operation>

<operation id="1642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3020  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3024  %tmp_660 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="1644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3025  %tmp660 = xor i1 %tmp_54, %tmp_660

]]></Node>
<StgValue><ssdm name="tmp660"/></StgValue>
</operation>

<operation id="1645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3026  %tmp_177_10_15_i_i = xor i1 %tmp660, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_15_i_i"/></StgValue>
</operation>

<operation id="1646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3027  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3031  %tmp_661 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="1648" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3032  %tmp661 = xor i1 %tmp_56, %tmp_661

]]></Node>
<StgValue><ssdm name="tmp661"/></StgValue>
</operation>

<operation id="1649" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3033  %tmp_177_10_16_i_i = xor i1 %tmp661, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_16_i_i"/></StgValue>
</operation>

<operation id="1650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3034  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3038  %tmp_662 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="1652" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3039  %tmp662 = xor i1 %tmp_58, %tmp_662

]]></Node>
<StgValue><ssdm name="tmp662"/></StgValue>
</operation>

<operation id="1653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3040  %tmp_177_10_17_i_i = xor i1 %tmp662, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_17_i_i"/></StgValue>
</operation>

<operation id="1654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3041  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3045  %tmp_663 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="1656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3046  %tmp663 = xor i1 %tmp_60, %tmp_663

]]></Node>
<StgValue><ssdm name="tmp663"/></StgValue>
</operation>

<operation id="1657" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3047  %tmp_177_10_18_i_i = xor i1 %tmp663, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_18_i_i"/></StgValue>
</operation>

<operation id="1658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3048  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3052  %tmp_664 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="1660" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3053  %tmp664 = xor i1 %tmp_62, %tmp_664

]]></Node>
<StgValue><ssdm name="tmp664"/></StgValue>
</operation>

<operation id="1661" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3054  %tmp_177_10_19_i_i = xor i1 %tmp664, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_19_i_i"/></StgValue>
</operation>

<operation id="1662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3055  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3059  %tmp_665 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="1664" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3060  %tmp665 = xor i1 %tmp_64, %tmp_665

]]></Node>
<StgValue><ssdm name="tmp665"/></StgValue>
</operation>

<operation id="1665" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3061  %tmp_177_10_20_i_i = xor i1 %tmp665, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_20_i_i"/></StgValue>
</operation>

<operation id="1666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3062  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3066  %tmp_666 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="1668" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3067  %tmp666 = xor i1 %tmp_66, %tmp_666

]]></Node>
<StgValue><ssdm name="tmp666"/></StgValue>
</operation>

<operation id="1669" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3068  %tmp_177_10_21_i_i = xor i1 %tmp666, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_21_i_i"/></StgValue>
</operation>

<operation id="1670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3069  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3073  %tmp_667 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="1672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3074  %tmp667 = xor i1 %tmp_68, %tmp_667

]]></Node>
<StgValue><ssdm name="tmp667"/></StgValue>
</operation>

<operation id="1673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3075  %tmp_177_10_22_i_i = xor i1 %tmp667, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_22_i_i"/></StgValue>
</operation>

<operation id="1674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3076  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3080  %tmp_668 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="1676" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3081  %tmp668 = xor i1 %tmp_70, %tmp_668

]]></Node>
<StgValue><ssdm name="tmp668"/></StgValue>
</operation>

<operation id="1677" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3082  %tmp_177_10_23_i_i = xor i1 %tmp668, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_23_i_i"/></StgValue>
</operation>

<operation id="1678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3083  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3087  %tmp_669 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="1680" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3088  %tmp669 = xor i1 %tmp_72, %tmp_669

]]></Node>
<StgValue><ssdm name="tmp669"/></StgValue>
</operation>

<operation id="1681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3089  %tmp_177_10_24_i_i = xor i1 %tmp669, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_24_i_i"/></StgValue>
</operation>

<operation id="1682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3090  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3094  %tmp_670 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="1684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3095  %tmp670 = xor i1 %tmp_74, %tmp_670

]]></Node>
<StgValue><ssdm name="tmp670"/></StgValue>
</operation>

<operation id="1685" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3096  %tmp_177_10_25_i_i = xor i1 %tmp670, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_25_i_i"/></StgValue>
</operation>

<operation id="1686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3097  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3101  %tmp_671 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="1688" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3102  %tmp671 = xor i1 %tmp_76, %tmp_671

]]></Node>
<StgValue><ssdm name="tmp671"/></StgValue>
</operation>

<operation id="1689" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3103  %tmp_177_10_26_i_i = xor i1 %tmp671, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_26_i_i"/></StgValue>
</operation>

<operation id="1690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3104  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3108  %tmp_672 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="1692" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3109  %tmp672 = xor i1 %tmp_78, %tmp_672

]]></Node>
<StgValue><ssdm name="tmp672"/></StgValue>
</operation>

<operation id="1693" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3110  %tmp_177_10_27_i_i = xor i1 %tmp672, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_27_i_i"/></StgValue>
</operation>

<operation id="1694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3111  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3115  %tmp_673 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="1696" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3116  %tmp673 = xor i1 %tmp_80, %tmp_673

]]></Node>
<StgValue><ssdm name="tmp673"/></StgValue>
</operation>

<operation id="1697" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3117  %tmp_177_10_28_i_i = xor i1 %tmp673, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_28_i_i"/></StgValue>
</operation>

<operation id="1698" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3118  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3122  %tmp_674 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="1700" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3123  %tmp674 = xor i1 %tmp_82, %tmp_674

]]></Node>
<StgValue><ssdm name="tmp674"/></StgValue>
</operation>

<operation id="1701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3124  %tmp_177_10_29_i_i = xor i1 %tmp674, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_29_i_i"/></StgValue>
</operation>

<operation id="1702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3125  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3129  %tmp_675 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_37, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="1704" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3130  %tmp675 = xor i1 %tmp_84, %tmp_675

]]></Node>
<StgValue><ssdm name="tmp675"/></StgValue>
</operation>

<operation id="1705" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3131  %tmp_177_10_30_i_i = xor i1 %tmp675, true

]]></Node>
<StgValue><ssdm name="tmp_177_10_30_i_i"/></StgValue>
</operation>

<operation id="1706" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3132  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_10_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3194  %weights3_m_weights_V_39 = load i32* %weights3_m_weights_V_38, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_39"/></StgValue>
</operation>

<operation id="1708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3196  %tmp_707 = trunc i32 %weights3_m_weights_V_39 to i1

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="1709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3197  %tmp707 = xor i1 %tmp_22, %tmp_707

]]></Node>
<StgValue><ssdm name="tmp707"/></StgValue>
</operation>

<operation id="1710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3198  %tmp_177_11_i_i = xor i1 %tmp707, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_i_i"/></StgValue>
</operation>

<operation id="1711" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3199  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3203  %tmp_708 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="1713" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3204  %tmp708 = xor i1 %tmp_24, %tmp_708

]]></Node>
<StgValue><ssdm name="tmp708"/></StgValue>
</operation>

<operation id="1714" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3205  %tmp_177_11_1_i_i = xor i1 %tmp708, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_1_i_i"/></StgValue>
</operation>

<operation id="1715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3206  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3210  %tmp_709 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="1717" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3211  %tmp709 = xor i1 %tmp_26, %tmp_709

]]></Node>
<StgValue><ssdm name="tmp709"/></StgValue>
</operation>

<operation id="1718" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3212  %tmp_177_11_2_i_i = xor i1 %tmp709, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_2_i_i"/></StgValue>
</operation>

<operation id="1719" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3213  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3217  %tmp_710 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="1721" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3218  %tmp710 = xor i1 %tmp_28, %tmp_710

]]></Node>
<StgValue><ssdm name="tmp710"/></StgValue>
</operation>

<operation id="1722" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3219  %tmp_177_11_3_i_i = xor i1 %tmp710, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_3_i_i"/></StgValue>
</operation>

<operation id="1723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3220  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3224  %tmp_711 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="1725" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3225  %tmp711 = xor i1 %tmp_30, %tmp_711

]]></Node>
<StgValue><ssdm name="tmp711"/></StgValue>
</operation>

<operation id="1726" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3226  %tmp_177_11_4_i_i = xor i1 %tmp711, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_4_i_i"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3227  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3231  %tmp_712 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3232  %tmp712 = xor i1 %tmp_32, %tmp_712

]]></Node>
<StgValue><ssdm name="tmp712"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3233  %tmp_177_11_5_i_i = xor i1 %tmp712, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_5_i_i"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3234  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3238  %tmp_713 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3239  %tmp713 = xor i1 %tmp_34, %tmp_713

]]></Node>
<StgValue><ssdm name="tmp713"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3240  %tmp_177_11_6_i_i = xor i1 %tmp713, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_6_i_i"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3241  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3245  %tmp_714 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3246  %tmp714 = xor i1 %tmp_36, %tmp_714

]]></Node>
<StgValue><ssdm name="tmp714"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3247  %tmp_177_11_7_i_i = xor i1 %tmp714, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_7_i_i"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3248  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3252  %tmp_715 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3253  %tmp715 = xor i1 %tmp_38, %tmp_715

]]></Node>
<StgValue><ssdm name="tmp715"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3254  %tmp_177_11_8_i_i = xor i1 %tmp715, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_8_i_i"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3255  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3259  %tmp_716 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3260  %tmp716 = xor i1 %tmp_40, %tmp_716

]]></Node>
<StgValue><ssdm name="tmp716"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3261  %tmp_177_11_9_i_i = xor i1 %tmp716, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_9_i_i"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3262  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3266  %tmp_717 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3267  %tmp717 = xor i1 %tmp_42, %tmp_717

]]></Node>
<StgValue><ssdm name="tmp717"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3268  %tmp_177_11_i_i_732 = xor i1 %tmp717, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_i_i_732"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3269  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_i_i_732, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3273  %tmp_718 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3274  %tmp718 = xor i1 %tmp_44, %tmp_718

]]></Node>
<StgValue><ssdm name="tmp718"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3275  %tmp_177_11_10_i_i = xor i1 %tmp718, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_10_i_i"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3276  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3280  %tmp_719 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3281  %tmp719 = xor i1 %tmp_46, %tmp_719

]]></Node>
<StgValue><ssdm name="tmp719"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3282  %tmp_177_11_11_i_i = xor i1 %tmp719, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_11_i_i"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3283  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3287  %tmp_720 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3288  %tmp720 = xor i1 %tmp_48, %tmp_720

]]></Node>
<StgValue><ssdm name="tmp720"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3289  %tmp_177_11_12_i_i = xor i1 %tmp720, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_12_i_i"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3290  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3294  %tmp_721 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3295  %tmp721 = xor i1 %tmp_50, %tmp_721

]]></Node>
<StgValue><ssdm name="tmp721"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3296  %tmp_177_11_13_i_i = xor i1 %tmp721, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_13_i_i"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3297  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3301  %tmp_722 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3302  %tmp722 = xor i1 %tmp_52, %tmp_722

]]></Node>
<StgValue><ssdm name="tmp722"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3303  %tmp_177_11_14_i_i = xor i1 %tmp722, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_14_i_i"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3304  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3308  %tmp_723 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3309  %tmp723 = xor i1 %tmp_54, %tmp_723

]]></Node>
<StgValue><ssdm name="tmp723"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3310  %tmp_177_11_15_i_i = xor i1 %tmp723, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_15_i_i"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3311  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3315  %tmp_724 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3316  %tmp724 = xor i1 %tmp_56, %tmp_724

]]></Node>
<StgValue><ssdm name="tmp724"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3317  %tmp_177_11_16_i_i = xor i1 %tmp724, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_16_i_i"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3318  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3322  %tmp_725 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3323  %tmp725 = xor i1 %tmp_58, %tmp_725

]]></Node>
<StgValue><ssdm name="tmp725"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3324  %tmp_177_11_17_i_i = xor i1 %tmp725, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_17_i_i"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3325  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3329  %tmp_726 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3330  %tmp726 = xor i1 %tmp_60, %tmp_726

]]></Node>
<StgValue><ssdm name="tmp726"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3331  %tmp_177_11_18_i_i = xor i1 %tmp726, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_18_i_i"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3332  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3336  %tmp_727 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3337  %tmp727 = xor i1 %tmp_62, %tmp_727

]]></Node>
<StgValue><ssdm name="tmp727"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3338  %tmp_177_11_19_i_i = xor i1 %tmp727, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_19_i_i"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3339  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3343  %tmp_728 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3344  %tmp728 = xor i1 %tmp_64, %tmp_728

]]></Node>
<StgValue><ssdm name="tmp728"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3345  %tmp_177_11_20_i_i = xor i1 %tmp728, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_20_i_i"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3346  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3350  %tmp_729 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3351  %tmp729 = xor i1 %tmp_66, %tmp_729

]]></Node>
<StgValue><ssdm name="tmp729"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3352  %tmp_177_11_21_i_i = xor i1 %tmp729, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_21_i_i"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3353  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3357  %tmp_730 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3358  %tmp730 = xor i1 %tmp_68, %tmp_730

]]></Node>
<StgValue><ssdm name="tmp730"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3359  %tmp_177_11_22_i_i = xor i1 %tmp730, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_22_i_i"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3360  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3364  %tmp_731 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3365  %tmp731 = xor i1 %tmp_70, %tmp_731

]]></Node>
<StgValue><ssdm name="tmp731"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3366  %tmp_177_11_23_i_i = xor i1 %tmp731, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_23_i_i"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3367  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3371  %tmp_732 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3372  %tmp732 = xor i1 %tmp_72, %tmp_732

]]></Node>
<StgValue><ssdm name="tmp732"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3373  %tmp_177_11_24_i_i = xor i1 %tmp732, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_24_i_i"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3374  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3378  %tmp_733 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3379  %tmp733 = xor i1 %tmp_74, %tmp_733

]]></Node>
<StgValue><ssdm name="tmp733"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3380  %tmp_177_11_25_i_i = xor i1 %tmp733, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_25_i_i"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3381  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3385  %tmp_734 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3386  %tmp734 = xor i1 %tmp_76, %tmp_734

]]></Node>
<StgValue><ssdm name="tmp734"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3387  %tmp_177_11_26_i_i = xor i1 %tmp734, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_26_i_i"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3388  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3392  %tmp_735 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3393  %tmp735 = xor i1 %tmp_78, %tmp_735

]]></Node>
<StgValue><ssdm name="tmp735"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3394  %tmp_177_11_27_i_i = xor i1 %tmp735, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_27_i_i"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3395  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3399  %tmp_736 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3400  %tmp736 = xor i1 %tmp_80, %tmp_736

]]></Node>
<StgValue><ssdm name="tmp736"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3401  %tmp_177_11_28_i_i = xor i1 %tmp736, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_28_i_i"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3402  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3406  %tmp_737 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3407  %tmp737 = xor i1 %tmp_82, %tmp_737

]]></Node>
<StgValue><ssdm name="tmp737"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3408  %tmp_177_11_29_i_i = xor i1 %tmp737, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_29_i_i"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3409  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3413  %tmp_738 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_39, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3414  %tmp738 = xor i1 %tmp_84, %tmp_738

]]></Node>
<StgValue><ssdm name="tmp738"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3415  %tmp_177_11_30_i_i = xor i1 %tmp738, true

]]></Node>
<StgValue><ssdm name="tmp_177_11_30_i_i"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3416  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_11_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3478  %weights3_m_weights_V_41 = load i32* %weights3_m_weights_V_40, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_41"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3480  %tmp_770 = trunc i32 %weights3_m_weights_V_41 to i1

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3481  %tmp770 = xor i1 %tmp_22, %tmp_770

]]></Node>
<StgValue><ssdm name="tmp770"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3482  %tmp_177_12_i_i = xor i1 %tmp770, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_i_i"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3483  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3487  %tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3488  %tmp771 = xor i1 %tmp_24, %tmp_771

]]></Node>
<StgValue><ssdm name="tmp771"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3489  %tmp_177_12_1_i_i = xor i1 %tmp771, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_1_i_i"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3490  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3494  %tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3495  %tmp772 = xor i1 %tmp_26, %tmp_772

]]></Node>
<StgValue><ssdm name="tmp772"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3496  %tmp_177_12_2_i_i = xor i1 %tmp772, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_2_i_i"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3497  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3501  %tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3502  %tmp773 = xor i1 %tmp_28, %tmp_773

]]></Node>
<StgValue><ssdm name="tmp773"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3503  %tmp_177_12_3_i_i = xor i1 %tmp773, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_3_i_i"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3504  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3508  %tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3509  %tmp774 = xor i1 %tmp_30, %tmp_774

]]></Node>
<StgValue><ssdm name="tmp774"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3510  %tmp_177_12_4_i_i = xor i1 %tmp774, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_4_i_i"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3511  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3515  %tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3516  %tmp775 = xor i1 %tmp_32, %tmp_775

]]></Node>
<StgValue><ssdm name="tmp775"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3517  %tmp_177_12_5_i_i = xor i1 %tmp775, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_5_i_i"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3518  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3522  %tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3523  %tmp776 = xor i1 %tmp_34, %tmp_776

]]></Node>
<StgValue><ssdm name="tmp776"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3524  %tmp_177_12_6_i_i = xor i1 %tmp776, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_6_i_i"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3525  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3529  %tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3530  %tmp777 = xor i1 %tmp_36, %tmp_777

]]></Node>
<StgValue><ssdm name="tmp777"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3531  %tmp_177_12_7_i_i = xor i1 %tmp777, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_7_i_i"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3532  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3536  %tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3537  %tmp778 = xor i1 %tmp_38, %tmp_778

]]></Node>
<StgValue><ssdm name="tmp778"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3538  %tmp_177_12_8_i_i = xor i1 %tmp778, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_8_i_i"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3539  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3543  %tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3544  %tmp779 = xor i1 %tmp_40, %tmp_779

]]></Node>
<StgValue><ssdm name="tmp779"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3545  %tmp_177_12_9_i_i = xor i1 %tmp779, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_9_i_i"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3546  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3550  %tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3551  %tmp780 = xor i1 %tmp_42, %tmp_780

]]></Node>
<StgValue><ssdm name="tmp780"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3552  %tmp_177_12_i_i_766 = xor i1 %tmp780, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_i_i_766"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3553  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_i_i_766, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3557  %tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3558  %tmp781 = xor i1 %tmp_44, %tmp_781

]]></Node>
<StgValue><ssdm name="tmp781"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3559  %tmp_177_12_10_i_i = xor i1 %tmp781, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_10_i_i"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3560  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3564  %tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3565  %tmp782 = xor i1 %tmp_46, %tmp_782

]]></Node>
<StgValue><ssdm name="tmp782"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3566  %tmp_177_12_11_i_i = xor i1 %tmp782, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_11_i_i"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3567  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3571  %tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3572  %tmp783 = xor i1 %tmp_48, %tmp_783

]]></Node>
<StgValue><ssdm name="tmp783"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3573  %tmp_177_12_12_i_i = xor i1 %tmp783, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_12_i_i"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3574  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3578  %tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3579  %tmp784 = xor i1 %tmp_50, %tmp_784

]]></Node>
<StgValue><ssdm name="tmp784"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3580  %tmp_177_12_13_i_i = xor i1 %tmp784, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_13_i_i"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3581  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3585  %tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3586  %tmp785 = xor i1 %tmp_52, %tmp_785

]]></Node>
<StgValue><ssdm name="tmp785"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3587  %tmp_177_12_14_i_i = xor i1 %tmp785, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_14_i_i"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3588  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3592  %tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3593  %tmp786 = xor i1 %tmp_54, %tmp_786

]]></Node>
<StgValue><ssdm name="tmp786"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3594  %tmp_177_12_15_i_i = xor i1 %tmp786, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_15_i_i"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3595  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3599  %tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3600  %tmp787 = xor i1 %tmp_56, %tmp_787

]]></Node>
<StgValue><ssdm name="tmp787"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3601  %tmp_177_12_16_i_i = xor i1 %tmp787, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_16_i_i"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3602  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3606  %tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3607  %tmp788 = xor i1 %tmp_58, %tmp_788

]]></Node>
<StgValue><ssdm name="tmp788"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3608  %tmp_177_12_17_i_i = xor i1 %tmp788, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_17_i_i"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3609  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3613  %tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3614  %tmp789 = xor i1 %tmp_60, %tmp_789

]]></Node>
<StgValue><ssdm name="tmp789"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3615  %tmp_177_12_18_i_i = xor i1 %tmp789, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_18_i_i"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3616  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3620  %tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3621  %tmp790 = xor i1 %tmp_62, %tmp_790

]]></Node>
<StgValue><ssdm name="tmp790"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3622  %tmp_177_12_19_i_i = xor i1 %tmp790, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_19_i_i"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3623  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3627  %tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3628  %tmp791 = xor i1 %tmp_64, %tmp_791

]]></Node>
<StgValue><ssdm name="tmp791"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3629  %tmp_177_12_20_i_i = xor i1 %tmp791, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_20_i_i"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3630  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3634  %tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3635  %tmp792 = xor i1 %tmp_66, %tmp_792

]]></Node>
<StgValue><ssdm name="tmp792"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3636  %tmp_177_12_21_i_i = xor i1 %tmp792, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_21_i_i"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3637  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3641  %tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3642  %tmp793 = xor i1 %tmp_68, %tmp_793

]]></Node>
<StgValue><ssdm name="tmp793"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3643  %tmp_177_12_22_i_i = xor i1 %tmp793, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_22_i_i"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3644  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3648  %tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3649  %tmp794 = xor i1 %tmp_70, %tmp_794

]]></Node>
<StgValue><ssdm name="tmp794"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3650  %tmp_177_12_23_i_i = xor i1 %tmp794, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_23_i_i"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3651  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3655  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3656  %tmp795 = xor i1 %tmp_72, %tmp_795

]]></Node>
<StgValue><ssdm name="tmp795"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3657  %tmp_177_12_24_i_i = xor i1 %tmp795, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_24_i_i"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3658  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3662  %tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3663  %tmp796 = xor i1 %tmp_74, %tmp_796

]]></Node>
<StgValue><ssdm name="tmp796"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3664  %tmp_177_12_25_i_i = xor i1 %tmp796, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_25_i_i"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3665  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3669  %tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3670  %tmp797 = xor i1 %tmp_76, %tmp_797

]]></Node>
<StgValue><ssdm name="tmp797"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3671  %tmp_177_12_26_i_i = xor i1 %tmp797, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_26_i_i"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3672  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3676  %tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3677  %tmp798 = xor i1 %tmp_78, %tmp_798

]]></Node>
<StgValue><ssdm name="tmp798"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3678  %tmp_177_12_27_i_i = xor i1 %tmp798, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_27_i_i"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3679  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3683  %tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3684  %tmp799 = xor i1 %tmp_80, %tmp_799

]]></Node>
<StgValue><ssdm name="tmp799"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3685  %tmp_177_12_28_i_i = xor i1 %tmp799, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_28_i_i"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3686  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3690  %tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3691  %tmp800 = xor i1 %tmp_82, %tmp_800

]]></Node>
<StgValue><ssdm name="tmp800"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3692  %tmp_177_12_29_i_i = xor i1 %tmp800, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_29_i_i"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3693  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3697  %tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_41, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3698  %tmp801 = xor i1 %tmp_84, %tmp_801

]]></Node>
<StgValue><ssdm name="tmp801"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3699  %tmp_177_12_30_i_i = xor i1 %tmp801, true

]]></Node>
<StgValue><ssdm name="tmp_177_12_30_i_i"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3700  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_12_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4029" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:3762  %weights3_m_weights_V_43 = load i32* %weights3_m_weights_V_42, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_43"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4031" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:3764  %tmp_833 = trunc i32 %weights3_m_weights_V_43 to i1

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3765  %tmp833 = xor i1 %tmp_22, %tmp_833

]]></Node>
<StgValue><ssdm name="tmp833"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3766  %tmp_177_13_i_i = xor i1 %tmp833, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_i_i"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4034" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3767  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4038" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3771  %tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3772  %tmp834 = xor i1 %tmp_24, %tmp_834

]]></Node>
<StgValue><ssdm name="tmp834"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3773  %tmp_177_13_1_i_i = xor i1 %tmp834, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_1_i_i"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4041" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3774  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4045" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3778  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3779  %tmp835 = xor i1 %tmp_26, %tmp_835

]]></Node>
<StgValue><ssdm name="tmp835"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3780  %tmp_177_13_2_i_i = xor i1 %tmp835, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_2_i_i"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4048" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3781  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4052" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3785  %tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3786  %tmp836 = xor i1 %tmp_28, %tmp_836

]]></Node>
<StgValue><ssdm name="tmp836"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3787  %tmp_177_13_3_i_i = xor i1 %tmp836, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_3_i_i"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4055" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3788  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4059" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3792  %tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3793  %tmp837 = xor i1 %tmp_30, %tmp_837

]]></Node>
<StgValue><ssdm name="tmp837"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4061" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3794  %tmp_177_13_4_i_i = xor i1 %tmp837, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_4_i_i"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4062" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3795  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4066" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3799  %tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3800  %tmp838 = xor i1 %tmp_32, %tmp_838

]]></Node>
<StgValue><ssdm name="tmp838"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3801  %tmp_177_13_5_i_i = xor i1 %tmp838, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_5_i_i"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4069" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3802  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4073" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3806  %tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3807  %tmp839 = xor i1 %tmp_34, %tmp_839

]]></Node>
<StgValue><ssdm name="tmp839"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3808  %tmp_177_13_6_i_i = xor i1 %tmp839, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_6_i_i"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4076" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3809  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4080" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3813  %tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3814  %tmp840 = xor i1 %tmp_36, %tmp_840

]]></Node>
<StgValue><ssdm name="tmp840"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3815  %tmp_177_13_7_i_i = xor i1 %tmp840, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_7_i_i"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4083" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3816  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4087" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3820  %tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3821  %tmp841 = xor i1 %tmp_38, %tmp_841

]]></Node>
<StgValue><ssdm name="tmp841"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3822  %tmp_177_13_8_i_i = xor i1 %tmp841, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_8_i_i"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4090" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3823  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4094" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3827  %tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3828  %tmp842 = xor i1 %tmp_40, %tmp_842

]]></Node>
<StgValue><ssdm name="tmp842"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3829  %tmp_177_13_9_i_i = xor i1 %tmp842, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_9_i_i"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4097" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3830  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3834  %tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3835  %tmp843 = xor i1 %tmp_42, %tmp_843

]]></Node>
<StgValue><ssdm name="tmp843"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3836  %tmp_177_13_i_i_800 = xor i1 %tmp843, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_i_i_800"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3837  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_i_i_800, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4108" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3841  %tmp_844 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3842  %tmp844 = xor i1 %tmp_44, %tmp_844

]]></Node>
<StgValue><ssdm name="tmp844"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3843  %tmp_177_13_10_i_i = xor i1 %tmp844, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_10_i_i"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3844  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3848  %tmp_845 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3849  %tmp845 = xor i1 %tmp_46, %tmp_845

]]></Node>
<StgValue><ssdm name="tmp845"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3850  %tmp_177_13_11_i_i = xor i1 %tmp845, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_11_i_i"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4118" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3851  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3855  %tmp_846 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3856  %tmp846 = xor i1 %tmp_48, %tmp_846

]]></Node>
<StgValue><ssdm name="tmp846"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3857  %tmp_177_13_12_i_i = xor i1 %tmp846, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_12_i_i"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3858  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4129" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3862  %tmp_847 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3863  %tmp847 = xor i1 %tmp_50, %tmp_847

]]></Node>
<StgValue><ssdm name="tmp847"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3864  %tmp_177_13_13_i_i = xor i1 %tmp847, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_13_i_i"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4132" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3865  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3869  %tmp_848 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3870  %tmp848 = xor i1 %tmp_52, %tmp_848

]]></Node>
<StgValue><ssdm name="tmp848"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3871  %tmp_177_13_14_i_i = xor i1 %tmp848, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_14_i_i"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3872  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3876  %tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3877  %tmp849 = xor i1 %tmp_54, %tmp_849

]]></Node>
<StgValue><ssdm name="tmp849"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3878  %tmp_177_13_15_i_i = xor i1 %tmp849, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_15_i_i"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4146" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3879  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3883  %tmp_850 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3884  %tmp850 = xor i1 %tmp_56, %tmp_850

]]></Node>
<StgValue><ssdm name="tmp850"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3885  %tmp_177_13_16_i_i = xor i1 %tmp850, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_16_i_i"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4153" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3886  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3890  %tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3891  %tmp851 = xor i1 %tmp_58, %tmp_851

]]></Node>
<StgValue><ssdm name="tmp851"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3892  %tmp_177_13_17_i_i = xor i1 %tmp851, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_17_i_i"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4160" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3893  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3897  %tmp_852 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3898  %tmp852 = xor i1 %tmp_60, %tmp_852

]]></Node>
<StgValue><ssdm name="tmp852"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3899  %tmp_177_13_18_i_i = xor i1 %tmp852, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_18_i_i"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3900  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4171" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3904  %tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3905  %tmp853 = xor i1 %tmp_62, %tmp_853

]]></Node>
<StgValue><ssdm name="tmp853"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3906  %tmp_177_13_19_i_i = xor i1 %tmp853, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_19_i_i"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4174" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3907  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3911  %tmp_854 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3912  %tmp854 = xor i1 %tmp_64, %tmp_854

]]></Node>
<StgValue><ssdm name="tmp854"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3913  %tmp_177_13_20_i_i = xor i1 %tmp854, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_20_i_i"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4181" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3914  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3918  %tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3919  %tmp855 = xor i1 %tmp_66, %tmp_855

]]></Node>
<StgValue><ssdm name="tmp855"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3920  %tmp_177_13_21_i_i = xor i1 %tmp855, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_21_i_i"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4188" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3921  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4192" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3925  %tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3926  %tmp856 = xor i1 %tmp_68, %tmp_856

]]></Node>
<StgValue><ssdm name="tmp856"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3927  %tmp_177_13_22_i_i = xor i1 %tmp856, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_22_i_i"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4195" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3928  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3932  %tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3933  %tmp857 = xor i1 %tmp_70, %tmp_857

]]></Node>
<StgValue><ssdm name="tmp857"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3934  %tmp_177_13_23_i_i = xor i1 %tmp857, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_23_i_i"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4202" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3935  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4206" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3939  %tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3940  %tmp858 = xor i1 %tmp_72, %tmp_858

]]></Node>
<StgValue><ssdm name="tmp858"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3941  %tmp_177_13_24_i_i = xor i1 %tmp858, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_24_i_i"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4209" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3942  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3946  %tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3947  %tmp859 = xor i1 %tmp_74, %tmp_859

]]></Node>
<StgValue><ssdm name="tmp859"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3948  %tmp_177_13_25_i_i = xor i1 %tmp859, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_25_i_i"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4216" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3949  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4220" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3953  %tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3954  %tmp860 = xor i1 %tmp_76, %tmp_860

]]></Node>
<StgValue><ssdm name="tmp860"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3955  %tmp_177_13_26_i_i = xor i1 %tmp860, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_26_i_i"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4223" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3956  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3960  %tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3961  %tmp861 = xor i1 %tmp_78, %tmp_861

]]></Node>
<StgValue><ssdm name="tmp861"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3962  %tmp_177_13_27_i_i = xor i1 %tmp861, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_27_i_i"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4230" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3963  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4234" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3967  %tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3968  %tmp862 = xor i1 %tmp_80, %tmp_862

]]></Node>
<StgValue><ssdm name="tmp862"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3969  %tmp_177_13_28_i_i = xor i1 %tmp862, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_28_i_i"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4237" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3970  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3974  %tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3975  %tmp863 = xor i1 %tmp_82, %tmp_863

]]></Node>
<StgValue><ssdm name="tmp863"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3976  %tmp_177_13_29_i_i = xor i1 %tmp863, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_29_i_i"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4244" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3977  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3981  %tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_43, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3982  %tmp864 = xor i1 %tmp_84, %tmp_864

]]></Node>
<StgValue><ssdm name="tmp864"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:3983  %tmp_177_13_30_i_i = xor i1 %tmp864, true

]]></Node>
<StgValue><ssdm name="tmp_177_13_30_i_i"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4251" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:3984  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_13_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4313" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:4046  %weights3_m_weights_V_45 = load i32* %weights3_m_weights_V_44, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_45"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4315" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4048  %tmp_896 = trunc i32 %weights3_m_weights_V_45 to i1

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4049  %tmp896 = xor i1 %tmp_22, %tmp_896

]]></Node>
<StgValue><ssdm name="tmp896"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4050  %tmp_177_14_i_i = xor i1 %tmp896, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_i_i"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4318" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4051  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4322" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4055  %tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4056  %tmp897 = xor i1 %tmp_24, %tmp_897

]]></Node>
<StgValue><ssdm name="tmp897"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4057  %tmp_177_14_1_i_i = xor i1 %tmp897, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_1_i_i"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4058  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4062  %tmp_898 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4063  %tmp898 = xor i1 %tmp_26, %tmp_898

]]></Node>
<StgValue><ssdm name="tmp898"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4064  %tmp_177_14_2_i_i = xor i1 %tmp898, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_2_i_i"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4332" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4065  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4069  %tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4070  %tmp899 = xor i1 %tmp_28, %tmp_899

]]></Node>
<StgValue><ssdm name="tmp899"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4071  %tmp_177_14_3_i_i = xor i1 %tmp899, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_3_i_i"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4339" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4072  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4076  %tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4077  %tmp900 = xor i1 %tmp_30, %tmp_900

]]></Node>
<StgValue><ssdm name="tmp900"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4078  %tmp_177_14_4_i_i = xor i1 %tmp900, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_4_i_i"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4346" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4079  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4350" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4083  %tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4084  %tmp901 = xor i1 %tmp_32, %tmp_901

]]></Node>
<StgValue><ssdm name="tmp901"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4085  %tmp_177_14_5_i_i = xor i1 %tmp901, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_5_i_i"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4353" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4086  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4090  %tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4091  %tmp902 = xor i1 %tmp_34, %tmp_902

]]></Node>
<StgValue><ssdm name="tmp902"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4092  %tmp_177_14_6_i_i = xor i1 %tmp902, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_6_i_i"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4360" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4093  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4097  %tmp_903 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4098  %tmp903 = xor i1 %tmp_36, %tmp_903

]]></Node>
<StgValue><ssdm name="tmp903"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4099  %tmp_177_14_7_i_i = xor i1 %tmp903, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_7_i_i"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4367" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4100  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4104  %tmp_904 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4105  %tmp904 = xor i1 %tmp_38, %tmp_904

]]></Node>
<StgValue><ssdm name="tmp904"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4106  %tmp_177_14_8_i_i = xor i1 %tmp904, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_8_i_i"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4374" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4107  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4111  %tmp_905 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4112  %tmp905 = xor i1 %tmp_40, %tmp_905

]]></Node>
<StgValue><ssdm name="tmp905"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4113  %tmp_177_14_9_i_i = xor i1 %tmp905, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_9_i_i"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4114  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4385" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4118  %tmp_906 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4119  %tmp906 = xor i1 %tmp_42, %tmp_906

]]></Node>
<StgValue><ssdm name="tmp906"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4120  %tmp_177_14_i_i_834 = xor i1 %tmp906, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_i_i_834"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4388" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4121  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_i_i_834, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4125  %tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4126  %tmp907 = xor i1 %tmp_44, %tmp_907

]]></Node>
<StgValue><ssdm name="tmp907"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4127  %tmp_177_14_10_i_i = xor i1 %tmp907, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_10_i_i"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4395" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4128  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4132  %tmp_908 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4133  %tmp908 = xor i1 %tmp_46, %tmp_908

]]></Node>
<StgValue><ssdm name="tmp908"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4134  %tmp_177_14_11_i_i = xor i1 %tmp908, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_11_i_i"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4402" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4135  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4139  %tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4140  %tmp909 = xor i1 %tmp_48, %tmp_909

]]></Node>
<StgValue><ssdm name="tmp909"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4141  %tmp_177_14_12_i_i = xor i1 %tmp909, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_12_i_i"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4409" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4142  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4146  %tmp_910 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4147  %tmp910 = xor i1 %tmp_50, %tmp_910

]]></Node>
<StgValue><ssdm name="tmp910"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4148  %tmp_177_14_13_i_i = xor i1 %tmp910, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_13_i_i"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4416" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4149  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4420" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4153  %tmp_911 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4154  %tmp911 = xor i1 %tmp_52, %tmp_911

]]></Node>
<StgValue><ssdm name="tmp911"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4155  %tmp_177_14_14_i_i = xor i1 %tmp911, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_14_i_i"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4423" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4156  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4427" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4160  %tmp_912 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4161  %tmp912 = xor i1 %tmp_54, %tmp_912

]]></Node>
<StgValue><ssdm name="tmp912"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4162  %tmp_177_14_15_i_i = xor i1 %tmp912, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_15_i_i"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4430" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4163  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4167  %tmp_913 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4168  %tmp913 = xor i1 %tmp_56, %tmp_913

]]></Node>
<StgValue><ssdm name="tmp913"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4169  %tmp_177_14_16_i_i = xor i1 %tmp913, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_16_i_i"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4170  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4174  %tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4175  %tmp914 = xor i1 %tmp_58, %tmp_914

]]></Node>
<StgValue><ssdm name="tmp914"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4176  %tmp_177_14_17_i_i = xor i1 %tmp914, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_17_i_i"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4444" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4177  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4181  %tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4182  %tmp915 = xor i1 %tmp_60, %tmp_915

]]></Node>
<StgValue><ssdm name="tmp915"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4183  %tmp_177_14_18_i_i = xor i1 %tmp915, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_18_i_i"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4451" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4184  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4188  %tmp_916 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4189  %tmp916 = xor i1 %tmp_62, %tmp_916

]]></Node>
<StgValue><ssdm name="tmp916"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4190  %tmp_177_14_19_i_i = xor i1 %tmp916, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_19_i_i"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4458" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4191  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4195  %tmp_917 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4196  %tmp917 = xor i1 %tmp_64, %tmp_917

]]></Node>
<StgValue><ssdm name="tmp917"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4197  %tmp_177_14_20_i_i = xor i1 %tmp917, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_20_i_i"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4465" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4198  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4469" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4202  %tmp_918 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4203  %tmp918 = xor i1 %tmp_66, %tmp_918

]]></Node>
<StgValue><ssdm name="tmp918"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4204  %tmp_177_14_21_i_i = xor i1 %tmp918, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_21_i_i"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4472" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4205  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4476" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4209  %tmp_919 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4210  %tmp919 = xor i1 %tmp_68, %tmp_919

]]></Node>
<StgValue><ssdm name="tmp919"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4211  %tmp_177_14_22_i_i = xor i1 %tmp919, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_22_i_i"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4479" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4212  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4216  %tmp_920 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4217  %tmp920 = xor i1 %tmp_70, %tmp_920

]]></Node>
<StgValue><ssdm name="tmp920"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4218  %tmp_177_14_23_i_i = xor i1 %tmp920, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_23_i_i"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4219  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4223  %tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4224  %tmp921 = xor i1 %tmp_72, %tmp_921

]]></Node>
<StgValue><ssdm name="tmp921"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4225  %tmp_177_14_24_i_i = xor i1 %tmp921, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_24_i_i"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4226  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4497" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4230  %tmp_922 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4231  %tmp922 = xor i1 %tmp_74, %tmp_922

]]></Node>
<StgValue><ssdm name="tmp922"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4232  %tmp_177_14_25_i_i = xor i1 %tmp922, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_25_i_i"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4233  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4504" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4237  %tmp_923 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4238  %tmp923 = xor i1 %tmp_76, %tmp_923

]]></Node>
<StgValue><ssdm name="tmp923"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4239  %tmp_177_14_26_i_i = xor i1 %tmp923, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_26_i_i"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4507" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4240  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4511" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4244  %tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4245  %tmp924 = xor i1 %tmp_78, %tmp_924

]]></Node>
<StgValue><ssdm name="tmp924"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4246  %tmp_177_14_27_i_i = xor i1 %tmp924, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_27_i_i"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4514" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4247  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4251  %tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4252  %tmp925 = xor i1 %tmp_80, %tmp_925

]]></Node>
<StgValue><ssdm name="tmp925"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4253  %tmp_177_14_28_i_i = xor i1 %tmp925, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_28_i_i"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4521" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4254  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4525" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4258  %tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4259  %tmp926 = xor i1 %tmp_82, %tmp_926

]]></Node>
<StgValue><ssdm name="tmp926"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4260  %tmp_177_14_29_i_i = xor i1 %tmp926, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_29_i_i"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4528" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4261  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4532" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4265  %tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_45, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4266  %tmp927 = xor i1 %tmp_84, %tmp_927

]]></Node>
<StgValue><ssdm name="tmp927"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4267  %tmp_177_14_30_i_i = xor i1 %tmp927, true

]]></Node>
<StgValue><ssdm name="tmp_177_14_30_i_i"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4535" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4268  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_14_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4597" bw="32" op_0_bw="9">
<![CDATA[
.critedge.0.i.i:4330  %weights3_m_weights_V_47 = load i32* %weights3_m_weights_V_46, align 4

]]></Node>
<StgValue><ssdm name="weights3_m_weights_V_47"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4599" bw="1" op_0_bw="32">
<![CDATA[
.critedge.0.i.i:4332  %tmp_959 = trunc i32 %weights3_m_weights_V_47 to i1

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4333  %tmp959 = xor i1 %tmp_22, %tmp_959

]]></Node>
<StgValue><ssdm name="tmp959"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4334  %tmp_177_15_i_i = xor i1 %tmp959, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_i_i"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4602" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4335  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4606" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4339  %tmp_960 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4340  %tmp960 = xor i1 %tmp_24, %tmp_960

]]></Node>
<StgValue><ssdm name="tmp960"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4341  %tmp_177_15_1_i_i = xor i1 %tmp960, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_1_i_i"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4609" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4342  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_1_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4346  %tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4347  %tmp961 = xor i1 %tmp_26, %tmp_961

]]></Node>
<StgValue><ssdm name="tmp961"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4348  %tmp_177_15_2_i_i = xor i1 %tmp961, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_2_i_i"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4616" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4349  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_2_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4353  %tmp_962 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4354  %tmp962 = xor i1 %tmp_28, %tmp_962

]]></Node>
<StgValue><ssdm name="tmp962"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4355  %tmp_177_15_3_i_i = xor i1 %tmp962, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_3_i_i"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4623" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4356  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_3_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4627" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4360  %tmp_963 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4361  %tmp963 = xor i1 %tmp_30, %tmp_963

]]></Node>
<StgValue><ssdm name="tmp963"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4362  %tmp_177_15_4_i_i = xor i1 %tmp963, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_4_i_i"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4630" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4363  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_4_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4367  %tmp_964 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4368  %tmp964 = xor i1 %tmp_32, %tmp_964

]]></Node>
<StgValue><ssdm name="tmp964"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4369  %tmp_177_15_5_i_i = xor i1 %tmp964, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_5_i_i"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4637" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4370  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_5_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4641" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4374  %tmp_965 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4375  %tmp965 = xor i1 %tmp_34, %tmp_965

]]></Node>
<StgValue><ssdm name="tmp965"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4376  %tmp_177_15_6_i_i = xor i1 %tmp965, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_6_i_i"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4644" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4377  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_6_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4648" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4381  %tmp_966 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4382  %tmp966 = xor i1 %tmp_36, %tmp_966

]]></Node>
<StgValue><ssdm name="tmp966"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4383  %tmp_177_15_7_i_i = xor i1 %tmp966, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_7_i_i"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4651" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4384  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_7_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4655" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4388  %tmp_967 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4389  %tmp967 = xor i1 %tmp_38, %tmp_967

]]></Node>
<StgValue><ssdm name="tmp967"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4390  %tmp_177_15_8_i_i = xor i1 %tmp967, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_8_i_i"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4658" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4391  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_8_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4395  %tmp_968 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4396  %tmp968 = xor i1 %tmp_40, %tmp_968

]]></Node>
<StgValue><ssdm name="tmp968"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4397  %tmp_177_15_9_i_i = xor i1 %tmp968, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_9_i_i"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4665" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4398  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_9_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4402  %tmp_969 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4403  %tmp969 = xor i1 %tmp_42, %tmp_969

]]></Node>
<StgValue><ssdm name="tmp969"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4404  %tmp_177_15_i_i_868 = xor i1 %tmp969, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_i_i_868"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4672" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4405  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_i_i_868, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4409  %tmp_970 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4410  %tmp970 = xor i1 %tmp_44, %tmp_970

]]></Node>
<StgValue><ssdm name="tmp970"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4411  %tmp_177_15_10_i_i = xor i1 %tmp970, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_10_i_i"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4679" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4412  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_10_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4416  %tmp_971 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4417  %tmp971 = xor i1 %tmp_46, %tmp_971

]]></Node>
<StgValue><ssdm name="tmp971"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4418  %tmp_177_15_11_i_i = xor i1 %tmp971, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_11_i_i"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4686" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4419  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_11_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4423  %tmp_972 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4424  %tmp972 = xor i1 %tmp_48, %tmp_972

]]></Node>
<StgValue><ssdm name="tmp972"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4425  %tmp_177_15_12_i_i = xor i1 %tmp972, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_12_i_i"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4693" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4426  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_12_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4697" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4430  %tmp_973 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4431  %tmp973 = xor i1 %tmp_50, %tmp_973

]]></Node>
<StgValue><ssdm name="tmp973"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4432  %tmp_177_15_13_i_i = xor i1 %tmp973, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_13_i_i"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4700" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4433  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_13_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4437  %tmp_974 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4438  %tmp974 = xor i1 %tmp_52, %tmp_974

]]></Node>
<StgValue><ssdm name="tmp974"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4439  %tmp_177_15_14_i_i = xor i1 %tmp974, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_14_i_i"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4707" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4440  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_14_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4444  %tmp_975 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4445  %tmp975 = xor i1 %tmp_54, %tmp_975

]]></Node>
<StgValue><ssdm name="tmp975"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4446  %tmp_177_15_15_i_i = xor i1 %tmp975, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_15_i_i"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4714" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4447  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_15_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4718" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4451  %tmp_976 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4452  %tmp976 = xor i1 %tmp_56, %tmp_976

]]></Node>
<StgValue><ssdm name="tmp976"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4453  %tmp_177_15_16_i_i = xor i1 %tmp976, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_16_i_i"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4721" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4454  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_16_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4725" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4458  %tmp_977 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4459  %tmp977 = xor i1 %tmp_58, %tmp_977

]]></Node>
<StgValue><ssdm name="tmp977"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4460  %tmp_177_15_17_i_i = xor i1 %tmp977, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_17_i_i"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4728" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4461  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_17_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4732" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4465  %tmp_978 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4466  %tmp978 = xor i1 %tmp_60, %tmp_978

]]></Node>
<StgValue><ssdm name="tmp978"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4467  %tmp_177_15_18_i_i = xor i1 %tmp978, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_18_i_i"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4735" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4468  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_18_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4739" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4472  %tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4473  %tmp979 = xor i1 %tmp_62, %tmp_979

]]></Node>
<StgValue><ssdm name="tmp979"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4474  %tmp_177_15_19_i_i = xor i1 %tmp979, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_19_i_i"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4742" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4475  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_19_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4479  %tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4480  %tmp980 = xor i1 %tmp_64, %tmp_980

]]></Node>
<StgValue><ssdm name="tmp980"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4481  %tmp_177_15_20_i_i = xor i1 %tmp980, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_20_i_i"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4749" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4482  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_20_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4486  %tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4487  %tmp981 = xor i1 %tmp_66, %tmp_981

]]></Node>
<StgValue><ssdm name="tmp981"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4488  %tmp_177_15_21_i_i = xor i1 %tmp981, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_21_i_i"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4756" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4489  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_21_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4760" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4493  %tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4494  %tmp982 = xor i1 %tmp_68, %tmp_982

]]></Node>
<StgValue><ssdm name="tmp982"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4495  %tmp_177_15_22_i_i = xor i1 %tmp982, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_22_i_i"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4763" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4496  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_22_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4500  %tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4501  %tmp983 = xor i1 %tmp_70, %tmp_983

]]></Node>
<StgValue><ssdm name="tmp983"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4502  %tmp_177_15_23_i_i = xor i1 %tmp983, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_23_i_i"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4770" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4503  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_23_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4774" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4507  %tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4508  %tmp984 = xor i1 %tmp_72, %tmp_984

]]></Node>
<StgValue><ssdm name="tmp984"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4509  %tmp_177_15_24_i_i = xor i1 %tmp984, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_24_i_i"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4777" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4510  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_24_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4781" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4514  %tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4515  %tmp985 = xor i1 %tmp_74, %tmp_985

]]></Node>
<StgValue><ssdm name="tmp985"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4516  %tmp_177_15_25_i_i = xor i1 %tmp985, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_25_i_i"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4784" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4517  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_25_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4521  %tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4522  %tmp986 = xor i1 %tmp_76, %tmp_986

]]></Node>
<StgValue><ssdm name="tmp986"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4523  %tmp_177_15_26_i_i = xor i1 %tmp986, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_26_i_i"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4791" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4524  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_26_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4795" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4528  %tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4529  %tmp987 = xor i1 %tmp_78, %tmp_987

]]></Node>
<StgValue><ssdm name="tmp987"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4530  %tmp_177_15_27_i_i = xor i1 %tmp987, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_27_i_i"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4798" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4531  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_27_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4802" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4535  %tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4536  %tmp988 = xor i1 %tmp_80, %tmp_988

]]></Node>
<StgValue><ssdm name="tmp988"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4537  %tmp_177_15_28_i_i = xor i1 %tmp988, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_28_i_i"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4805" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4538  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_28_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4809" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4542  %tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4543  %tmp989 = xor i1 %tmp_82, %tmp_989

]]></Node>
<StgValue><ssdm name="tmp989"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4544  %tmp_177_15_29_i_i = xor i1 %tmp989, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_29_i_i"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4812" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4545  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_29_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4816" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4549  %tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %weights3_m_weights_V_47, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4550  %tmp990 = xor i1 %tmp_84, %tmp_990

]]></Node>
<StgValue><ssdm name="tmp990"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge.0.i.i:4551  %tmp_177_15_30_i_i = xor i1 %tmp990, true

]]></Node>
<StgValue><ssdm name="tmp_177_15_30_i_i"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4819" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.critedge.0.i.i:4552  call void (...)* @_ssdm_op_SpecFUCore(i1 %tmp_177_15_30_i_i, [1 x i8]* @p_str, [8 x i8]* @p_str46, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="2352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:45  %tmp_178_0_i_i_cast = zext i1 %tmp_177_0_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_i_i_cast"/></StgValue>
</operation>

<operation id="2353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:53  %tmp_178_0_1_i_i_cast = zext i1 %tmp_177_0_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_1_i_i_cast"/></StgValue>
</operation>

<operation id="2354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:61  %tmp_178_0_2_i_i_cast = zext i1 %tmp_177_0_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_2_i_i_cast"/></StgValue>
</operation>

<operation id="2355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:69  %tmp_178_0_3_i_i_cast = zext i1 %tmp_177_0_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_3_i_i_cast"/></StgValue>
</operation>

<operation id="2356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:77  %tmp_178_0_4_i_i_cast = zext i1 %tmp_177_0_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_4_i_i_cast"/></StgValue>
</operation>

<operation id="2357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:85  %tmp_178_0_5_i_i_cast = zext i1 %tmp_177_0_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_5_i_i_cast"/></StgValue>
</operation>

<operation id="2358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:93  %tmp_178_0_6_i_i_cast = zext i1 %tmp_177_0_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_6_i_i_cast"/></StgValue>
</operation>

<operation id="2359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:101  %tmp_178_0_7_i_i_cast = zext i1 %tmp_177_0_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_7_i_i_cast"/></StgValue>
</operation>

<operation id="2360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:109  %tmp_178_0_8_i_i_cast = zext i1 %tmp_177_0_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_8_i_i_cast"/></StgValue>
</operation>

<operation id="2361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:117  %tmp_178_0_9_i_i_cast = zext i1 %tmp_177_0_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_9_i_i_cast"/></StgValue>
</operation>

<operation id="2362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:125  %tmp_178_0_i_i_cast_359 = zext i1 %tmp_177_0_i_i_358 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_i_i_cast_359"/></StgValue>
</operation>

<operation id="2363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:133  %tmp_178_0_10_i_i_cas = zext i1 %tmp_177_0_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_10_i_i_cas"/></StgValue>
</operation>

<operation id="2364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:141  %tmp_178_0_11_i_i_cas = zext i1 %tmp_177_0_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_11_i_i_cas"/></StgValue>
</operation>

<operation id="2365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:149  %tmp_178_0_12_i_i_cas = zext i1 %tmp_177_0_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_12_i_i_cas"/></StgValue>
</operation>

<operation id="2366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:157  %tmp_178_0_13_i_i_cas = zext i1 %tmp_177_0_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_13_i_i_cas"/></StgValue>
</operation>

<operation id="2367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:165  %tmp_178_0_14_i_i_cas = zext i1 %tmp_177_0_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_14_i_i_cas"/></StgValue>
</operation>

<operation id="2368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:173  %tmp_178_0_15_i_i_cas = zext i1 %tmp_177_0_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_15_i_i_cas"/></StgValue>
</operation>

<operation id="2369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:181  %tmp_178_0_16_i_i_cas = zext i1 %tmp_177_0_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_16_i_i_cas"/></StgValue>
</operation>

<operation id="2370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:189  %tmp_178_0_17_i_i_cas = zext i1 %tmp_177_0_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_17_i_i_cas"/></StgValue>
</operation>

<operation id="2371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:197  %tmp_178_0_18_i_i_cas = zext i1 %tmp_177_0_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_18_i_i_cas"/></StgValue>
</operation>

<operation id="2372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:205  %tmp_178_0_19_i_i_cas = zext i1 %tmp_177_0_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_19_i_i_cas"/></StgValue>
</operation>

<operation id="2373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:213  %tmp_178_0_20_i_i_cas = zext i1 %tmp_177_0_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_20_i_i_cas"/></StgValue>
</operation>

<operation id="2374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:221  %tmp_178_0_21_i_i_cas = zext i1 %tmp_177_0_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_21_i_i_cas"/></StgValue>
</operation>

<operation id="2375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:229  %tmp_178_0_22_i_i_cas = zext i1 %tmp_177_0_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_22_i_i_cas"/></StgValue>
</operation>

<operation id="2376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:237  %tmp_178_0_23_i_i_cas = zext i1 %tmp_177_0_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_23_i_i_cas"/></StgValue>
</operation>

<operation id="2377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:245  %tmp_178_0_24_i_i_cas = zext i1 %tmp_177_0_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_24_i_i_cas"/></StgValue>
</operation>

<operation id="2378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:253  %tmp_178_0_25_i_i_cas = zext i1 %tmp_177_0_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_25_i_i_cas"/></StgValue>
</operation>

<operation id="2379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:261  %tmp_178_0_26_i_i_cas = zext i1 %tmp_177_0_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_26_i_i_cas"/></StgValue>
</operation>

<operation id="2380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:293  %tmp_178_0_30_i_i_cas = zext i1 %tmp_177_0_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_30_i_i_cas"/></StgValue>
</operation>

<operation id="2381" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:298  %tmp49 = add i2 %tmp_178_0_23_i_i_cas, %tmp_178_0_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="2382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:299  %tmp104_cast = zext i2 %tmp49 to i3

]]></Node>
<StgValue><ssdm name="tmp104_cast"/></StgValue>
</operation>

<operation id="2383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:300  %tmp50 = add i2 %tmp_178_0_25_i_i_cas, %tmp_178_0_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="2384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:301  %tmp105_cast = zext i2 %tmp50 to i3

]]></Node>
<StgValue><ssdm name="tmp105_cast"/></StgValue>
</operation>

<operation id="2385" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:302  %tmp51 = add i3 %tmp104_cast, %tmp105_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="2386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:305  %tmp53 = add i2 %tmp_178_0_15_i_i_cas, %tmp_178_0_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="2387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:306  %tmp108_cast = zext i2 %tmp53 to i3

]]></Node>
<StgValue><ssdm name="tmp108_cast"/></StgValue>
</operation>

<operation id="2388" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:307  %tmp54 = add i2 %tmp_178_0_17_i_i_cas, %tmp_178_0_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="2389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:308  %tmp109_cast = zext i2 %tmp54 to i3

]]></Node>
<StgValue><ssdm name="tmp109_cast"/></StgValue>
</operation>

<operation id="2390" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:309  %tmp55 = add i3 %tmp108_cast, %tmp109_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="2391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:311  %tmp56 = add i2 %tmp_178_0_19_i_i_cas, %tmp_178_0_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="2392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:312  %tmp111_cast = zext i2 %tmp56 to i3

]]></Node>
<StgValue><ssdm name="tmp111_cast"/></StgValue>
</operation>

<operation id="2393" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:313  %tmp57 = add i2 %tmp_178_0_21_i_i_cas, %tmp_178_0_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="2394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:314  %tmp112_cast = zext i2 %tmp57 to i3

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="2395" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:315  %tmp58 = add i3 %tmp111_cast, %tmp112_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="2396" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:320  %tmp61 = add i2 %tmp_178_0_i_i_cast, %tmp_178_0_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="2397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:321  %tmp116_cast = zext i2 %tmp61 to i3

]]></Node>
<StgValue><ssdm name="tmp116_cast"/></StgValue>
</operation>

<operation id="2398" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:322  %tmp62 = add i2 %tmp_178_0_1_i_i_cast, %tmp_178_0_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="2399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:323  %tmp117_cast = zext i2 %tmp62 to i3

]]></Node>
<StgValue><ssdm name="tmp117_cast"/></StgValue>
</operation>

<operation id="2400" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:324  %tmp63 = add i3 %tmp116_cast, %tmp117_cast

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="2401" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:326  %tmp64 = add i2 %tmp_178_0_3_i_i_cast, %tmp_178_0_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="2402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:327  %tmp119_cast = zext i2 %tmp64 to i3

]]></Node>
<StgValue><ssdm name="tmp119_cast"/></StgValue>
</operation>

<operation id="2403" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:328  %tmp65 = add i2 %tmp_178_0_5_i_i_cast, %tmp_178_0_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="2404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:329  %tmp120_cast = zext i2 %tmp65 to i3

]]></Node>
<StgValue><ssdm name="tmp120_cast"/></StgValue>
</operation>

<operation id="2405" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:330  %tmp66 = add i3 %tmp119_cast, %tmp120_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="2406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:334  %tmp68 = add i2 %tmp_178_0_7_i_i_cast, %tmp_178_0_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:335  %tmp123_cast = zext i2 %tmp68 to i3

]]></Node>
<StgValue><ssdm name="tmp123_cast"/></StgValue>
</operation>

<operation id="2408" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:336  %tmp69 = add i2 %tmp_178_0_9_i_i_cast, %tmp_178_0_i_i_cast_359

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="2409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:337  %tmp124_cast = zext i2 %tmp69 to i3

]]></Node>
<StgValue><ssdm name="tmp124_cast"/></StgValue>
</operation>

<operation id="2410" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:338  %tmp70 = add i3 %tmp123_cast, %tmp124_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="2411" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:340  %tmp71 = add i2 %tmp_178_0_10_i_i_cas, %tmp_178_0_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="2412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:341  %tmp126_cast = zext i2 %tmp71 to i3

]]></Node>
<StgValue><ssdm name="tmp126_cast"/></StgValue>
</operation>

<operation id="2413" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:342  %tmp72 = add i2 %tmp_178_0_30_i_i_cas, %tmp_178_0_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2414" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:343  %tmp73 = add i2 %tmp_178_0_13_i_i_cas, %tmp72

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="2415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:344  %tmp127_cast = zext i2 %tmp73 to i3

]]></Node>
<StgValue><ssdm name="tmp127_cast"/></StgValue>
</operation>

<operation id="2416" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:345  %tmp74 = add i3 %tmp126_cast, %tmp127_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="2417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:360  %tmp_178_1_i_i_cast = zext i1 %tmp_177_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_i_i_cast"/></StgValue>
</operation>

<operation id="2418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:367  %tmp_178_1_1_i_i_cast = zext i1 %tmp_177_1_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_1_i_i_cast"/></StgValue>
</operation>

<operation id="2419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:374  %tmp_178_1_2_i_i_cast = zext i1 %tmp_177_1_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_2_i_i_cast"/></StgValue>
</operation>

<operation id="2420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:381  %tmp_178_1_3_i_i_cast = zext i1 %tmp_177_1_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_3_i_i_cast"/></StgValue>
</operation>

<operation id="2421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:388  %tmp_178_1_4_i_i_cast = zext i1 %tmp_177_1_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_4_i_i_cast"/></StgValue>
</operation>

<operation id="2422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:395  %tmp_178_1_5_i_i_cast = zext i1 %tmp_177_1_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_5_i_i_cast"/></StgValue>
</operation>

<operation id="2423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:402  %tmp_178_1_6_i_i_cast = zext i1 %tmp_177_1_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_6_i_i_cast"/></StgValue>
</operation>

<operation id="2424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:409  %tmp_178_1_7_i_i_cast = zext i1 %tmp_177_1_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_7_i_i_cast"/></StgValue>
</operation>

<operation id="2425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:416  %tmp_178_1_8_i_i_cast = zext i1 %tmp_177_1_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_8_i_i_cast"/></StgValue>
</operation>

<operation id="2426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:423  %tmp_178_1_9_i_i_cast = zext i1 %tmp_177_1_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_9_i_i_cast"/></StgValue>
</operation>

<operation id="2427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:430  %tmp_178_1_i_i_cast_393 = zext i1 %tmp_177_1_i_i_392 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_i_i_cast_393"/></StgValue>
</operation>

<operation id="2428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:437  %tmp_178_1_10_i_i_cas = zext i1 %tmp_177_1_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_10_i_i_cas"/></StgValue>
</operation>

<operation id="2429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:444  %tmp_178_1_11_i_i_cas = zext i1 %tmp_177_1_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_11_i_i_cas"/></StgValue>
</operation>

<operation id="2430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:451  %tmp_178_1_12_i_i_cas = zext i1 %tmp_177_1_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_12_i_i_cas"/></StgValue>
</operation>

<operation id="2431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:458  %tmp_178_1_13_i_i_cas = zext i1 %tmp_177_1_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_13_i_i_cas"/></StgValue>
</operation>

<operation id="2432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:465  %tmp_178_1_14_i_i_cas = zext i1 %tmp_177_1_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_14_i_i_cas"/></StgValue>
</operation>

<operation id="2433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:472  %tmp_178_1_15_i_i_cas = zext i1 %tmp_177_1_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_15_i_i_cas"/></StgValue>
</operation>

<operation id="2434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:479  %tmp_178_1_16_i_i_cas = zext i1 %tmp_177_1_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_16_i_i_cas"/></StgValue>
</operation>

<operation id="2435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:486  %tmp_178_1_17_i_i_cas = zext i1 %tmp_177_1_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_17_i_i_cas"/></StgValue>
</operation>

<operation id="2436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:493  %tmp_178_1_18_i_i_cas = zext i1 %tmp_177_1_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_18_i_i_cas"/></StgValue>
</operation>

<operation id="2437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:500  %tmp_178_1_19_i_i_cas = zext i1 %tmp_177_1_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_19_i_i_cas"/></StgValue>
</operation>

<operation id="2438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:507  %tmp_178_1_20_i_i_cas = zext i1 %tmp_177_1_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_20_i_i_cas"/></StgValue>
</operation>

<operation id="2439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:514  %tmp_178_1_21_i_i_cas = zext i1 %tmp_177_1_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_21_i_i_cas"/></StgValue>
</operation>

<operation id="2440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:521  %tmp_178_1_22_i_i_cas = zext i1 %tmp_177_1_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_22_i_i_cas"/></StgValue>
</operation>

<operation id="2441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:528  %tmp_178_1_23_i_i_cas = zext i1 %tmp_177_1_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_23_i_i_cas"/></StgValue>
</operation>

<operation id="2442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:535  %tmp_178_1_24_i_i_cas = zext i1 %tmp_177_1_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_24_i_i_cas"/></StgValue>
</operation>

<operation id="2443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:542  %tmp_178_1_25_i_i_cas = zext i1 %tmp_177_1_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_25_i_i_cas"/></StgValue>
</operation>

<operation id="2444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:549  %tmp_178_1_26_i_i_cas = zext i1 %tmp_177_1_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_26_i_i_cas"/></StgValue>
</operation>

<operation id="2445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:577  %tmp_178_1_30_i_i_cas = zext i1 %tmp_177_1_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_30_i_i_cas"/></StgValue>
</operation>

<operation id="2446" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:582  %tmp112 = add i2 %tmp_178_1_23_i_i_cas, %tmp_178_1_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="2447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:583  %tmp197_cast = zext i2 %tmp112 to i3

]]></Node>
<StgValue><ssdm name="tmp197_cast"/></StgValue>
</operation>

<operation id="2448" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:584  %tmp113 = add i2 %tmp_178_1_25_i_i_cas, %tmp_178_1_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="2449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:585  %tmp198_cast = zext i2 %tmp113 to i3

]]></Node>
<StgValue><ssdm name="tmp198_cast"/></StgValue>
</operation>

<operation id="2450" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:586  %tmp114 = add i3 %tmp197_cast, %tmp198_cast

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="2451" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:589  %tmp116 = add i2 %tmp_178_1_15_i_i_cas, %tmp_178_1_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="2452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:590  %tmp201_cast = zext i2 %tmp116 to i3

]]></Node>
<StgValue><ssdm name="tmp201_cast"/></StgValue>
</operation>

<operation id="2453" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:591  %tmp117 = add i2 %tmp_178_1_17_i_i_cas, %tmp_178_1_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="2454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:592  %tmp202_cast = zext i2 %tmp117 to i3

]]></Node>
<StgValue><ssdm name="tmp202_cast"/></StgValue>
</operation>

<operation id="2455" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:593  %tmp118 = add i3 %tmp201_cast, %tmp202_cast

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="2456" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:595  %tmp119 = add i2 %tmp_178_1_19_i_i_cas, %tmp_178_1_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="2457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:596  %tmp204_cast = zext i2 %tmp119 to i3

]]></Node>
<StgValue><ssdm name="tmp204_cast"/></StgValue>
</operation>

<operation id="2458" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:597  %tmp120 = add i2 %tmp_178_1_21_i_i_cas, %tmp_178_1_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="2459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:598  %tmp205_cast = zext i2 %tmp120 to i3

]]></Node>
<StgValue><ssdm name="tmp205_cast"/></StgValue>
</operation>

<operation id="2460" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:599  %tmp121 = add i3 %tmp204_cast, %tmp205_cast

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="2461" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:604  %tmp124 = add i2 %tmp_178_1_i_i_cast, %tmp_178_1_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="2462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:605  %tmp209_cast = zext i2 %tmp124 to i3

]]></Node>
<StgValue><ssdm name="tmp209_cast"/></StgValue>
</operation>

<operation id="2463" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:606  %tmp125 = add i2 %tmp_178_1_1_i_i_cast, %tmp_178_1_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="2464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:607  %tmp210_cast = zext i2 %tmp125 to i3

]]></Node>
<StgValue><ssdm name="tmp210_cast"/></StgValue>
</operation>

<operation id="2465" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:608  %tmp126 = add i3 %tmp209_cast, %tmp210_cast

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="2466" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:610  %tmp127 = add i2 %tmp_178_1_3_i_i_cast, %tmp_178_1_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="2467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:611  %tmp212_cast = zext i2 %tmp127 to i3

]]></Node>
<StgValue><ssdm name="tmp212_cast"/></StgValue>
</operation>

<operation id="2468" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:612  %tmp128 = add i2 %tmp_178_1_5_i_i_cast, %tmp_178_1_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="2469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:613  %tmp213_cast = zext i2 %tmp128 to i3

]]></Node>
<StgValue><ssdm name="tmp213_cast"/></StgValue>
</operation>

<operation id="2470" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:614  %tmp129 = add i3 %tmp212_cast, %tmp213_cast

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="2471" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:618  %tmp131 = add i2 %tmp_178_1_7_i_i_cast, %tmp_178_1_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="2472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:619  %tmp216_cast = zext i2 %tmp131 to i3

]]></Node>
<StgValue><ssdm name="tmp216_cast"/></StgValue>
</operation>

<operation id="2473" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:620  %tmp132 = add i2 %tmp_178_1_9_i_i_cast, %tmp_178_1_i_i_cast_393

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="2474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:621  %tmp217_cast = zext i2 %tmp132 to i3

]]></Node>
<StgValue><ssdm name="tmp217_cast"/></StgValue>
</operation>

<operation id="2475" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:622  %tmp133 = add i3 %tmp216_cast, %tmp217_cast

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="2476" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:624  %tmp134 = add i2 %tmp_178_1_10_i_i_cas, %tmp_178_1_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="2477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:625  %tmp219_cast = zext i2 %tmp134 to i3

]]></Node>
<StgValue><ssdm name="tmp219_cast"/></StgValue>
</operation>

<operation id="2478" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:626  %tmp135 = add i2 %tmp_178_1_30_i_i_cas, %tmp_178_1_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="2479" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:627  %tmp136 = add i2 %tmp_178_1_13_i_i_cas, %tmp135

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="2480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:628  %tmp220_cast = zext i2 %tmp136 to i3

]]></Node>
<StgValue><ssdm name="tmp220_cast"/></StgValue>
</operation>

<operation id="2481" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:629  %tmp137 = add i3 %tmp219_cast, %tmp220_cast

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="2482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:644  %tmp_178_2_i_i_cast = zext i1 %tmp_177_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_i_i_cast"/></StgValue>
</operation>

<operation id="2483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:651  %tmp_178_2_1_i_i_cast = zext i1 %tmp_177_2_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_1_i_i_cast"/></StgValue>
</operation>

<operation id="2484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:658  %tmp_178_2_2_i_i_cast = zext i1 %tmp_177_2_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_2_i_i_cast"/></StgValue>
</operation>

<operation id="2485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:665  %tmp_178_2_3_i_i_cast = zext i1 %tmp_177_2_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_3_i_i_cast"/></StgValue>
</operation>

<operation id="2486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:672  %tmp_178_2_4_i_i_cast = zext i1 %tmp_177_2_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_4_i_i_cast"/></StgValue>
</operation>

<operation id="2487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:679  %tmp_178_2_5_i_i_cast = zext i1 %tmp_177_2_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_5_i_i_cast"/></StgValue>
</operation>

<operation id="2488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:686  %tmp_178_2_6_i_i_cast = zext i1 %tmp_177_2_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_6_i_i_cast"/></StgValue>
</operation>

<operation id="2489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:693  %tmp_178_2_7_i_i_cast = zext i1 %tmp_177_2_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_7_i_i_cast"/></StgValue>
</operation>

<operation id="2490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:700  %tmp_178_2_8_i_i_cast = zext i1 %tmp_177_2_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_8_i_i_cast"/></StgValue>
</operation>

<operation id="2491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:707  %tmp_178_2_9_i_i_cast = zext i1 %tmp_177_2_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_9_i_i_cast"/></StgValue>
</operation>

<operation id="2492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:714  %tmp_178_2_i_i_cast_427 = zext i1 %tmp_177_2_i_i_426 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_i_i_cast_427"/></StgValue>
</operation>

<operation id="2493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:721  %tmp_178_2_10_i_i_cas = zext i1 %tmp_177_2_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_10_i_i_cas"/></StgValue>
</operation>

<operation id="2494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:728  %tmp_178_2_11_i_i_cas = zext i1 %tmp_177_2_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_11_i_i_cas"/></StgValue>
</operation>

<operation id="2495" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:735  %tmp_178_2_12_i_i_cas = zext i1 %tmp_177_2_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_12_i_i_cas"/></StgValue>
</operation>

<operation id="2496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:742  %tmp_178_2_13_i_i_cas = zext i1 %tmp_177_2_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_13_i_i_cas"/></StgValue>
</operation>

<operation id="2497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:749  %tmp_178_2_14_i_i_cas = zext i1 %tmp_177_2_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_14_i_i_cas"/></StgValue>
</operation>

<operation id="2498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:756  %tmp_178_2_15_i_i_cas = zext i1 %tmp_177_2_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_15_i_i_cas"/></StgValue>
</operation>

<operation id="2499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:763  %tmp_178_2_16_i_i_cas = zext i1 %tmp_177_2_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_16_i_i_cas"/></StgValue>
</operation>

<operation id="2500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:770  %tmp_178_2_17_i_i_cas = zext i1 %tmp_177_2_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_17_i_i_cas"/></StgValue>
</operation>

<operation id="2501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:777  %tmp_178_2_18_i_i_cas = zext i1 %tmp_177_2_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_18_i_i_cas"/></StgValue>
</operation>

<operation id="2502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:784  %tmp_178_2_19_i_i_cas = zext i1 %tmp_177_2_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_19_i_i_cas"/></StgValue>
</operation>

<operation id="2503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:791  %tmp_178_2_20_i_i_cas = zext i1 %tmp_177_2_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_20_i_i_cas"/></StgValue>
</operation>

<operation id="2504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:798  %tmp_178_2_21_i_i_cas = zext i1 %tmp_177_2_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_21_i_i_cas"/></StgValue>
</operation>

<operation id="2505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:805  %tmp_178_2_22_i_i_cas = zext i1 %tmp_177_2_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_22_i_i_cas"/></StgValue>
</operation>

<operation id="2506" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:812  %tmp_178_2_23_i_i_cas = zext i1 %tmp_177_2_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_23_i_i_cas"/></StgValue>
</operation>

<operation id="2507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:819  %tmp_178_2_24_i_i_cas = zext i1 %tmp_177_2_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_24_i_i_cas"/></StgValue>
</operation>

<operation id="2508" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:826  %tmp_178_2_25_i_i_cas = zext i1 %tmp_177_2_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_25_i_i_cas"/></StgValue>
</operation>

<operation id="2509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:833  %tmp_178_2_26_i_i_cas = zext i1 %tmp_177_2_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_26_i_i_cas"/></StgValue>
</operation>

<operation id="2510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:861  %tmp_178_2_30_i_i_cas = zext i1 %tmp_177_2_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_30_i_i_cas"/></StgValue>
</operation>

<operation id="2511" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:866  %tmp175 = add i2 %tmp_178_2_23_i_i_cas, %tmp_178_2_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="2512" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:867  %tmp290_cast = zext i2 %tmp175 to i3

]]></Node>
<StgValue><ssdm name="tmp290_cast"/></StgValue>
</operation>

<operation id="2513" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:868  %tmp176 = add i2 %tmp_178_2_25_i_i_cas, %tmp_178_2_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="2514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:869  %tmp291_cast = zext i2 %tmp176 to i3

]]></Node>
<StgValue><ssdm name="tmp291_cast"/></StgValue>
</operation>

<operation id="2515" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:870  %tmp177 = add i3 %tmp290_cast, %tmp291_cast

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="2516" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:873  %tmp179 = add i2 %tmp_178_2_15_i_i_cas, %tmp_178_2_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="2517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:874  %tmp294_cast = zext i2 %tmp179 to i3

]]></Node>
<StgValue><ssdm name="tmp294_cast"/></StgValue>
</operation>

<operation id="2518" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:875  %tmp180 = add i2 %tmp_178_2_17_i_i_cas, %tmp_178_2_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="2519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:876  %tmp295_cast = zext i2 %tmp180 to i3

]]></Node>
<StgValue><ssdm name="tmp295_cast"/></StgValue>
</operation>

<operation id="2520" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:877  %tmp181 = add i3 %tmp294_cast, %tmp295_cast

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="2521" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:879  %tmp182 = add i2 %tmp_178_2_19_i_i_cas, %tmp_178_2_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="2522" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:880  %tmp297_cast = zext i2 %tmp182 to i3

]]></Node>
<StgValue><ssdm name="tmp297_cast"/></StgValue>
</operation>

<operation id="2523" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:881  %tmp183 = add i2 %tmp_178_2_21_i_i_cas, %tmp_178_2_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="2524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:882  %tmp298_cast = zext i2 %tmp183 to i3

]]></Node>
<StgValue><ssdm name="tmp298_cast"/></StgValue>
</operation>

<operation id="2525" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:883  %tmp184 = add i3 %tmp297_cast, %tmp298_cast

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="2526" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:888  %tmp187 = add i2 %tmp_178_2_i_i_cast, %tmp_178_2_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="2527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:889  %tmp302_cast = zext i2 %tmp187 to i3

]]></Node>
<StgValue><ssdm name="tmp302_cast"/></StgValue>
</operation>

<operation id="2528" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:890  %tmp188 = add i2 %tmp_178_2_1_i_i_cast, %tmp_178_2_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="2529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:891  %tmp303_cast = zext i2 %tmp188 to i3

]]></Node>
<StgValue><ssdm name="tmp303_cast"/></StgValue>
</operation>

<operation id="2530" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:892  %tmp189 = add i3 %tmp302_cast, %tmp303_cast

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="2531" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:894  %tmp190 = add i2 %tmp_178_2_3_i_i_cast, %tmp_178_2_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="2532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:895  %tmp305_cast = zext i2 %tmp190 to i3

]]></Node>
<StgValue><ssdm name="tmp305_cast"/></StgValue>
</operation>

<operation id="2533" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:896  %tmp191 = add i2 %tmp_178_2_5_i_i_cast, %tmp_178_2_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="2534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:897  %tmp306_cast = zext i2 %tmp191 to i3

]]></Node>
<StgValue><ssdm name="tmp306_cast"/></StgValue>
</operation>

<operation id="2535" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:898  %tmp192 = add i3 %tmp305_cast, %tmp306_cast

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="2536" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:902  %tmp194 = add i2 %tmp_178_2_7_i_i_cast, %tmp_178_2_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="2537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:903  %tmp309_cast = zext i2 %tmp194 to i3

]]></Node>
<StgValue><ssdm name="tmp309_cast"/></StgValue>
</operation>

<operation id="2538" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:904  %tmp195 = add i2 %tmp_178_2_9_i_i_cast, %tmp_178_2_i_i_cast_427

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="2539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:905  %tmp310_cast = zext i2 %tmp195 to i3

]]></Node>
<StgValue><ssdm name="tmp310_cast"/></StgValue>
</operation>

<operation id="2540" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:906  %tmp196 = add i3 %tmp309_cast, %tmp310_cast

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="2541" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:908  %tmp197 = add i2 %tmp_178_2_10_i_i_cas, %tmp_178_2_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="2542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:909  %tmp312_cast = zext i2 %tmp197 to i3

]]></Node>
<StgValue><ssdm name="tmp312_cast"/></StgValue>
</operation>

<operation id="2543" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:910  %tmp198 = add i2 %tmp_178_2_30_i_i_cas, %tmp_178_2_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="2544" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:911  %tmp199 = add i2 %tmp_178_2_13_i_i_cas, %tmp198

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="2545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:912  %tmp313_cast = zext i2 %tmp199 to i3

]]></Node>
<StgValue><ssdm name="tmp313_cast"/></StgValue>
</operation>

<operation id="2546" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:913  %tmp200 = add i3 %tmp312_cast, %tmp313_cast

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="2547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:928  %tmp_178_3_i_i_cast = zext i1 %tmp_177_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_i_i_cast"/></StgValue>
</operation>

<operation id="2548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:935  %tmp_178_3_1_i_i_cast = zext i1 %tmp_177_3_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_1_i_i_cast"/></StgValue>
</operation>

<operation id="2549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:942  %tmp_178_3_2_i_i_cast = zext i1 %tmp_177_3_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_2_i_i_cast"/></StgValue>
</operation>

<operation id="2550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:949  %tmp_178_3_3_i_i_cast = zext i1 %tmp_177_3_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_3_i_i_cast"/></StgValue>
</operation>

<operation id="2551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:956  %tmp_178_3_4_i_i_cast = zext i1 %tmp_177_3_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_4_i_i_cast"/></StgValue>
</operation>

<operation id="2552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:963  %tmp_178_3_5_i_i_cast = zext i1 %tmp_177_3_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_5_i_i_cast"/></StgValue>
</operation>

<operation id="2553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:970  %tmp_178_3_6_i_i_cast = zext i1 %tmp_177_3_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_6_i_i_cast"/></StgValue>
</operation>

<operation id="2554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:977  %tmp_178_3_7_i_i_cast = zext i1 %tmp_177_3_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_7_i_i_cast"/></StgValue>
</operation>

<operation id="2555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:984  %tmp_178_3_8_i_i_cast = zext i1 %tmp_177_3_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_8_i_i_cast"/></StgValue>
</operation>

<operation id="2556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:991  %tmp_178_3_9_i_i_cast = zext i1 %tmp_177_3_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_9_i_i_cast"/></StgValue>
</operation>

<operation id="2557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:998  %tmp_178_3_i_i_cast_461 = zext i1 %tmp_177_3_i_i_460 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_i_i_cast_461"/></StgValue>
</operation>

<operation id="2558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1005  %tmp_178_3_10_i_i_cas = zext i1 %tmp_177_3_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_10_i_i_cas"/></StgValue>
</operation>

<operation id="2559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1012  %tmp_178_3_11_i_i_cas = zext i1 %tmp_177_3_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_11_i_i_cas"/></StgValue>
</operation>

<operation id="2560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1019  %tmp_178_3_12_i_i_cas = zext i1 %tmp_177_3_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_12_i_i_cas"/></StgValue>
</operation>

<operation id="2561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1026  %tmp_178_3_13_i_i_cas = zext i1 %tmp_177_3_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_13_i_i_cas"/></StgValue>
</operation>

<operation id="2562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1033  %tmp_178_3_14_i_i_cas = zext i1 %tmp_177_3_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_14_i_i_cas"/></StgValue>
</operation>

<operation id="2563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1040  %tmp_178_3_15_i_i_cas = zext i1 %tmp_177_3_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_15_i_i_cas"/></StgValue>
</operation>

<operation id="2564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1047  %tmp_178_3_16_i_i_cas = zext i1 %tmp_177_3_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_16_i_i_cas"/></StgValue>
</operation>

<operation id="2565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1054  %tmp_178_3_17_i_i_cas = zext i1 %tmp_177_3_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_17_i_i_cas"/></StgValue>
</operation>

<operation id="2566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1061  %tmp_178_3_18_i_i_cas = zext i1 %tmp_177_3_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_18_i_i_cas"/></StgValue>
</operation>

<operation id="2567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1068  %tmp_178_3_19_i_i_cas = zext i1 %tmp_177_3_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_19_i_i_cas"/></StgValue>
</operation>

<operation id="2568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1075  %tmp_178_3_20_i_i_cas = zext i1 %tmp_177_3_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_20_i_i_cas"/></StgValue>
</operation>

<operation id="2569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1082  %tmp_178_3_21_i_i_cas = zext i1 %tmp_177_3_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_21_i_i_cas"/></StgValue>
</operation>

<operation id="2570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1089  %tmp_178_3_22_i_i_cas = zext i1 %tmp_177_3_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_22_i_i_cas"/></StgValue>
</operation>

<operation id="2571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1096  %tmp_178_3_23_i_i_cas = zext i1 %tmp_177_3_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_23_i_i_cas"/></StgValue>
</operation>

<operation id="2572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1103  %tmp_178_3_24_i_i_cas = zext i1 %tmp_177_3_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_24_i_i_cas"/></StgValue>
</operation>

<operation id="2573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1110  %tmp_178_3_25_i_i_cas = zext i1 %tmp_177_3_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_25_i_i_cas"/></StgValue>
</operation>

<operation id="2574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1117  %tmp_178_3_26_i_i_cas = zext i1 %tmp_177_3_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_26_i_i_cas"/></StgValue>
</operation>

<operation id="2575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1145  %tmp_178_3_30_i_i_cas = zext i1 %tmp_177_3_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_30_i_i_cas"/></StgValue>
</operation>

<operation id="2576" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1150  %tmp238 = add i2 %tmp_178_3_23_i_i_cas, %tmp_178_3_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="2577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1151  %tmp383_cast = zext i2 %tmp238 to i3

]]></Node>
<StgValue><ssdm name="tmp383_cast"/></StgValue>
</operation>

<operation id="2578" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1152  %tmp239 = add i2 %tmp_178_3_25_i_i_cas, %tmp_178_3_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="2579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1153  %tmp384_cast = zext i2 %tmp239 to i3

]]></Node>
<StgValue><ssdm name="tmp384_cast"/></StgValue>
</operation>

<operation id="2580" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1154  %tmp240 = add i3 %tmp383_cast, %tmp384_cast

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="2581" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1157  %tmp242 = add i2 %tmp_178_3_15_i_i_cas, %tmp_178_3_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="2582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1158  %tmp387_cast = zext i2 %tmp242 to i3

]]></Node>
<StgValue><ssdm name="tmp387_cast"/></StgValue>
</operation>

<operation id="2583" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1159  %tmp243 = add i2 %tmp_178_3_17_i_i_cas, %tmp_178_3_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="2584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1160  %tmp388_cast = zext i2 %tmp243 to i3

]]></Node>
<StgValue><ssdm name="tmp388_cast"/></StgValue>
</operation>

<operation id="2585" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1161  %tmp244 = add i3 %tmp387_cast, %tmp388_cast

]]></Node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="2586" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1163  %tmp245 = add i2 %tmp_178_3_19_i_i_cas, %tmp_178_3_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="2587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1164  %tmp390_cast = zext i2 %tmp245 to i3

]]></Node>
<StgValue><ssdm name="tmp390_cast"/></StgValue>
</operation>

<operation id="2588" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1165  %tmp246 = add i2 %tmp_178_3_21_i_i_cas, %tmp_178_3_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="2589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1166  %tmp391_cast = zext i2 %tmp246 to i3

]]></Node>
<StgValue><ssdm name="tmp391_cast"/></StgValue>
</operation>

<operation id="2590" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1167  %tmp247 = add i3 %tmp390_cast, %tmp391_cast

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="2591" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1172  %tmp250 = add i2 %tmp_178_3_i_i_cast, %tmp_178_3_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="2592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1173  %tmp395_cast = zext i2 %tmp250 to i3

]]></Node>
<StgValue><ssdm name="tmp395_cast"/></StgValue>
</operation>

<operation id="2593" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1174  %tmp251 = add i2 %tmp_178_3_1_i_i_cast, %tmp_178_3_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="2594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1175  %tmp396_cast = zext i2 %tmp251 to i3

]]></Node>
<StgValue><ssdm name="tmp396_cast"/></StgValue>
</operation>

<operation id="2595" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1176  %tmp252 = add i3 %tmp395_cast, %tmp396_cast

]]></Node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="2596" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1178  %tmp253 = add i2 %tmp_178_3_3_i_i_cast, %tmp_178_3_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="2597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1179  %tmp398_cast = zext i2 %tmp253 to i3

]]></Node>
<StgValue><ssdm name="tmp398_cast"/></StgValue>
</operation>

<operation id="2598" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1180  %tmp254 = add i2 %tmp_178_3_5_i_i_cast, %tmp_178_3_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="2599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1181  %tmp399_cast = zext i2 %tmp254 to i3

]]></Node>
<StgValue><ssdm name="tmp399_cast"/></StgValue>
</operation>

<operation id="2600" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1182  %tmp255 = add i3 %tmp398_cast, %tmp399_cast

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="2601" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1186  %tmp257 = add i2 %tmp_178_3_7_i_i_cast, %tmp_178_3_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="2602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1187  %tmp402_cast = zext i2 %tmp257 to i3

]]></Node>
<StgValue><ssdm name="tmp402_cast"/></StgValue>
</operation>

<operation id="2603" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1188  %tmp258 = add i2 %tmp_178_3_9_i_i_cast, %tmp_178_3_i_i_cast_461

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="2604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1189  %tmp403_cast = zext i2 %tmp258 to i3

]]></Node>
<StgValue><ssdm name="tmp403_cast"/></StgValue>
</operation>

<operation id="2605" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1190  %tmp259 = add i3 %tmp402_cast, %tmp403_cast

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1192  %tmp260 = add i2 %tmp_178_3_10_i_i_cas, %tmp_178_3_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1193  %tmp405_cast = zext i2 %tmp260 to i3

]]></Node>
<StgValue><ssdm name="tmp405_cast"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1194  %tmp261 = add i2 %tmp_178_3_30_i_i_cas, %tmp_178_3_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1195  %tmp262 = add i2 %tmp_178_3_13_i_i_cas, %tmp261

]]></Node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1196  %tmp406_cast = zext i2 %tmp262 to i3

]]></Node>
<StgValue><ssdm name="tmp406_cast"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1197  %tmp263 = add i3 %tmp405_cast, %tmp406_cast

]]></Node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1212  %tmp_178_4_i_i_cast = zext i1 %tmp_177_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_i_i_cast"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1219  %tmp_178_4_1_i_i_cast = zext i1 %tmp_177_4_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_1_i_i_cast"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1226  %tmp_178_4_2_i_i_cast = zext i1 %tmp_177_4_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_2_i_i_cast"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1233  %tmp_178_4_3_i_i_cast = zext i1 %tmp_177_4_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_3_i_i_cast"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1240  %tmp_178_4_4_i_i_cast = zext i1 %tmp_177_4_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_4_i_i_cast"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1247  %tmp_178_4_5_i_i_cast = zext i1 %tmp_177_4_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_5_i_i_cast"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1254  %tmp_178_4_6_i_i_cast = zext i1 %tmp_177_4_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_6_i_i_cast"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1261  %tmp_178_4_7_i_i_cast = zext i1 %tmp_177_4_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_7_i_i_cast"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1268  %tmp_178_4_8_i_i_cast = zext i1 %tmp_177_4_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_8_i_i_cast"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1275  %tmp_178_4_9_i_i_cast = zext i1 %tmp_177_4_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_9_i_i_cast"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1282  %tmp_178_4_i_i_cast_495 = zext i1 %tmp_177_4_i_i_494 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_i_i_cast_495"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1289  %tmp_178_4_10_i_i_cas = zext i1 %tmp_177_4_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_10_i_i_cas"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1296  %tmp_178_4_11_i_i_cas = zext i1 %tmp_177_4_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_11_i_i_cas"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1303  %tmp_178_4_12_i_i_cas = zext i1 %tmp_177_4_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_12_i_i_cas"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1310  %tmp_178_4_13_i_i_cas = zext i1 %tmp_177_4_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_13_i_i_cas"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1317  %tmp_178_4_14_i_i_cas = zext i1 %tmp_177_4_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_14_i_i_cas"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1324  %tmp_178_4_15_i_i_cas = zext i1 %tmp_177_4_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_15_i_i_cas"/></StgValue>
</operation>

<operation id="2629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1331  %tmp_178_4_16_i_i_cas = zext i1 %tmp_177_4_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_16_i_i_cas"/></StgValue>
</operation>

<operation id="2630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1338  %tmp_178_4_17_i_i_cas = zext i1 %tmp_177_4_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_17_i_i_cas"/></StgValue>
</operation>

<operation id="2631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1345  %tmp_178_4_18_i_i_cas = zext i1 %tmp_177_4_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_18_i_i_cas"/></StgValue>
</operation>

<operation id="2632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1352  %tmp_178_4_19_i_i_cas = zext i1 %tmp_177_4_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_19_i_i_cas"/></StgValue>
</operation>

<operation id="2633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1359  %tmp_178_4_20_i_i_cas = zext i1 %tmp_177_4_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_20_i_i_cas"/></StgValue>
</operation>

<operation id="2634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1366  %tmp_178_4_21_i_i_cas = zext i1 %tmp_177_4_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_21_i_i_cas"/></StgValue>
</operation>

<operation id="2635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1373  %tmp_178_4_22_i_i_cas = zext i1 %tmp_177_4_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_22_i_i_cas"/></StgValue>
</operation>

<operation id="2636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1380  %tmp_178_4_23_i_i_cas = zext i1 %tmp_177_4_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_23_i_i_cas"/></StgValue>
</operation>

<operation id="2637" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1387  %tmp_178_4_24_i_i_cas = zext i1 %tmp_177_4_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_24_i_i_cas"/></StgValue>
</operation>

<operation id="2638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1394  %tmp_178_4_25_i_i_cas = zext i1 %tmp_177_4_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_25_i_i_cas"/></StgValue>
</operation>

<operation id="2639" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1401  %tmp_178_4_26_i_i_cas = zext i1 %tmp_177_4_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_26_i_i_cas"/></StgValue>
</operation>

<operation id="2640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1429  %tmp_178_4_30_i_i_cas = zext i1 %tmp_177_4_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_30_i_i_cas"/></StgValue>
</operation>

<operation id="2641" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1434  %tmp301 = add i2 %tmp_178_4_23_i_i_cas, %tmp_178_4_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="2642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1435  %tmp476_cast = zext i2 %tmp301 to i3

]]></Node>
<StgValue><ssdm name="tmp476_cast"/></StgValue>
</operation>

<operation id="2643" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1436  %tmp302 = add i2 %tmp_178_4_25_i_i_cas, %tmp_178_4_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="2644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1437  %tmp477_cast = zext i2 %tmp302 to i3

]]></Node>
<StgValue><ssdm name="tmp477_cast"/></StgValue>
</operation>

<operation id="2645" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1438  %tmp303 = add i3 %tmp476_cast, %tmp477_cast

]]></Node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="2646" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1441  %tmp305 = add i2 %tmp_178_4_15_i_i_cas, %tmp_178_4_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="2647" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1442  %tmp480_cast = zext i2 %tmp305 to i3

]]></Node>
<StgValue><ssdm name="tmp480_cast"/></StgValue>
</operation>

<operation id="2648" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1443  %tmp306 = add i2 %tmp_178_4_17_i_i_cas, %tmp_178_4_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="2649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1444  %tmp481_cast = zext i2 %tmp306 to i3

]]></Node>
<StgValue><ssdm name="tmp481_cast"/></StgValue>
</operation>

<operation id="2650" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1445  %tmp307 = add i3 %tmp480_cast, %tmp481_cast

]]></Node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="2651" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1447  %tmp308 = add i2 %tmp_178_4_19_i_i_cas, %tmp_178_4_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="2652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1448  %tmp483_cast = zext i2 %tmp308 to i3

]]></Node>
<StgValue><ssdm name="tmp483_cast"/></StgValue>
</operation>

<operation id="2653" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1449  %tmp309 = add i2 %tmp_178_4_21_i_i_cas, %tmp_178_4_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="2654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1450  %tmp484_cast = zext i2 %tmp309 to i3

]]></Node>
<StgValue><ssdm name="tmp484_cast"/></StgValue>
</operation>

<operation id="2655" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1451  %tmp310 = add i3 %tmp483_cast, %tmp484_cast

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="2656" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1456  %tmp313 = add i2 %tmp_178_4_i_i_cast, %tmp_178_4_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="2657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1457  %tmp488_cast = zext i2 %tmp313 to i3

]]></Node>
<StgValue><ssdm name="tmp488_cast"/></StgValue>
</operation>

<operation id="2658" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1458  %tmp314 = add i2 %tmp_178_4_1_i_i_cast, %tmp_178_4_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="2659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1459  %tmp489_cast = zext i2 %tmp314 to i3

]]></Node>
<StgValue><ssdm name="tmp489_cast"/></StgValue>
</operation>

<operation id="2660" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1460  %tmp315 = add i3 %tmp488_cast, %tmp489_cast

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="2661" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1462  %tmp316 = add i2 %tmp_178_4_3_i_i_cast, %tmp_178_4_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="2662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1463  %tmp491_cast = zext i2 %tmp316 to i3

]]></Node>
<StgValue><ssdm name="tmp491_cast"/></StgValue>
</operation>

<operation id="2663" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1464  %tmp317 = add i2 %tmp_178_4_5_i_i_cast, %tmp_178_4_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="2664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1465  %tmp492_cast = zext i2 %tmp317 to i3

]]></Node>
<StgValue><ssdm name="tmp492_cast"/></StgValue>
</operation>

<operation id="2665" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1466  %tmp318 = add i3 %tmp491_cast, %tmp492_cast

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="2666" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1470  %tmp320 = add i2 %tmp_178_4_7_i_i_cast, %tmp_178_4_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="2667" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1471  %tmp495_cast = zext i2 %tmp320 to i3

]]></Node>
<StgValue><ssdm name="tmp495_cast"/></StgValue>
</operation>

<operation id="2668" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1472  %tmp321 = add i2 %tmp_178_4_9_i_i_cast, %tmp_178_4_i_i_cast_495

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="2669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1473  %tmp496_cast = zext i2 %tmp321 to i3

]]></Node>
<StgValue><ssdm name="tmp496_cast"/></StgValue>
</operation>

<operation id="2670" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1474  %tmp322 = add i3 %tmp495_cast, %tmp496_cast

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="2671" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1476  %tmp323 = add i2 %tmp_178_4_10_i_i_cas, %tmp_178_4_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="2672" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1477  %tmp498_cast = zext i2 %tmp323 to i3

]]></Node>
<StgValue><ssdm name="tmp498_cast"/></StgValue>
</operation>

<operation id="2673" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1478  %tmp324 = add i2 %tmp_178_4_30_i_i_cas, %tmp_178_4_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="2674" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1479  %tmp325 = add i2 %tmp_178_4_13_i_i_cas, %tmp324

]]></Node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="2675" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1480  %tmp499_cast = zext i2 %tmp325 to i3

]]></Node>
<StgValue><ssdm name="tmp499_cast"/></StgValue>
</operation>

<operation id="2676" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1481  %tmp326 = add i3 %tmp498_cast, %tmp499_cast

]]></Node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="2677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1496  %tmp_178_5_i_i_cast = zext i1 %tmp_177_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_i_i_cast"/></StgValue>
</operation>

<operation id="2678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1503  %tmp_178_5_1_i_i_cast = zext i1 %tmp_177_5_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_1_i_i_cast"/></StgValue>
</operation>

<operation id="2679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1510  %tmp_178_5_2_i_i_cast = zext i1 %tmp_177_5_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_2_i_i_cast"/></StgValue>
</operation>

<operation id="2680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1517  %tmp_178_5_3_i_i_cast = zext i1 %tmp_177_5_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_3_i_i_cast"/></StgValue>
</operation>

<operation id="2681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1524  %tmp_178_5_4_i_i_cast = zext i1 %tmp_177_5_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_4_i_i_cast"/></StgValue>
</operation>

<operation id="2682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1531  %tmp_178_5_5_i_i_cast = zext i1 %tmp_177_5_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_5_i_i_cast"/></StgValue>
</operation>

<operation id="2683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1538  %tmp_178_5_6_i_i_cast = zext i1 %tmp_177_5_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_6_i_i_cast"/></StgValue>
</operation>

<operation id="2684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1545  %tmp_178_5_7_i_i_cast = zext i1 %tmp_177_5_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_7_i_i_cast"/></StgValue>
</operation>

<operation id="2685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1552  %tmp_178_5_8_i_i_cast = zext i1 %tmp_177_5_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_8_i_i_cast"/></StgValue>
</operation>

<operation id="2686" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1559  %tmp_178_5_9_i_i_cast = zext i1 %tmp_177_5_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_9_i_i_cast"/></StgValue>
</operation>

<operation id="2687" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1566  %tmp_178_5_i_i_cast_529 = zext i1 %tmp_177_5_i_i_528 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_i_i_cast_529"/></StgValue>
</operation>

<operation id="2688" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1573  %tmp_178_5_10_i_i_cas = zext i1 %tmp_177_5_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_10_i_i_cas"/></StgValue>
</operation>

<operation id="2689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1580  %tmp_178_5_11_i_i_cas = zext i1 %tmp_177_5_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_11_i_i_cas"/></StgValue>
</operation>

<operation id="2690" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1587  %tmp_178_5_12_i_i_cas = zext i1 %tmp_177_5_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_12_i_i_cas"/></StgValue>
</operation>

<operation id="2691" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1594  %tmp_178_5_13_i_i_cas = zext i1 %tmp_177_5_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_13_i_i_cas"/></StgValue>
</operation>

<operation id="2692" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1601  %tmp_178_5_14_i_i_cas = zext i1 %tmp_177_5_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_14_i_i_cas"/></StgValue>
</operation>

<operation id="2693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1608  %tmp_178_5_15_i_i_cas = zext i1 %tmp_177_5_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_15_i_i_cas"/></StgValue>
</operation>

<operation id="2694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1615  %tmp_178_5_16_i_i_cas = zext i1 %tmp_177_5_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_16_i_i_cas"/></StgValue>
</operation>

<operation id="2695" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1622  %tmp_178_5_17_i_i_cas = zext i1 %tmp_177_5_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_17_i_i_cas"/></StgValue>
</operation>

<operation id="2696" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1629  %tmp_178_5_18_i_i_cas = zext i1 %tmp_177_5_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_18_i_i_cas"/></StgValue>
</operation>

<operation id="2697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1636  %tmp_178_5_19_i_i_cas = zext i1 %tmp_177_5_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_19_i_i_cas"/></StgValue>
</operation>

<operation id="2698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1643  %tmp_178_5_20_i_i_cas = zext i1 %tmp_177_5_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_20_i_i_cas"/></StgValue>
</operation>

<operation id="2699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1650  %tmp_178_5_21_i_i_cas = zext i1 %tmp_177_5_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_21_i_i_cas"/></StgValue>
</operation>

<operation id="2700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1657  %tmp_178_5_22_i_i_cas = zext i1 %tmp_177_5_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_22_i_i_cas"/></StgValue>
</operation>

<operation id="2701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1664  %tmp_178_5_23_i_i_cas = zext i1 %tmp_177_5_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_23_i_i_cas"/></StgValue>
</operation>

<operation id="2702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1671  %tmp_178_5_24_i_i_cas = zext i1 %tmp_177_5_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_24_i_i_cas"/></StgValue>
</operation>

<operation id="2703" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1678  %tmp_178_5_25_i_i_cas = zext i1 %tmp_177_5_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_25_i_i_cas"/></StgValue>
</operation>

<operation id="2704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1685  %tmp_178_5_26_i_i_cas = zext i1 %tmp_177_5_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_26_i_i_cas"/></StgValue>
</operation>

<operation id="2705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1713  %tmp_178_5_30_i_i_cas = zext i1 %tmp_177_5_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_30_i_i_cas"/></StgValue>
</operation>

<operation id="2706" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1718  %tmp364 = add i2 %tmp_178_5_23_i_i_cas, %tmp_178_5_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="2707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1719  %tmp569_cast = zext i2 %tmp364 to i3

]]></Node>
<StgValue><ssdm name="tmp569_cast"/></StgValue>
</operation>

<operation id="2708" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1720  %tmp365 = add i2 %tmp_178_5_25_i_i_cas, %tmp_178_5_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="2709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1721  %tmp570_cast = zext i2 %tmp365 to i3

]]></Node>
<StgValue><ssdm name="tmp570_cast"/></StgValue>
</operation>

<operation id="2710" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1722  %tmp366 = add i3 %tmp569_cast, %tmp570_cast

]]></Node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="2711" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1725  %tmp368 = add i2 %tmp_178_5_15_i_i_cas, %tmp_178_5_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="2712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1726  %tmp573_cast = zext i2 %tmp368 to i3

]]></Node>
<StgValue><ssdm name="tmp573_cast"/></StgValue>
</operation>

<operation id="2713" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1727  %tmp369 = add i2 %tmp_178_5_17_i_i_cas, %tmp_178_5_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="2714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1728  %tmp574_cast = zext i2 %tmp369 to i3

]]></Node>
<StgValue><ssdm name="tmp574_cast"/></StgValue>
</operation>

<operation id="2715" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1729  %tmp370 = add i3 %tmp573_cast, %tmp574_cast

]]></Node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="2716" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1731  %tmp371 = add i2 %tmp_178_5_19_i_i_cas, %tmp_178_5_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="2717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1732  %tmp576_cast = zext i2 %tmp371 to i3

]]></Node>
<StgValue><ssdm name="tmp576_cast"/></StgValue>
</operation>

<operation id="2718" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1733  %tmp372 = add i2 %tmp_178_5_21_i_i_cas, %tmp_178_5_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="2719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1734  %tmp577_cast = zext i2 %tmp372 to i3

]]></Node>
<StgValue><ssdm name="tmp577_cast"/></StgValue>
</operation>

<operation id="2720" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1735  %tmp373 = add i3 %tmp576_cast, %tmp577_cast

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="2721" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1740  %tmp376 = add i2 %tmp_178_5_i_i_cast, %tmp_178_5_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="2722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1741  %tmp581_cast = zext i2 %tmp376 to i3

]]></Node>
<StgValue><ssdm name="tmp581_cast"/></StgValue>
</operation>

<operation id="2723" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1742  %tmp377 = add i2 %tmp_178_5_1_i_i_cast, %tmp_178_5_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="2724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1743  %tmp582_cast = zext i2 %tmp377 to i3

]]></Node>
<StgValue><ssdm name="tmp582_cast"/></StgValue>
</operation>

<operation id="2725" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1744  %tmp378 = add i3 %tmp581_cast, %tmp582_cast

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="2726" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1746  %tmp379 = add i2 %tmp_178_5_3_i_i_cast, %tmp_178_5_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="2727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1747  %tmp584_cast = zext i2 %tmp379 to i3

]]></Node>
<StgValue><ssdm name="tmp584_cast"/></StgValue>
</operation>

<operation id="2728" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1748  %tmp380 = add i2 %tmp_178_5_5_i_i_cast, %tmp_178_5_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="2729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1749  %tmp585_cast = zext i2 %tmp380 to i3

]]></Node>
<StgValue><ssdm name="tmp585_cast"/></StgValue>
</operation>

<operation id="2730" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1750  %tmp381 = add i3 %tmp584_cast, %tmp585_cast

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="2731" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1754  %tmp383 = add i2 %tmp_178_5_7_i_i_cast, %tmp_178_5_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="2732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1755  %tmp588_cast = zext i2 %tmp383 to i3

]]></Node>
<StgValue><ssdm name="tmp588_cast"/></StgValue>
</operation>

<operation id="2733" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1756  %tmp384 = add i2 %tmp_178_5_9_i_i_cast, %tmp_178_5_i_i_cast_529

]]></Node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="2734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1757  %tmp589_cast = zext i2 %tmp384 to i3

]]></Node>
<StgValue><ssdm name="tmp589_cast"/></StgValue>
</operation>

<operation id="2735" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1758  %tmp385 = add i3 %tmp588_cast, %tmp589_cast

]]></Node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="2736" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1760  %tmp386 = add i2 %tmp_178_5_10_i_i_cas, %tmp_178_5_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="2737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1761  %tmp591_cast = zext i2 %tmp386 to i3

]]></Node>
<StgValue><ssdm name="tmp591_cast"/></StgValue>
</operation>

<operation id="2738" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1762  %tmp387 = add i2 %tmp_178_5_30_i_i_cas, %tmp_178_5_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="2739" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1763  %tmp388 = add i2 %tmp_178_5_13_i_i_cas, %tmp387

]]></Node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="2740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1764  %tmp592_cast = zext i2 %tmp388 to i3

]]></Node>
<StgValue><ssdm name="tmp592_cast"/></StgValue>
</operation>

<operation id="2741" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:1765  %tmp389 = add i3 %tmp591_cast, %tmp592_cast

]]></Node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="2742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1780  %tmp_178_6_i_i_cast = zext i1 %tmp_177_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_i_i_cast"/></StgValue>
</operation>

<operation id="2743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1787  %tmp_178_6_1_i_i_cast = zext i1 %tmp_177_6_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_1_i_i_cast"/></StgValue>
</operation>

<operation id="2744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1794  %tmp_178_6_2_i_i_cast = zext i1 %tmp_177_6_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_2_i_i_cast"/></StgValue>
</operation>

<operation id="2745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1801  %tmp_178_6_3_i_i_cast = zext i1 %tmp_177_6_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_3_i_i_cast"/></StgValue>
</operation>

<operation id="2746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1808  %tmp_178_6_4_i_i_cast = zext i1 %tmp_177_6_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_4_i_i_cast"/></StgValue>
</operation>

<operation id="2747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1815  %tmp_178_6_5_i_i_cast = zext i1 %tmp_177_6_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_5_i_i_cast"/></StgValue>
</operation>

<operation id="2748" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1822  %tmp_178_6_6_i_i_cast = zext i1 %tmp_177_6_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_6_i_i_cast"/></StgValue>
</operation>

<operation id="2749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1829  %tmp_178_6_7_i_i_cast = zext i1 %tmp_177_6_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_7_i_i_cast"/></StgValue>
</operation>

<operation id="2750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1836  %tmp_178_6_8_i_i_cast = zext i1 %tmp_177_6_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_8_i_i_cast"/></StgValue>
</operation>

<operation id="2751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1843  %tmp_178_6_9_i_i_cast = zext i1 %tmp_177_6_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_9_i_i_cast"/></StgValue>
</operation>

<operation id="2752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1850  %tmp_178_6_i_i_cast_563 = zext i1 %tmp_177_6_i_i_562 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_i_i_cast_563"/></StgValue>
</operation>

<operation id="2753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1857  %tmp_178_6_10_i_i_cas = zext i1 %tmp_177_6_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_10_i_i_cas"/></StgValue>
</operation>

<operation id="2754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1864  %tmp_178_6_11_i_i_cas = zext i1 %tmp_177_6_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_11_i_i_cas"/></StgValue>
</operation>

<operation id="2755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1871  %tmp_178_6_12_i_i_cas = zext i1 %tmp_177_6_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_12_i_i_cas"/></StgValue>
</operation>

<operation id="2756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1878  %tmp_178_6_13_i_i_cas = zext i1 %tmp_177_6_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_13_i_i_cas"/></StgValue>
</operation>

<operation id="2757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1885  %tmp_178_6_14_i_i_cas = zext i1 %tmp_177_6_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_14_i_i_cas"/></StgValue>
</operation>

<operation id="2758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1892  %tmp_178_6_15_i_i_cas = zext i1 %tmp_177_6_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_15_i_i_cas"/></StgValue>
</operation>

<operation id="2759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1899  %tmp_178_6_16_i_i_cas = zext i1 %tmp_177_6_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_16_i_i_cas"/></StgValue>
</operation>

<operation id="2760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1906  %tmp_178_6_17_i_i_cas = zext i1 %tmp_177_6_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_17_i_i_cas"/></StgValue>
</operation>

<operation id="2761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1913  %tmp_178_6_18_i_i_cas = zext i1 %tmp_177_6_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_18_i_i_cas"/></StgValue>
</operation>

<operation id="2762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1920  %tmp_178_6_19_i_i_cas = zext i1 %tmp_177_6_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_19_i_i_cas"/></StgValue>
</operation>

<operation id="2763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1927  %tmp_178_6_20_i_i_cas = zext i1 %tmp_177_6_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_20_i_i_cas"/></StgValue>
</operation>

<operation id="2764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1934  %tmp_178_6_21_i_i_cas = zext i1 %tmp_177_6_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_21_i_i_cas"/></StgValue>
</operation>

<operation id="2765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1941  %tmp_178_6_22_i_i_cas = zext i1 %tmp_177_6_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_22_i_i_cas"/></StgValue>
</operation>

<operation id="2766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1948  %tmp_178_6_23_i_i_cas = zext i1 %tmp_177_6_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_23_i_i_cas"/></StgValue>
</operation>

<operation id="2767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1955  %tmp_178_6_24_i_i_cas = zext i1 %tmp_177_6_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_24_i_i_cas"/></StgValue>
</operation>

<operation id="2768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1962  %tmp_178_6_25_i_i_cas = zext i1 %tmp_177_6_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_25_i_i_cas"/></StgValue>
</operation>

<operation id="2769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1969  %tmp_178_6_26_i_i_cas = zext i1 %tmp_177_6_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_26_i_i_cas"/></StgValue>
</operation>

<operation id="2770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1997  %tmp_178_6_30_i_i_cas = zext i1 %tmp_177_6_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_30_i_i_cas"/></StgValue>
</operation>

<operation id="2771" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2002  %tmp427 = add i2 %tmp_178_6_23_i_i_cas, %tmp_178_6_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp427"/></StgValue>
</operation>

<operation id="2772" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2003  %tmp662_cast = zext i2 %tmp427 to i3

]]></Node>
<StgValue><ssdm name="tmp662_cast"/></StgValue>
</operation>

<operation id="2773" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2004  %tmp428 = add i2 %tmp_178_6_25_i_i_cas, %tmp_178_6_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp428"/></StgValue>
</operation>

<operation id="2774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2005  %tmp663_cast = zext i2 %tmp428 to i3

]]></Node>
<StgValue><ssdm name="tmp663_cast"/></StgValue>
</operation>

<operation id="2775" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2006  %tmp429 = add i3 %tmp662_cast, %tmp663_cast

]]></Node>
<StgValue><ssdm name="tmp429"/></StgValue>
</operation>

<operation id="2776" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2009  %tmp431 = add i2 %tmp_178_6_15_i_i_cas, %tmp_178_6_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp431"/></StgValue>
</operation>

<operation id="2777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2010  %tmp666_cast = zext i2 %tmp431 to i3

]]></Node>
<StgValue><ssdm name="tmp666_cast"/></StgValue>
</operation>

<operation id="2778" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2011  %tmp432 = add i2 %tmp_178_6_17_i_i_cas, %tmp_178_6_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp432"/></StgValue>
</operation>

<operation id="2779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2012  %tmp667_cast = zext i2 %tmp432 to i3

]]></Node>
<StgValue><ssdm name="tmp667_cast"/></StgValue>
</operation>

<operation id="2780" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2013  %tmp433 = add i3 %tmp666_cast, %tmp667_cast

]]></Node>
<StgValue><ssdm name="tmp433"/></StgValue>
</operation>

<operation id="2781" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2015  %tmp434 = add i2 %tmp_178_6_19_i_i_cas, %tmp_178_6_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp434"/></StgValue>
</operation>

<operation id="2782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2016  %tmp669_cast = zext i2 %tmp434 to i3

]]></Node>
<StgValue><ssdm name="tmp669_cast"/></StgValue>
</operation>

<operation id="2783" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2017  %tmp435 = add i2 %tmp_178_6_21_i_i_cas, %tmp_178_6_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp435"/></StgValue>
</operation>

<operation id="2784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2018  %tmp670_cast = zext i2 %tmp435 to i3

]]></Node>
<StgValue><ssdm name="tmp670_cast"/></StgValue>
</operation>

<operation id="2785" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2019  %tmp436 = add i3 %tmp669_cast, %tmp670_cast

]]></Node>
<StgValue><ssdm name="tmp436"/></StgValue>
</operation>

<operation id="2786" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2024  %tmp439 = add i2 %tmp_178_6_i_i_cast, %tmp_178_6_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="2787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2025  %tmp674_cast = zext i2 %tmp439 to i3

]]></Node>
<StgValue><ssdm name="tmp674_cast"/></StgValue>
</operation>

<operation id="2788" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2026  %tmp440 = add i2 %tmp_178_6_1_i_i_cast, %tmp_178_6_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp440"/></StgValue>
</operation>

<operation id="2789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2027  %tmp675_cast = zext i2 %tmp440 to i3

]]></Node>
<StgValue><ssdm name="tmp675_cast"/></StgValue>
</operation>

<operation id="2790" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2028  %tmp441 = add i3 %tmp674_cast, %tmp675_cast

]]></Node>
<StgValue><ssdm name="tmp441"/></StgValue>
</operation>

<operation id="2791" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2030  %tmp442 = add i2 %tmp_178_6_3_i_i_cast, %tmp_178_6_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp442"/></StgValue>
</operation>

<operation id="2792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2031  %tmp677_cast = zext i2 %tmp442 to i3

]]></Node>
<StgValue><ssdm name="tmp677_cast"/></StgValue>
</operation>

<operation id="2793" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2032  %tmp443 = add i2 %tmp_178_6_5_i_i_cast, %tmp_178_6_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp443"/></StgValue>
</operation>

<operation id="2794" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2033  %tmp678_cast = zext i2 %tmp443 to i3

]]></Node>
<StgValue><ssdm name="tmp678_cast"/></StgValue>
</operation>

<operation id="2795" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2034  %tmp444 = add i3 %tmp677_cast, %tmp678_cast

]]></Node>
<StgValue><ssdm name="tmp444"/></StgValue>
</operation>

<operation id="2796" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2038  %tmp446 = add i2 %tmp_178_6_7_i_i_cast, %tmp_178_6_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp446"/></StgValue>
</operation>

<operation id="2797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2039  %tmp681_cast = zext i2 %tmp446 to i3

]]></Node>
<StgValue><ssdm name="tmp681_cast"/></StgValue>
</operation>

<operation id="2798" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2040  %tmp447 = add i2 %tmp_178_6_9_i_i_cast, %tmp_178_6_i_i_cast_563

]]></Node>
<StgValue><ssdm name="tmp447"/></StgValue>
</operation>

<operation id="2799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2041  %tmp682_cast = zext i2 %tmp447 to i3

]]></Node>
<StgValue><ssdm name="tmp682_cast"/></StgValue>
</operation>

<operation id="2800" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2042  %tmp448 = add i3 %tmp681_cast, %tmp682_cast

]]></Node>
<StgValue><ssdm name="tmp448"/></StgValue>
</operation>

<operation id="2801" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2044  %tmp449 = add i2 %tmp_178_6_10_i_i_cas, %tmp_178_6_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp449"/></StgValue>
</operation>

<operation id="2802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2045  %tmp684_cast = zext i2 %tmp449 to i3

]]></Node>
<StgValue><ssdm name="tmp684_cast"/></StgValue>
</operation>

<operation id="2803" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2046  %tmp450 = add i2 %tmp_178_6_30_i_i_cas, %tmp_178_6_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp450"/></StgValue>
</operation>

<operation id="2804" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2047  %tmp451 = add i2 %tmp_178_6_13_i_i_cas, %tmp450

]]></Node>
<StgValue><ssdm name="tmp451"/></StgValue>
</operation>

<operation id="2805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2048  %tmp685_cast = zext i2 %tmp451 to i3

]]></Node>
<StgValue><ssdm name="tmp685_cast"/></StgValue>
</operation>

<operation id="2806" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2049  %tmp452 = add i3 %tmp684_cast, %tmp685_cast

]]></Node>
<StgValue><ssdm name="tmp452"/></StgValue>
</operation>

<operation id="2807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2064  %tmp_178_7_i_i_cast = zext i1 %tmp_177_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_i_i_cast"/></StgValue>
</operation>

<operation id="2808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2071  %tmp_178_7_1_i_i_cast = zext i1 %tmp_177_7_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_1_i_i_cast"/></StgValue>
</operation>

<operation id="2809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2078  %tmp_178_7_2_i_i_cast = zext i1 %tmp_177_7_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_2_i_i_cast"/></StgValue>
</operation>

<operation id="2810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2085  %tmp_178_7_3_i_i_cast = zext i1 %tmp_177_7_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_3_i_i_cast"/></StgValue>
</operation>

<operation id="2811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2092  %tmp_178_7_4_i_i_cast = zext i1 %tmp_177_7_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_4_i_i_cast"/></StgValue>
</operation>

<operation id="2812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2099  %tmp_178_7_5_i_i_cast = zext i1 %tmp_177_7_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_5_i_i_cast"/></StgValue>
</operation>

<operation id="2813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2106  %tmp_178_7_6_i_i_cast = zext i1 %tmp_177_7_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_6_i_i_cast"/></StgValue>
</operation>

<operation id="2814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2113  %tmp_178_7_7_i_i_cast = zext i1 %tmp_177_7_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_7_i_i_cast"/></StgValue>
</operation>

<operation id="2815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2120  %tmp_178_7_8_i_i_cast = zext i1 %tmp_177_7_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_8_i_i_cast"/></StgValue>
</operation>

<operation id="2816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2127  %tmp_178_7_9_i_i_cast = zext i1 %tmp_177_7_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_9_i_i_cast"/></StgValue>
</operation>

<operation id="2817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2134  %tmp_178_7_i_i_cast_597 = zext i1 %tmp_177_7_i_i_596 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_i_i_cast_597"/></StgValue>
</operation>

<operation id="2818" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2141  %tmp_178_7_10_i_i_cas = zext i1 %tmp_177_7_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_10_i_i_cas"/></StgValue>
</operation>

<operation id="2819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2148  %tmp_178_7_11_i_i_cas = zext i1 %tmp_177_7_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_11_i_i_cas"/></StgValue>
</operation>

<operation id="2820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2155  %tmp_178_7_12_i_i_cas = zext i1 %tmp_177_7_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_12_i_i_cas"/></StgValue>
</operation>

<operation id="2821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2162  %tmp_178_7_13_i_i_cas = zext i1 %tmp_177_7_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_13_i_i_cas"/></StgValue>
</operation>

<operation id="2822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2169  %tmp_178_7_14_i_i_cas = zext i1 %tmp_177_7_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_14_i_i_cas"/></StgValue>
</operation>

<operation id="2823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2176  %tmp_178_7_15_i_i_cas = zext i1 %tmp_177_7_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_15_i_i_cas"/></StgValue>
</operation>

<operation id="2824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2183  %tmp_178_7_16_i_i_cas = zext i1 %tmp_177_7_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_16_i_i_cas"/></StgValue>
</operation>

<operation id="2825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2190  %tmp_178_7_17_i_i_cas = zext i1 %tmp_177_7_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_17_i_i_cas"/></StgValue>
</operation>

<operation id="2826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2197  %tmp_178_7_18_i_i_cas = zext i1 %tmp_177_7_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_18_i_i_cas"/></StgValue>
</operation>

<operation id="2827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2204  %tmp_178_7_19_i_i_cas = zext i1 %tmp_177_7_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_19_i_i_cas"/></StgValue>
</operation>

<operation id="2828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2211  %tmp_178_7_20_i_i_cas = zext i1 %tmp_177_7_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_20_i_i_cas"/></StgValue>
</operation>

<operation id="2829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2218  %tmp_178_7_21_i_i_cas = zext i1 %tmp_177_7_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_21_i_i_cas"/></StgValue>
</operation>

<operation id="2830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2225  %tmp_178_7_22_i_i_cas = zext i1 %tmp_177_7_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_22_i_i_cas"/></StgValue>
</operation>

<operation id="2831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2232  %tmp_178_7_23_i_i_cas = zext i1 %tmp_177_7_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_23_i_i_cas"/></StgValue>
</operation>

<operation id="2832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2239  %tmp_178_7_24_i_i_cas = zext i1 %tmp_177_7_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_24_i_i_cas"/></StgValue>
</operation>

<operation id="2833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2246  %tmp_178_7_25_i_i_cas = zext i1 %tmp_177_7_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_25_i_i_cas"/></StgValue>
</operation>

<operation id="2834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2253  %tmp_178_7_26_i_i_cas = zext i1 %tmp_177_7_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_26_i_i_cas"/></StgValue>
</operation>

<operation id="2835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2281  %tmp_178_7_30_i_i_cas = zext i1 %tmp_177_7_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_30_i_i_cas"/></StgValue>
</operation>

<operation id="2836" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2286  %tmp490 = add i2 %tmp_178_7_23_i_i_cas, %tmp_178_7_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp490"/></StgValue>
</operation>

<operation id="2837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2287  %tmp755_cast = zext i2 %tmp490 to i3

]]></Node>
<StgValue><ssdm name="tmp755_cast"/></StgValue>
</operation>

<operation id="2838" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2288  %tmp491 = add i2 %tmp_178_7_25_i_i_cas, %tmp_178_7_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp491"/></StgValue>
</operation>

<operation id="2839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2289  %tmp756_cast = zext i2 %tmp491 to i3

]]></Node>
<StgValue><ssdm name="tmp756_cast"/></StgValue>
</operation>

<operation id="2840" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2290  %tmp492 = add i3 %tmp755_cast, %tmp756_cast

]]></Node>
<StgValue><ssdm name="tmp492"/></StgValue>
</operation>

<operation id="2841" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2293  %tmp494 = add i2 %tmp_178_7_15_i_i_cas, %tmp_178_7_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp494"/></StgValue>
</operation>

<operation id="2842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2294  %tmp759_cast = zext i2 %tmp494 to i3

]]></Node>
<StgValue><ssdm name="tmp759_cast"/></StgValue>
</operation>

<operation id="2843" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2295  %tmp495 = add i2 %tmp_178_7_17_i_i_cas, %tmp_178_7_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp495"/></StgValue>
</operation>

<operation id="2844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2296  %tmp760_cast = zext i2 %tmp495 to i3

]]></Node>
<StgValue><ssdm name="tmp760_cast"/></StgValue>
</operation>

<operation id="2845" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2297  %tmp496 = add i3 %tmp759_cast, %tmp760_cast

]]></Node>
<StgValue><ssdm name="tmp496"/></StgValue>
</operation>

<operation id="2846" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2299  %tmp497 = add i2 %tmp_178_7_19_i_i_cas, %tmp_178_7_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp497"/></StgValue>
</operation>

<operation id="2847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2300  %tmp762_cast = zext i2 %tmp497 to i3

]]></Node>
<StgValue><ssdm name="tmp762_cast"/></StgValue>
</operation>

<operation id="2848" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2301  %tmp498 = add i2 %tmp_178_7_21_i_i_cas, %tmp_178_7_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp498"/></StgValue>
</operation>

<operation id="2849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2302  %tmp763_cast = zext i2 %tmp498 to i3

]]></Node>
<StgValue><ssdm name="tmp763_cast"/></StgValue>
</operation>

<operation id="2850" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2303  %tmp499 = add i3 %tmp762_cast, %tmp763_cast

]]></Node>
<StgValue><ssdm name="tmp499"/></StgValue>
</operation>

<operation id="2851" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2308  %tmp502 = add i2 %tmp_178_7_i_i_cast, %tmp_178_7_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp502"/></StgValue>
</operation>

<operation id="2852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2309  %tmp767_cast = zext i2 %tmp502 to i3

]]></Node>
<StgValue><ssdm name="tmp767_cast"/></StgValue>
</operation>

<operation id="2853" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2310  %tmp503 = add i2 %tmp_178_7_1_i_i_cast, %tmp_178_7_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp503"/></StgValue>
</operation>

<operation id="2854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2311  %tmp768_cast = zext i2 %tmp503 to i3

]]></Node>
<StgValue><ssdm name="tmp768_cast"/></StgValue>
</operation>

<operation id="2855" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2312  %tmp504 = add i3 %tmp767_cast, %tmp768_cast

]]></Node>
<StgValue><ssdm name="tmp504"/></StgValue>
</operation>

<operation id="2856" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2314  %tmp505 = add i2 %tmp_178_7_3_i_i_cast, %tmp_178_7_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp505"/></StgValue>
</operation>

<operation id="2857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2315  %tmp770_cast = zext i2 %tmp505 to i3

]]></Node>
<StgValue><ssdm name="tmp770_cast"/></StgValue>
</operation>

<operation id="2858" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2316  %tmp506 = add i2 %tmp_178_7_5_i_i_cast, %tmp_178_7_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp506"/></StgValue>
</operation>

<operation id="2859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2317  %tmp771_cast = zext i2 %tmp506 to i3

]]></Node>
<StgValue><ssdm name="tmp771_cast"/></StgValue>
</operation>

<operation id="2860" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2318  %tmp507 = add i3 %tmp770_cast, %tmp771_cast

]]></Node>
<StgValue><ssdm name="tmp507"/></StgValue>
</operation>

<operation id="2861" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2322  %tmp509 = add i2 %tmp_178_7_7_i_i_cast, %tmp_178_7_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp509"/></StgValue>
</operation>

<operation id="2862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2323  %tmp774_cast = zext i2 %tmp509 to i3

]]></Node>
<StgValue><ssdm name="tmp774_cast"/></StgValue>
</operation>

<operation id="2863" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2324  %tmp510 = add i2 %tmp_178_7_9_i_i_cast, %tmp_178_7_i_i_cast_597

]]></Node>
<StgValue><ssdm name="tmp510"/></StgValue>
</operation>

<operation id="2864" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2325  %tmp775_cast = zext i2 %tmp510 to i3

]]></Node>
<StgValue><ssdm name="tmp775_cast"/></StgValue>
</operation>

<operation id="2865" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2326  %tmp511 = add i3 %tmp774_cast, %tmp775_cast

]]></Node>
<StgValue><ssdm name="tmp511"/></StgValue>
</operation>

<operation id="2866" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2328  %tmp512 = add i2 %tmp_178_7_10_i_i_cas, %tmp_178_7_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp512"/></StgValue>
</operation>

<operation id="2867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2329  %tmp777_cast = zext i2 %tmp512 to i3

]]></Node>
<StgValue><ssdm name="tmp777_cast"/></StgValue>
</operation>

<operation id="2868" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2330  %tmp513 = add i2 %tmp_178_7_30_i_i_cas, %tmp_178_7_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp513"/></StgValue>
</operation>

<operation id="2869" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2331  %tmp514 = add i2 %tmp_178_7_13_i_i_cas, %tmp513

]]></Node>
<StgValue><ssdm name="tmp514"/></StgValue>
</operation>

<operation id="2870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2332  %tmp778_cast = zext i2 %tmp514 to i3

]]></Node>
<StgValue><ssdm name="tmp778_cast"/></StgValue>
</operation>

<operation id="2871" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2333  %tmp515 = add i3 %tmp777_cast, %tmp778_cast

]]></Node>
<StgValue><ssdm name="tmp515"/></StgValue>
</operation>

<operation id="2872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2348  %tmp_178_8_i_i_cast = zext i1 %tmp_177_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_i_i_cast"/></StgValue>
</operation>

<operation id="2873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2355  %tmp_178_8_1_i_i_cast = zext i1 %tmp_177_8_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_1_i_i_cast"/></StgValue>
</operation>

<operation id="2874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2362  %tmp_178_8_2_i_i_cast = zext i1 %tmp_177_8_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_2_i_i_cast"/></StgValue>
</operation>

<operation id="2875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2369  %tmp_178_8_3_i_i_cast = zext i1 %tmp_177_8_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_3_i_i_cast"/></StgValue>
</operation>

<operation id="2876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2376  %tmp_178_8_4_i_i_cast = zext i1 %tmp_177_8_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_4_i_i_cast"/></StgValue>
</operation>

<operation id="2877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2383  %tmp_178_8_5_i_i_cast = zext i1 %tmp_177_8_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_5_i_i_cast"/></StgValue>
</operation>

<operation id="2878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2390  %tmp_178_8_6_i_i_cast = zext i1 %tmp_177_8_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_6_i_i_cast"/></StgValue>
</operation>

<operation id="2879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2397  %tmp_178_8_7_i_i_cast = zext i1 %tmp_177_8_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_7_i_i_cast"/></StgValue>
</operation>

<operation id="2880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2404  %tmp_178_8_8_i_i_cast = zext i1 %tmp_177_8_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_8_i_i_cast"/></StgValue>
</operation>

<operation id="2881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2411  %tmp_178_8_9_i_i_cast = zext i1 %tmp_177_8_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_9_i_i_cast"/></StgValue>
</operation>

<operation id="2882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2418  %tmp_178_8_i_i_cast_631 = zext i1 %tmp_177_8_i_i_630 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_i_i_cast_631"/></StgValue>
</operation>

<operation id="2883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2425  %tmp_178_8_10_i_i_cas = zext i1 %tmp_177_8_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_10_i_i_cas"/></StgValue>
</operation>

<operation id="2884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2432  %tmp_178_8_11_i_i_cas = zext i1 %tmp_177_8_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_11_i_i_cas"/></StgValue>
</operation>

<operation id="2885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2439  %tmp_178_8_12_i_i_cas = zext i1 %tmp_177_8_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_12_i_i_cas"/></StgValue>
</operation>

<operation id="2886" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2446  %tmp_178_8_13_i_i_cas = zext i1 %tmp_177_8_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_13_i_i_cas"/></StgValue>
</operation>

<operation id="2887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2453  %tmp_178_8_14_i_i_cas = zext i1 %tmp_177_8_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_14_i_i_cas"/></StgValue>
</operation>

<operation id="2888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2460  %tmp_178_8_15_i_i_cas = zext i1 %tmp_177_8_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_15_i_i_cas"/></StgValue>
</operation>

<operation id="2889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2467  %tmp_178_8_16_i_i_cas = zext i1 %tmp_177_8_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_16_i_i_cas"/></StgValue>
</operation>

<operation id="2890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2474  %tmp_178_8_17_i_i_cas = zext i1 %tmp_177_8_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_17_i_i_cas"/></StgValue>
</operation>

<operation id="2891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2481  %tmp_178_8_18_i_i_cas = zext i1 %tmp_177_8_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_18_i_i_cas"/></StgValue>
</operation>

<operation id="2892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2488  %tmp_178_8_19_i_i_cas = zext i1 %tmp_177_8_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_19_i_i_cas"/></StgValue>
</operation>

<operation id="2893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2495  %tmp_178_8_20_i_i_cas = zext i1 %tmp_177_8_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_20_i_i_cas"/></StgValue>
</operation>

<operation id="2894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2502  %tmp_178_8_21_i_i_cas = zext i1 %tmp_177_8_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_21_i_i_cas"/></StgValue>
</operation>

<operation id="2895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2509  %tmp_178_8_22_i_i_cas = zext i1 %tmp_177_8_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_22_i_i_cas"/></StgValue>
</operation>

<operation id="2896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2516  %tmp_178_8_23_i_i_cas = zext i1 %tmp_177_8_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_23_i_i_cas"/></StgValue>
</operation>

<operation id="2897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2523  %tmp_178_8_24_i_i_cas = zext i1 %tmp_177_8_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_24_i_i_cas"/></StgValue>
</operation>

<operation id="2898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2530  %tmp_178_8_25_i_i_cas = zext i1 %tmp_177_8_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_25_i_i_cas"/></StgValue>
</operation>

<operation id="2899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2537  %tmp_178_8_26_i_i_cas = zext i1 %tmp_177_8_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_26_i_i_cas"/></StgValue>
</operation>

<operation id="2900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2565  %tmp_178_8_30_i_i_cas = zext i1 %tmp_177_8_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_30_i_i_cas"/></StgValue>
</operation>

<operation id="2901" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2570  %tmp553 = add i2 %tmp_178_8_23_i_i_cas, %tmp_178_8_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp553"/></StgValue>
</operation>

<operation id="2902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2571  %tmp848_cast = zext i2 %tmp553 to i3

]]></Node>
<StgValue><ssdm name="tmp848_cast"/></StgValue>
</operation>

<operation id="2903" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2572  %tmp554 = add i2 %tmp_178_8_25_i_i_cas, %tmp_178_8_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp554"/></StgValue>
</operation>

<operation id="2904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2573  %tmp849_cast = zext i2 %tmp554 to i3

]]></Node>
<StgValue><ssdm name="tmp849_cast"/></StgValue>
</operation>

<operation id="2905" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2574  %tmp555 = add i3 %tmp848_cast, %tmp849_cast

]]></Node>
<StgValue><ssdm name="tmp555"/></StgValue>
</operation>

<operation id="2906" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2577  %tmp557 = add i2 %tmp_178_8_15_i_i_cas, %tmp_178_8_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp557"/></StgValue>
</operation>

<operation id="2907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2578  %tmp852_cast = zext i2 %tmp557 to i3

]]></Node>
<StgValue><ssdm name="tmp852_cast"/></StgValue>
</operation>

<operation id="2908" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2579  %tmp558 = add i2 %tmp_178_8_17_i_i_cas, %tmp_178_8_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp558"/></StgValue>
</operation>

<operation id="2909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2580  %tmp853_cast = zext i2 %tmp558 to i3

]]></Node>
<StgValue><ssdm name="tmp853_cast"/></StgValue>
</operation>

<operation id="2910" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2581  %tmp559 = add i3 %tmp852_cast, %tmp853_cast

]]></Node>
<StgValue><ssdm name="tmp559"/></StgValue>
</operation>

<operation id="2911" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2583  %tmp560 = add i2 %tmp_178_8_19_i_i_cas, %tmp_178_8_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp560"/></StgValue>
</operation>

<operation id="2912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2584  %tmp855_cast = zext i2 %tmp560 to i3

]]></Node>
<StgValue><ssdm name="tmp855_cast"/></StgValue>
</operation>

<operation id="2913" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2585  %tmp561 = add i2 %tmp_178_8_21_i_i_cas, %tmp_178_8_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp561"/></StgValue>
</operation>

<operation id="2914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2586  %tmp856_cast = zext i2 %tmp561 to i3

]]></Node>
<StgValue><ssdm name="tmp856_cast"/></StgValue>
</operation>

<operation id="2915" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2587  %tmp562 = add i3 %tmp855_cast, %tmp856_cast

]]></Node>
<StgValue><ssdm name="tmp562"/></StgValue>
</operation>

<operation id="2916" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2592  %tmp565 = add i2 %tmp_178_8_i_i_cast, %tmp_178_8_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp565"/></StgValue>
</operation>

<operation id="2917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2593  %tmp860_cast = zext i2 %tmp565 to i3

]]></Node>
<StgValue><ssdm name="tmp860_cast"/></StgValue>
</operation>

<operation id="2918" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2594  %tmp566 = add i2 %tmp_178_8_1_i_i_cast, %tmp_178_8_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp566"/></StgValue>
</operation>

<operation id="2919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2595  %tmp861_cast = zext i2 %tmp566 to i3

]]></Node>
<StgValue><ssdm name="tmp861_cast"/></StgValue>
</operation>

<operation id="2920" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2596  %tmp567 = add i3 %tmp860_cast, %tmp861_cast

]]></Node>
<StgValue><ssdm name="tmp567"/></StgValue>
</operation>

<operation id="2921" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2598  %tmp568 = add i2 %tmp_178_8_3_i_i_cast, %tmp_178_8_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp568"/></StgValue>
</operation>

<operation id="2922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2599  %tmp863_cast = zext i2 %tmp568 to i3

]]></Node>
<StgValue><ssdm name="tmp863_cast"/></StgValue>
</operation>

<operation id="2923" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2600  %tmp569 = add i2 %tmp_178_8_5_i_i_cast, %tmp_178_8_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp569"/></StgValue>
</operation>

<operation id="2924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2601  %tmp864_cast = zext i2 %tmp569 to i3

]]></Node>
<StgValue><ssdm name="tmp864_cast"/></StgValue>
</operation>

<operation id="2925" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2602  %tmp570 = add i3 %tmp863_cast, %tmp864_cast

]]></Node>
<StgValue><ssdm name="tmp570"/></StgValue>
</operation>

<operation id="2926" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2606  %tmp572 = add i2 %tmp_178_8_7_i_i_cast, %tmp_178_8_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp572"/></StgValue>
</operation>

<operation id="2927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2607  %tmp867_cast = zext i2 %tmp572 to i3

]]></Node>
<StgValue><ssdm name="tmp867_cast"/></StgValue>
</operation>

<operation id="2928" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2608  %tmp573 = add i2 %tmp_178_8_9_i_i_cast, %tmp_178_8_i_i_cast_631

]]></Node>
<StgValue><ssdm name="tmp573"/></StgValue>
</operation>

<operation id="2929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2609  %tmp868_cast = zext i2 %tmp573 to i3

]]></Node>
<StgValue><ssdm name="tmp868_cast"/></StgValue>
</operation>

<operation id="2930" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2610  %tmp574 = add i3 %tmp867_cast, %tmp868_cast

]]></Node>
<StgValue><ssdm name="tmp574"/></StgValue>
</operation>

<operation id="2931" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2612  %tmp575 = add i2 %tmp_178_8_10_i_i_cas, %tmp_178_8_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp575"/></StgValue>
</operation>

<operation id="2932" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2613  %tmp870_cast = zext i2 %tmp575 to i3

]]></Node>
<StgValue><ssdm name="tmp870_cast"/></StgValue>
</operation>

<operation id="2933" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2614  %tmp576 = add i2 %tmp_178_8_30_i_i_cas, %tmp_178_8_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp576"/></StgValue>
</operation>

<operation id="2934" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2615  %tmp577 = add i2 %tmp_178_8_13_i_i_cas, %tmp576

]]></Node>
<StgValue><ssdm name="tmp577"/></StgValue>
</operation>

<operation id="2935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2616  %tmp871_cast = zext i2 %tmp577 to i3

]]></Node>
<StgValue><ssdm name="tmp871_cast"/></StgValue>
</operation>

<operation id="2936" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2617  %tmp578 = add i3 %tmp870_cast, %tmp871_cast

]]></Node>
<StgValue><ssdm name="tmp578"/></StgValue>
</operation>

<operation id="2937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2632  %tmp_178_9_i_i_cast = zext i1 %tmp_177_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_i_i_cast"/></StgValue>
</operation>

<operation id="2938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2639  %tmp_178_9_1_i_i_cast = zext i1 %tmp_177_9_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_1_i_i_cast"/></StgValue>
</operation>

<operation id="2939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2646  %tmp_178_9_2_i_i_cast = zext i1 %tmp_177_9_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_2_i_i_cast"/></StgValue>
</operation>

<operation id="2940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2653  %tmp_178_9_3_i_i_cast = zext i1 %tmp_177_9_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_3_i_i_cast"/></StgValue>
</operation>

<operation id="2941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2660  %tmp_178_9_4_i_i_cast = zext i1 %tmp_177_9_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_4_i_i_cast"/></StgValue>
</operation>

<operation id="2942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2667  %tmp_178_9_5_i_i_cast = zext i1 %tmp_177_9_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_5_i_i_cast"/></StgValue>
</operation>

<operation id="2943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2674  %tmp_178_9_6_i_i_cast = zext i1 %tmp_177_9_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_6_i_i_cast"/></StgValue>
</operation>

<operation id="2944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2681  %tmp_178_9_7_i_i_cast = zext i1 %tmp_177_9_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_7_i_i_cast"/></StgValue>
</operation>

<operation id="2945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2688  %tmp_178_9_8_i_i_cast = zext i1 %tmp_177_9_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_8_i_i_cast"/></StgValue>
</operation>

<operation id="2946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2695  %tmp_178_9_9_i_i_cast = zext i1 %tmp_177_9_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_9_i_i_cast"/></StgValue>
</operation>

<operation id="2947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2702  %tmp_178_9_i_i_cast_665 = zext i1 %tmp_177_9_i_i_664 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_i_i_cast_665"/></StgValue>
</operation>

<operation id="2948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2709  %tmp_178_9_10_i_i_cas = zext i1 %tmp_177_9_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_10_i_i_cas"/></StgValue>
</operation>

<operation id="2949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2716  %tmp_178_9_11_i_i_cas = zext i1 %tmp_177_9_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_11_i_i_cas"/></StgValue>
</operation>

<operation id="2950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2723  %tmp_178_9_12_i_i_cas = zext i1 %tmp_177_9_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_12_i_i_cas"/></StgValue>
</operation>

<operation id="2951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2730  %tmp_178_9_13_i_i_cas = zext i1 %tmp_177_9_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_13_i_i_cas"/></StgValue>
</operation>

<operation id="2952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2737  %tmp_178_9_14_i_i_cas = zext i1 %tmp_177_9_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_14_i_i_cas"/></StgValue>
</operation>

<operation id="2953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2744  %tmp_178_9_15_i_i_cas = zext i1 %tmp_177_9_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_15_i_i_cas"/></StgValue>
</operation>

<operation id="2954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2751  %tmp_178_9_16_i_i_cas = zext i1 %tmp_177_9_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_16_i_i_cas"/></StgValue>
</operation>

<operation id="2955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2758  %tmp_178_9_17_i_i_cas = zext i1 %tmp_177_9_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_17_i_i_cas"/></StgValue>
</operation>

<operation id="2956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2765  %tmp_178_9_18_i_i_cas = zext i1 %tmp_177_9_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_18_i_i_cas"/></StgValue>
</operation>

<operation id="2957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2772  %tmp_178_9_19_i_i_cas = zext i1 %tmp_177_9_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_19_i_i_cas"/></StgValue>
</operation>

<operation id="2958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2779  %tmp_178_9_20_i_i_cas = zext i1 %tmp_177_9_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_20_i_i_cas"/></StgValue>
</operation>

<operation id="2959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2786  %tmp_178_9_21_i_i_cas = zext i1 %tmp_177_9_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_21_i_i_cas"/></StgValue>
</operation>

<operation id="2960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2793  %tmp_178_9_22_i_i_cas = zext i1 %tmp_177_9_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_22_i_i_cas"/></StgValue>
</operation>

<operation id="2961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2800  %tmp_178_9_23_i_i_cas = zext i1 %tmp_177_9_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_23_i_i_cas"/></StgValue>
</operation>

<operation id="2962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2807  %tmp_178_9_24_i_i_cas = zext i1 %tmp_177_9_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_24_i_i_cas"/></StgValue>
</operation>

<operation id="2963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2814  %tmp_178_9_25_i_i_cas = zext i1 %tmp_177_9_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_25_i_i_cas"/></StgValue>
</operation>

<operation id="2964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2821  %tmp_178_9_26_i_i_cas = zext i1 %tmp_177_9_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_26_i_i_cas"/></StgValue>
</operation>

<operation id="2965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2849  %tmp_178_9_30_i_i_cas = zext i1 %tmp_177_9_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_30_i_i_cas"/></StgValue>
</operation>

<operation id="2966" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2854  %tmp616 = add i2 %tmp_178_9_23_i_i_cas, %tmp_178_9_26_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp616"/></StgValue>
</operation>

<operation id="2967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2855  %tmp941_cast = zext i2 %tmp616 to i3

]]></Node>
<StgValue><ssdm name="tmp941_cast"/></StgValue>
</operation>

<operation id="2968" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2856  %tmp617 = add i2 %tmp_178_9_25_i_i_cas, %tmp_178_9_22_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp617"/></StgValue>
</operation>

<operation id="2969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2857  %tmp942_cast = zext i2 %tmp617 to i3

]]></Node>
<StgValue><ssdm name="tmp942_cast"/></StgValue>
</operation>

<operation id="2970" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2858  %tmp618 = add i3 %tmp941_cast, %tmp942_cast

]]></Node>
<StgValue><ssdm name="tmp618"/></StgValue>
</operation>

<operation id="2971" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2861  %tmp620 = add i2 %tmp_178_9_15_i_i_cas, %tmp_178_9_24_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp620"/></StgValue>
</operation>

<operation id="2972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2862  %tmp945_cast = zext i2 %tmp620 to i3

]]></Node>
<StgValue><ssdm name="tmp945_cast"/></StgValue>
</operation>

<operation id="2973" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2863  %tmp621 = add i2 %tmp_178_9_17_i_i_cas, %tmp_178_9_14_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp621"/></StgValue>
</operation>

<operation id="2974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2864  %tmp946_cast = zext i2 %tmp621 to i3

]]></Node>
<StgValue><ssdm name="tmp946_cast"/></StgValue>
</operation>

<operation id="2975" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2865  %tmp622 = add i3 %tmp945_cast, %tmp946_cast

]]></Node>
<StgValue><ssdm name="tmp622"/></StgValue>
</operation>

<operation id="2976" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2867  %tmp623 = add i2 %tmp_178_9_19_i_i_cas, %tmp_178_9_16_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp623"/></StgValue>
</operation>

<operation id="2977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2868  %tmp948_cast = zext i2 %tmp623 to i3

]]></Node>
<StgValue><ssdm name="tmp948_cast"/></StgValue>
</operation>

<operation id="2978" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2869  %tmp624 = add i2 %tmp_178_9_21_i_i_cas, %tmp_178_9_18_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp624"/></StgValue>
</operation>

<operation id="2979" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2870  %tmp949_cast = zext i2 %tmp624 to i3

]]></Node>
<StgValue><ssdm name="tmp949_cast"/></StgValue>
</operation>

<operation id="2980" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2871  %tmp625 = add i3 %tmp948_cast, %tmp949_cast

]]></Node>
<StgValue><ssdm name="tmp625"/></StgValue>
</operation>

<operation id="2981" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2876  %tmp628 = add i2 %tmp_178_9_i_i_cast, %tmp_178_9_20_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp628"/></StgValue>
</operation>

<operation id="2982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2877  %tmp953_cast = zext i2 %tmp628 to i3

]]></Node>
<StgValue><ssdm name="tmp953_cast"/></StgValue>
</operation>

<operation id="2983" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2878  %tmp629 = add i2 %tmp_178_9_1_i_i_cast, %tmp_178_9_2_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp629"/></StgValue>
</operation>

<operation id="2984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2879  %tmp954_cast = zext i2 %tmp629 to i3

]]></Node>
<StgValue><ssdm name="tmp954_cast"/></StgValue>
</operation>

<operation id="2985" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2880  %tmp630 = add i3 %tmp953_cast, %tmp954_cast

]]></Node>
<StgValue><ssdm name="tmp630"/></StgValue>
</operation>

<operation id="2986" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2882  %tmp631 = add i2 %tmp_178_9_3_i_i_cast, %tmp_178_9_4_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp631"/></StgValue>
</operation>

<operation id="2987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2883  %tmp956_cast = zext i2 %tmp631 to i3

]]></Node>
<StgValue><ssdm name="tmp956_cast"/></StgValue>
</operation>

<operation id="2988" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2884  %tmp632 = add i2 %tmp_178_9_5_i_i_cast, %tmp_178_9_6_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp632"/></StgValue>
</operation>

<operation id="2989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2885  %tmp957_cast = zext i2 %tmp632 to i3

]]></Node>
<StgValue><ssdm name="tmp957_cast"/></StgValue>
</operation>

<operation id="2990" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2886  %tmp633 = add i3 %tmp956_cast, %tmp957_cast

]]></Node>
<StgValue><ssdm name="tmp633"/></StgValue>
</operation>

<operation id="2991" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2890  %tmp635 = add i2 %tmp_178_9_7_i_i_cast, %tmp_178_9_8_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp635"/></StgValue>
</operation>

<operation id="2992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2891  %tmp960_cast = zext i2 %tmp635 to i3

]]></Node>
<StgValue><ssdm name="tmp960_cast"/></StgValue>
</operation>

<operation id="2993" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2892  %tmp636 = add i2 %tmp_178_9_9_i_i_cast, %tmp_178_9_i_i_cast_665

]]></Node>
<StgValue><ssdm name="tmp636"/></StgValue>
</operation>

<operation id="2994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2893  %tmp961_cast = zext i2 %tmp636 to i3

]]></Node>
<StgValue><ssdm name="tmp961_cast"/></StgValue>
</operation>

<operation id="2995" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2894  %tmp637 = add i3 %tmp960_cast, %tmp961_cast

]]></Node>
<StgValue><ssdm name="tmp637"/></StgValue>
</operation>

<operation id="2996" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2896  %tmp638 = add i2 %tmp_178_9_10_i_i_cas, %tmp_178_9_11_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp638"/></StgValue>
</operation>

<operation id="2997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2897  %tmp963_cast = zext i2 %tmp638 to i3

]]></Node>
<StgValue><ssdm name="tmp963_cast"/></StgValue>
</operation>

<operation id="2998" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2898  %tmp639 = add i2 %tmp_178_9_30_i_i_cas, %tmp_178_9_12_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp639"/></StgValue>
</operation>

<operation id="2999" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2899  %tmp640 = add i2 %tmp_178_9_13_i_i_cas, %tmp639

]]></Node>
<StgValue><ssdm name="tmp640"/></StgValue>
</operation>

<operation id="3000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2900  %tmp964_cast = zext i2 %tmp640 to i3

]]></Node>
<StgValue><ssdm name="tmp964_cast"/></StgValue>
</operation>

<operation id="3001" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:2901  %tmp641 = add i3 %tmp963_cast, %tmp964_cast

]]></Node>
<StgValue><ssdm name="tmp641"/></StgValue>
</operation>

<operation id="3002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2916  %tmp_178_10_i_i_cast = zext i1 %tmp_177_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_i_i_cast"/></StgValue>
</operation>

<operation id="3003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2923  %tmp_178_10_1_i_i_cas = zext i1 %tmp_177_10_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_1_i_i_cas"/></StgValue>
</operation>

<operation id="3004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2930  %tmp_178_10_2_i_i_cas = zext i1 %tmp_177_10_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_2_i_i_cas"/></StgValue>
</operation>

<operation id="3005" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2937  %tmp_178_10_3_i_i_cas = zext i1 %tmp_177_10_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_3_i_i_cas"/></StgValue>
</operation>

<operation id="3006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2944  %tmp_178_10_4_i_i_cas = zext i1 %tmp_177_10_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_4_i_i_cas"/></StgValue>
</operation>

<operation id="3007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2951  %tmp_178_10_5_i_i_cas = zext i1 %tmp_177_10_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_5_i_i_cas"/></StgValue>
</operation>

<operation id="3008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2958  %tmp_178_10_6_i_i_cas = zext i1 %tmp_177_10_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_6_i_i_cas"/></StgValue>
</operation>

<operation id="3009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2965  %tmp_178_10_7_i_i_cas = zext i1 %tmp_177_10_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_7_i_i_cas"/></StgValue>
</operation>

<operation id="3010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2972  %tmp_178_10_8_i_i_cas = zext i1 %tmp_177_10_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_8_i_i_cas"/></StgValue>
</operation>

<operation id="3011" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2979  %tmp_178_10_9_i_i_cas = zext i1 %tmp_177_10_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_9_i_i_cas"/></StgValue>
</operation>

<operation id="3012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2986  %tmp_178_10_i_i_cast_699 = zext i1 %tmp_177_10_i_i_698 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_i_i_cast_699"/></StgValue>
</operation>

<operation id="3013" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2993  %tmp_178_10_10_i_i_ca = zext i1 %tmp_177_10_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_10_i_i_ca"/></StgValue>
</operation>

<operation id="3014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3000  %tmp_178_10_11_i_i_ca = zext i1 %tmp_177_10_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_11_i_i_ca"/></StgValue>
</operation>

<operation id="3015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3007  %tmp_178_10_12_i_i_ca = zext i1 %tmp_177_10_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_12_i_i_ca"/></StgValue>
</operation>

<operation id="3016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3014  %tmp_178_10_13_i_i_ca = zext i1 %tmp_177_10_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_13_i_i_ca"/></StgValue>
</operation>

<operation id="3017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3021  %tmp_178_10_14_i_i_ca = zext i1 %tmp_177_10_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_14_i_i_ca"/></StgValue>
</operation>

<operation id="3018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3028  %tmp_178_10_15_i_i_ca = zext i1 %tmp_177_10_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_15_i_i_ca"/></StgValue>
</operation>

<operation id="3019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3035  %tmp_178_10_16_i_i_ca = zext i1 %tmp_177_10_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_16_i_i_ca"/></StgValue>
</operation>

<operation id="3020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3042  %tmp_178_10_17_i_i_ca = zext i1 %tmp_177_10_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_17_i_i_ca"/></StgValue>
</operation>

<operation id="3021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3049  %tmp_178_10_18_i_i_ca = zext i1 %tmp_177_10_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_18_i_i_ca"/></StgValue>
</operation>

<operation id="3022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3056  %tmp_178_10_19_i_i_ca = zext i1 %tmp_177_10_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_19_i_i_ca"/></StgValue>
</operation>

<operation id="3023" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3063  %tmp_178_10_20_i_i_ca = zext i1 %tmp_177_10_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_20_i_i_ca"/></StgValue>
</operation>

<operation id="3024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3070  %tmp_178_10_21_i_i_ca = zext i1 %tmp_177_10_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_21_i_i_ca"/></StgValue>
</operation>

<operation id="3025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3077  %tmp_178_10_22_i_i_ca = zext i1 %tmp_177_10_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_22_i_i_ca"/></StgValue>
</operation>

<operation id="3026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3084  %tmp_178_10_23_i_i_ca = zext i1 %tmp_177_10_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_23_i_i_ca"/></StgValue>
</operation>

<operation id="3027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3091  %tmp_178_10_24_i_i_ca = zext i1 %tmp_177_10_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_24_i_i_ca"/></StgValue>
</operation>

<operation id="3028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3098  %tmp_178_10_25_i_i_ca = zext i1 %tmp_177_10_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_25_i_i_ca"/></StgValue>
</operation>

<operation id="3029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3105  %tmp_178_10_26_i_i_ca = zext i1 %tmp_177_10_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_26_i_i_ca"/></StgValue>
</operation>

<operation id="3030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3133  %tmp_178_10_30_i_i_ca = zext i1 %tmp_177_10_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_30_i_i_ca"/></StgValue>
</operation>

<operation id="3031" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3138  %tmp679 = add i2 %tmp_178_10_23_i_i_ca, %tmp_178_10_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp679"/></StgValue>
</operation>

<operation id="3032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3139  %tmp1034_cast = zext i2 %tmp679 to i3

]]></Node>
<StgValue><ssdm name="tmp1034_cast"/></StgValue>
</operation>

<operation id="3033" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3140  %tmp680 = add i2 %tmp_178_10_25_i_i_ca, %tmp_178_10_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp680"/></StgValue>
</operation>

<operation id="3034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3141  %tmp1035_cast = zext i2 %tmp680 to i3

]]></Node>
<StgValue><ssdm name="tmp1035_cast"/></StgValue>
</operation>

<operation id="3035" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3142  %tmp681 = add i3 %tmp1034_cast, %tmp1035_cast

]]></Node>
<StgValue><ssdm name="tmp681"/></StgValue>
</operation>

<operation id="3036" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3145  %tmp683 = add i2 %tmp_178_10_15_i_i_ca, %tmp_178_10_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp683"/></StgValue>
</operation>

<operation id="3037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3146  %tmp1038_cast = zext i2 %tmp683 to i3

]]></Node>
<StgValue><ssdm name="tmp1038_cast"/></StgValue>
</operation>

<operation id="3038" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3147  %tmp684 = add i2 %tmp_178_10_17_i_i_ca, %tmp_178_10_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp684"/></StgValue>
</operation>

<operation id="3039" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3148  %tmp1039_cast = zext i2 %tmp684 to i3

]]></Node>
<StgValue><ssdm name="tmp1039_cast"/></StgValue>
</operation>

<operation id="3040" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3149  %tmp685 = add i3 %tmp1038_cast, %tmp1039_cast

]]></Node>
<StgValue><ssdm name="tmp685"/></StgValue>
</operation>

<operation id="3041" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3151  %tmp686 = add i2 %tmp_178_10_19_i_i_ca, %tmp_178_10_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp686"/></StgValue>
</operation>

<operation id="3042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3152  %tmp1041_cast = zext i2 %tmp686 to i3

]]></Node>
<StgValue><ssdm name="tmp1041_cast"/></StgValue>
</operation>

<operation id="3043" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3153  %tmp687 = add i2 %tmp_178_10_21_i_i_ca, %tmp_178_10_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp687"/></StgValue>
</operation>

<operation id="3044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3154  %tmp1042_cast = zext i2 %tmp687 to i3

]]></Node>
<StgValue><ssdm name="tmp1042_cast"/></StgValue>
</operation>

<operation id="3045" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3155  %tmp688 = add i3 %tmp1041_cast, %tmp1042_cast

]]></Node>
<StgValue><ssdm name="tmp688"/></StgValue>
</operation>

<operation id="3046" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3160  %tmp691 = add i2 %tmp_178_10_i_i_cast, %tmp_178_10_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp691"/></StgValue>
</operation>

<operation id="3047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3161  %tmp1046_cast = zext i2 %tmp691 to i3

]]></Node>
<StgValue><ssdm name="tmp1046_cast"/></StgValue>
</operation>

<operation id="3048" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3162  %tmp692 = add i2 %tmp_178_10_1_i_i_cas, %tmp_178_10_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp692"/></StgValue>
</operation>

<operation id="3049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3163  %tmp1047_cast = zext i2 %tmp692 to i3

]]></Node>
<StgValue><ssdm name="tmp1047_cast"/></StgValue>
</operation>

<operation id="3050" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3164  %tmp693 = add i3 %tmp1046_cast, %tmp1047_cast

]]></Node>
<StgValue><ssdm name="tmp693"/></StgValue>
</operation>

<operation id="3051" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3166  %tmp694 = add i2 %tmp_178_10_3_i_i_cas, %tmp_178_10_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp694"/></StgValue>
</operation>

<operation id="3052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3167  %tmp1049_cast = zext i2 %tmp694 to i3

]]></Node>
<StgValue><ssdm name="tmp1049_cast"/></StgValue>
</operation>

<operation id="3053" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3168  %tmp695 = add i2 %tmp_178_10_5_i_i_cas, %tmp_178_10_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp695"/></StgValue>
</operation>

<operation id="3054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3169  %tmp1050_cast = zext i2 %tmp695 to i3

]]></Node>
<StgValue><ssdm name="tmp1050_cast"/></StgValue>
</operation>

<operation id="3055" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3170  %tmp696 = add i3 %tmp1049_cast, %tmp1050_cast

]]></Node>
<StgValue><ssdm name="tmp696"/></StgValue>
</operation>

<operation id="3056" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3174  %tmp698 = add i2 %tmp_178_10_7_i_i_cas, %tmp_178_10_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp698"/></StgValue>
</operation>

<operation id="3057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3175  %tmp1053_cast = zext i2 %tmp698 to i3

]]></Node>
<StgValue><ssdm name="tmp1053_cast"/></StgValue>
</operation>

<operation id="3058" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3176  %tmp699 = add i2 %tmp_178_10_9_i_i_cas, %tmp_178_10_i_i_cast_699

]]></Node>
<StgValue><ssdm name="tmp699"/></StgValue>
</operation>

<operation id="3059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3177  %tmp1054_cast = zext i2 %tmp699 to i3

]]></Node>
<StgValue><ssdm name="tmp1054_cast"/></StgValue>
</operation>

<operation id="3060" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3178  %tmp700 = add i3 %tmp1053_cast, %tmp1054_cast

]]></Node>
<StgValue><ssdm name="tmp700"/></StgValue>
</operation>

<operation id="3061" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3180  %tmp701 = add i2 %tmp_178_10_10_i_i_ca, %tmp_178_10_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp701"/></StgValue>
</operation>

<operation id="3062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3181  %tmp1056_cast = zext i2 %tmp701 to i3

]]></Node>
<StgValue><ssdm name="tmp1056_cast"/></StgValue>
</operation>

<operation id="3063" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3182  %tmp702 = add i2 %tmp_178_10_30_i_i_ca, %tmp_178_10_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp702"/></StgValue>
</operation>

<operation id="3064" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3183  %tmp703 = add i2 %tmp_178_10_13_i_i_ca, %tmp702

]]></Node>
<StgValue><ssdm name="tmp703"/></StgValue>
</operation>

<operation id="3065" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3184  %tmp1057_cast = zext i2 %tmp703 to i3

]]></Node>
<StgValue><ssdm name="tmp1057_cast"/></StgValue>
</operation>

<operation id="3066" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3185  %tmp704 = add i3 %tmp1056_cast, %tmp1057_cast

]]></Node>
<StgValue><ssdm name="tmp704"/></StgValue>
</operation>

<operation id="3067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3200  %tmp_178_11_i_i_cast = zext i1 %tmp_177_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_i_i_cast"/></StgValue>
</operation>

<operation id="3068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3207  %tmp_178_11_1_i_i_cas = zext i1 %tmp_177_11_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_1_i_i_cas"/></StgValue>
</operation>

<operation id="3069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3214  %tmp_178_11_2_i_i_cas = zext i1 %tmp_177_11_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_2_i_i_cas"/></StgValue>
</operation>

<operation id="3070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3221  %tmp_178_11_3_i_i_cas = zext i1 %tmp_177_11_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_3_i_i_cas"/></StgValue>
</operation>

<operation id="3071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3228  %tmp_178_11_4_i_i_cas = zext i1 %tmp_177_11_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_4_i_i_cas"/></StgValue>
</operation>

<operation id="3072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3235  %tmp_178_11_5_i_i_cas = zext i1 %tmp_177_11_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_5_i_i_cas"/></StgValue>
</operation>

<operation id="3073" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3242  %tmp_178_11_6_i_i_cas = zext i1 %tmp_177_11_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_6_i_i_cas"/></StgValue>
</operation>

<operation id="3074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3249  %tmp_178_11_7_i_i_cas = zext i1 %tmp_177_11_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_7_i_i_cas"/></StgValue>
</operation>

<operation id="3075" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3256  %tmp_178_11_8_i_i_cas = zext i1 %tmp_177_11_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_8_i_i_cas"/></StgValue>
</operation>

<operation id="3076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3263  %tmp_178_11_9_i_i_cas = zext i1 %tmp_177_11_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_9_i_i_cas"/></StgValue>
</operation>

<operation id="3077" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3270  %tmp_178_11_i_i_cast_733 = zext i1 %tmp_177_11_i_i_732 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_i_i_cast_733"/></StgValue>
</operation>

<operation id="3078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3277  %tmp_178_11_10_i_i_ca = zext i1 %tmp_177_11_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_10_i_i_ca"/></StgValue>
</operation>

<operation id="3079" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3284  %tmp_178_11_11_i_i_ca = zext i1 %tmp_177_11_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_11_i_i_ca"/></StgValue>
</operation>

<operation id="3080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3291  %tmp_178_11_12_i_i_ca = zext i1 %tmp_177_11_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_12_i_i_ca"/></StgValue>
</operation>

<operation id="3081" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3298  %tmp_178_11_13_i_i_ca = zext i1 %tmp_177_11_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_13_i_i_ca"/></StgValue>
</operation>

<operation id="3082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3305  %tmp_178_11_14_i_i_ca = zext i1 %tmp_177_11_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_14_i_i_ca"/></StgValue>
</operation>

<operation id="3083" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3312  %tmp_178_11_15_i_i_ca = zext i1 %tmp_177_11_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_15_i_i_ca"/></StgValue>
</operation>

<operation id="3084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3319  %tmp_178_11_16_i_i_ca = zext i1 %tmp_177_11_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_16_i_i_ca"/></StgValue>
</operation>

<operation id="3085" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3326  %tmp_178_11_17_i_i_ca = zext i1 %tmp_177_11_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_17_i_i_ca"/></StgValue>
</operation>

<operation id="3086" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3333  %tmp_178_11_18_i_i_ca = zext i1 %tmp_177_11_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_18_i_i_ca"/></StgValue>
</operation>

<operation id="3087" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3340  %tmp_178_11_19_i_i_ca = zext i1 %tmp_177_11_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_19_i_i_ca"/></StgValue>
</operation>

<operation id="3088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3347  %tmp_178_11_20_i_i_ca = zext i1 %tmp_177_11_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_20_i_i_ca"/></StgValue>
</operation>

<operation id="3089" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3354  %tmp_178_11_21_i_i_ca = zext i1 %tmp_177_11_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_21_i_i_ca"/></StgValue>
</operation>

<operation id="3090" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3361  %tmp_178_11_22_i_i_ca = zext i1 %tmp_177_11_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_22_i_i_ca"/></StgValue>
</operation>

<operation id="3091" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3368  %tmp_178_11_23_i_i_ca = zext i1 %tmp_177_11_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_23_i_i_ca"/></StgValue>
</operation>

<operation id="3092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3375  %tmp_178_11_24_i_i_ca = zext i1 %tmp_177_11_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_24_i_i_ca"/></StgValue>
</operation>

<operation id="3093" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3382  %tmp_178_11_25_i_i_ca = zext i1 %tmp_177_11_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_25_i_i_ca"/></StgValue>
</operation>

<operation id="3094" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3389  %tmp_178_11_26_i_i_ca = zext i1 %tmp_177_11_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_26_i_i_ca"/></StgValue>
</operation>

<operation id="3095" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3417  %tmp_178_11_30_i_i_ca = zext i1 %tmp_177_11_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_30_i_i_ca"/></StgValue>
</operation>

<operation id="3096" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3422  %tmp742 = add i2 %tmp_178_11_23_i_i_ca, %tmp_178_11_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp742"/></StgValue>
</operation>

<operation id="3097" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3423  %tmp1127_cast = zext i2 %tmp742 to i3

]]></Node>
<StgValue><ssdm name="tmp1127_cast"/></StgValue>
</operation>

<operation id="3098" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3424  %tmp743 = add i2 %tmp_178_11_25_i_i_ca, %tmp_178_11_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp743"/></StgValue>
</operation>

<operation id="3099" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3425  %tmp1128_cast = zext i2 %tmp743 to i3

]]></Node>
<StgValue><ssdm name="tmp1128_cast"/></StgValue>
</operation>

<operation id="3100" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3426  %tmp744 = add i3 %tmp1127_cast, %tmp1128_cast

]]></Node>
<StgValue><ssdm name="tmp744"/></StgValue>
</operation>

<operation id="3101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3429  %tmp746 = add i2 %tmp_178_11_15_i_i_ca, %tmp_178_11_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp746"/></StgValue>
</operation>

<operation id="3102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3430  %tmp1131_cast = zext i2 %tmp746 to i3

]]></Node>
<StgValue><ssdm name="tmp1131_cast"/></StgValue>
</operation>

<operation id="3103" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3431  %tmp747 = add i2 %tmp_178_11_17_i_i_ca, %tmp_178_11_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp747"/></StgValue>
</operation>

<operation id="3104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3432  %tmp1132_cast = zext i2 %tmp747 to i3

]]></Node>
<StgValue><ssdm name="tmp1132_cast"/></StgValue>
</operation>

<operation id="3105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3433  %tmp748 = add i3 %tmp1131_cast, %tmp1132_cast

]]></Node>
<StgValue><ssdm name="tmp748"/></StgValue>
</operation>

<operation id="3106" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3435  %tmp749 = add i2 %tmp_178_11_19_i_i_ca, %tmp_178_11_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp749"/></StgValue>
</operation>

<operation id="3107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3436  %tmp1134_cast = zext i2 %tmp749 to i3

]]></Node>
<StgValue><ssdm name="tmp1134_cast"/></StgValue>
</operation>

<operation id="3108" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3437  %tmp750 = add i2 %tmp_178_11_21_i_i_ca, %tmp_178_11_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp750"/></StgValue>
</operation>

<operation id="3109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3438  %tmp1135_cast = zext i2 %tmp750 to i3

]]></Node>
<StgValue><ssdm name="tmp1135_cast"/></StgValue>
</operation>

<operation id="3110" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3439  %tmp751 = add i3 %tmp1134_cast, %tmp1135_cast

]]></Node>
<StgValue><ssdm name="tmp751"/></StgValue>
</operation>

<operation id="3111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3444  %tmp754 = add i2 %tmp_178_11_i_i_cast, %tmp_178_11_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp754"/></StgValue>
</operation>

<operation id="3112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3445  %tmp1139_cast = zext i2 %tmp754 to i3

]]></Node>
<StgValue><ssdm name="tmp1139_cast"/></StgValue>
</operation>

<operation id="3113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3446  %tmp755 = add i2 %tmp_178_11_1_i_i_cas, %tmp_178_11_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp755"/></StgValue>
</operation>

<operation id="3114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3447  %tmp1140_cast = zext i2 %tmp755 to i3

]]></Node>
<StgValue><ssdm name="tmp1140_cast"/></StgValue>
</operation>

<operation id="3115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3448  %tmp756 = add i3 %tmp1139_cast, %tmp1140_cast

]]></Node>
<StgValue><ssdm name="tmp756"/></StgValue>
</operation>

<operation id="3116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3450  %tmp757 = add i2 %tmp_178_11_3_i_i_cas, %tmp_178_11_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp757"/></StgValue>
</operation>

<operation id="3117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3451  %tmp1142_cast = zext i2 %tmp757 to i3

]]></Node>
<StgValue><ssdm name="tmp1142_cast"/></StgValue>
</operation>

<operation id="3118" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3452  %tmp758 = add i2 %tmp_178_11_5_i_i_cas, %tmp_178_11_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp758"/></StgValue>
</operation>

<operation id="3119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3453  %tmp1143_cast = zext i2 %tmp758 to i3

]]></Node>
<StgValue><ssdm name="tmp1143_cast"/></StgValue>
</operation>

<operation id="3120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3454  %tmp759 = add i3 %tmp1142_cast, %tmp1143_cast

]]></Node>
<StgValue><ssdm name="tmp759"/></StgValue>
</operation>

<operation id="3121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3458  %tmp761 = add i2 %tmp_178_11_7_i_i_cas, %tmp_178_11_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp761"/></StgValue>
</operation>

<operation id="3122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3459  %tmp1146_cast = zext i2 %tmp761 to i3

]]></Node>
<StgValue><ssdm name="tmp1146_cast"/></StgValue>
</operation>

<operation id="3123" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3460  %tmp762 = add i2 %tmp_178_11_9_i_i_cas, %tmp_178_11_i_i_cast_733

]]></Node>
<StgValue><ssdm name="tmp762"/></StgValue>
</operation>

<operation id="3124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3461  %tmp1147_cast = zext i2 %tmp762 to i3

]]></Node>
<StgValue><ssdm name="tmp1147_cast"/></StgValue>
</operation>

<operation id="3125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3462  %tmp763 = add i3 %tmp1146_cast, %tmp1147_cast

]]></Node>
<StgValue><ssdm name="tmp763"/></StgValue>
</operation>

<operation id="3126" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3464  %tmp764 = add i2 %tmp_178_11_10_i_i_ca, %tmp_178_11_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp764"/></StgValue>
</operation>

<operation id="3127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3465  %tmp1149_cast = zext i2 %tmp764 to i3

]]></Node>
<StgValue><ssdm name="tmp1149_cast"/></StgValue>
</operation>

<operation id="3128" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3466  %tmp765 = add i2 %tmp_178_11_30_i_i_ca, %tmp_178_11_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp765"/></StgValue>
</operation>

<operation id="3129" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3467  %tmp766 = add i2 %tmp_178_11_13_i_i_ca, %tmp765

]]></Node>
<StgValue><ssdm name="tmp766"/></StgValue>
</operation>

<operation id="3130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3468  %tmp1150_cast = zext i2 %tmp766 to i3

]]></Node>
<StgValue><ssdm name="tmp1150_cast"/></StgValue>
</operation>

<operation id="3131" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3469  %tmp767 = add i3 %tmp1149_cast, %tmp1150_cast

]]></Node>
<StgValue><ssdm name="tmp767"/></StgValue>
</operation>

<operation id="3132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3484  %tmp_178_12_i_i_cast = zext i1 %tmp_177_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_i_i_cast"/></StgValue>
</operation>

<operation id="3133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3491  %tmp_178_12_1_i_i_cas = zext i1 %tmp_177_12_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_1_i_i_cas"/></StgValue>
</operation>

<operation id="3134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3498  %tmp_178_12_2_i_i_cas = zext i1 %tmp_177_12_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_2_i_i_cas"/></StgValue>
</operation>

<operation id="3135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3505  %tmp_178_12_3_i_i_cas = zext i1 %tmp_177_12_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_3_i_i_cas"/></StgValue>
</operation>

<operation id="3136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3512  %tmp_178_12_4_i_i_cas = zext i1 %tmp_177_12_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_4_i_i_cas"/></StgValue>
</operation>

<operation id="3137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3519  %tmp_178_12_5_i_i_cas = zext i1 %tmp_177_12_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_5_i_i_cas"/></StgValue>
</operation>

<operation id="3138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3526  %tmp_178_12_6_i_i_cas = zext i1 %tmp_177_12_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_6_i_i_cas"/></StgValue>
</operation>

<operation id="3139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3533  %tmp_178_12_7_i_i_cas = zext i1 %tmp_177_12_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_7_i_i_cas"/></StgValue>
</operation>

<operation id="3140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3540  %tmp_178_12_8_i_i_cas = zext i1 %tmp_177_12_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_8_i_i_cas"/></StgValue>
</operation>

<operation id="3141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3547  %tmp_178_12_9_i_i_cas = zext i1 %tmp_177_12_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_9_i_i_cas"/></StgValue>
</operation>

<operation id="3142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3554  %tmp_178_12_i_i_cast_767 = zext i1 %tmp_177_12_i_i_766 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_i_i_cast_767"/></StgValue>
</operation>

<operation id="3143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3561  %tmp_178_12_10_i_i_ca = zext i1 %tmp_177_12_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_10_i_i_ca"/></StgValue>
</operation>

<operation id="3144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3568  %tmp_178_12_11_i_i_ca = zext i1 %tmp_177_12_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_11_i_i_ca"/></StgValue>
</operation>

<operation id="3145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3575  %tmp_178_12_12_i_i_ca = zext i1 %tmp_177_12_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_12_i_i_ca"/></StgValue>
</operation>

<operation id="3146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3582  %tmp_178_12_13_i_i_ca = zext i1 %tmp_177_12_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_13_i_i_ca"/></StgValue>
</operation>

<operation id="3147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3589  %tmp_178_12_14_i_i_ca = zext i1 %tmp_177_12_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_14_i_i_ca"/></StgValue>
</operation>

<operation id="3148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3596  %tmp_178_12_15_i_i_ca = zext i1 %tmp_177_12_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_15_i_i_ca"/></StgValue>
</operation>

<operation id="3149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3603  %tmp_178_12_16_i_i_ca = zext i1 %tmp_177_12_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_16_i_i_ca"/></StgValue>
</operation>

<operation id="3150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3610  %tmp_178_12_17_i_i_ca = zext i1 %tmp_177_12_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_17_i_i_ca"/></StgValue>
</operation>

<operation id="3151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3617  %tmp_178_12_18_i_i_ca = zext i1 %tmp_177_12_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_18_i_i_ca"/></StgValue>
</operation>

<operation id="3152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3624  %tmp_178_12_19_i_i_ca = zext i1 %tmp_177_12_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_19_i_i_ca"/></StgValue>
</operation>

<operation id="3153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3631  %tmp_178_12_20_i_i_ca = zext i1 %tmp_177_12_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_20_i_i_ca"/></StgValue>
</operation>

<operation id="3154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3638  %tmp_178_12_21_i_i_ca = zext i1 %tmp_177_12_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_21_i_i_ca"/></StgValue>
</operation>

<operation id="3155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3645  %tmp_178_12_22_i_i_ca = zext i1 %tmp_177_12_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_22_i_i_ca"/></StgValue>
</operation>

<operation id="3156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3652  %tmp_178_12_23_i_i_ca = zext i1 %tmp_177_12_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_23_i_i_ca"/></StgValue>
</operation>

<operation id="3157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3659  %tmp_178_12_24_i_i_ca = zext i1 %tmp_177_12_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_24_i_i_ca"/></StgValue>
</operation>

<operation id="3158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3666  %tmp_178_12_25_i_i_ca = zext i1 %tmp_177_12_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_25_i_i_ca"/></StgValue>
</operation>

<operation id="3159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3673  %tmp_178_12_26_i_i_ca = zext i1 %tmp_177_12_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_26_i_i_ca"/></StgValue>
</operation>

<operation id="3160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3701  %tmp_178_12_30_i_i_ca = zext i1 %tmp_177_12_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_30_i_i_ca"/></StgValue>
</operation>

<operation id="3161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3706  %tmp805 = add i2 %tmp_178_12_23_i_i_ca, %tmp_178_12_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp805"/></StgValue>
</operation>

<operation id="3162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3707  %tmp1220_cast = zext i2 %tmp805 to i3

]]></Node>
<StgValue><ssdm name="tmp1220_cast"/></StgValue>
</operation>

<operation id="3163" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3708  %tmp806 = add i2 %tmp_178_12_25_i_i_ca, %tmp_178_12_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp806"/></StgValue>
</operation>

<operation id="3164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3709  %tmp1221_cast = zext i2 %tmp806 to i3

]]></Node>
<StgValue><ssdm name="tmp1221_cast"/></StgValue>
</operation>

<operation id="3165" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3710  %tmp807 = add i3 %tmp1220_cast, %tmp1221_cast

]]></Node>
<StgValue><ssdm name="tmp807"/></StgValue>
</operation>

<operation id="3166" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3713  %tmp809 = add i2 %tmp_178_12_15_i_i_ca, %tmp_178_12_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp809"/></StgValue>
</operation>

<operation id="3167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3714  %tmp1224_cast = zext i2 %tmp809 to i3

]]></Node>
<StgValue><ssdm name="tmp1224_cast"/></StgValue>
</operation>

<operation id="3168" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3715  %tmp810 = add i2 %tmp_178_12_17_i_i_ca, %tmp_178_12_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp810"/></StgValue>
</operation>

<operation id="3169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3716  %tmp1225_cast = zext i2 %tmp810 to i3

]]></Node>
<StgValue><ssdm name="tmp1225_cast"/></StgValue>
</operation>

<operation id="3170" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3717  %tmp811 = add i3 %tmp1224_cast, %tmp1225_cast

]]></Node>
<StgValue><ssdm name="tmp811"/></StgValue>
</operation>

<operation id="3171" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3719  %tmp812 = add i2 %tmp_178_12_19_i_i_ca, %tmp_178_12_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp812"/></StgValue>
</operation>

<operation id="3172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3720  %tmp1227_cast = zext i2 %tmp812 to i3

]]></Node>
<StgValue><ssdm name="tmp1227_cast"/></StgValue>
</operation>

<operation id="3173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3721  %tmp813 = add i2 %tmp_178_12_21_i_i_ca, %tmp_178_12_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp813"/></StgValue>
</operation>

<operation id="3174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3722  %tmp1228_cast = zext i2 %tmp813 to i3

]]></Node>
<StgValue><ssdm name="tmp1228_cast"/></StgValue>
</operation>

<operation id="3175" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3723  %tmp814 = add i3 %tmp1227_cast, %tmp1228_cast

]]></Node>
<StgValue><ssdm name="tmp814"/></StgValue>
</operation>

<operation id="3176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3728  %tmp817 = add i2 %tmp_178_12_i_i_cast, %tmp_178_12_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp817"/></StgValue>
</operation>

<operation id="3177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3729  %tmp1232_cast = zext i2 %tmp817 to i3

]]></Node>
<StgValue><ssdm name="tmp1232_cast"/></StgValue>
</operation>

<operation id="3178" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3730  %tmp818 = add i2 %tmp_178_12_1_i_i_cas, %tmp_178_12_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp818"/></StgValue>
</operation>

<operation id="3179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3731  %tmp1233_cast = zext i2 %tmp818 to i3

]]></Node>
<StgValue><ssdm name="tmp1233_cast"/></StgValue>
</operation>

<operation id="3180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3732  %tmp819 = add i3 %tmp1232_cast, %tmp1233_cast

]]></Node>
<StgValue><ssdm name="tmp819"/></StgValue>
</operation>

<operation id="3181" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4001" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3734  %tmp820 = add i2 %tmp_178_12_3_i_i_cas, %tmp_178_12_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp820"/></StgValue>
</operation>

<operation id="3182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4002" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3735  %tmp1235_cast = zext i2 %tmp820 to i3

]]></Node>
<StgValue><ssdm name="tmp1235_cast"/></StgValue>
</operation>

<operation id="3183" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4003" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3736  %tmp821 = add i2 %tmp_178_12_5_i_i_cas, %tmp_178_12_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp821"/></StgValue>
</operation>

<operation id="3184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4004" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3737  %tmp1236_cast = zext i2 %tmp821 to i3

]]></Node>
<StgValue><ssdm name="tmp1236_cast"/></StgValue>
</operation>

<operation id="3185" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4005" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3738  %tmp822 = add i3 %tmp1235_cast, %tmp1236_cast

]]></Node>
<StgValue><ssdm name="tmp822"/></StgValue>
</operation>

<operation id="3186" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4009" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3742  %tmp824 = add i2 %tmp_178_12_7_i_i_cas, %tmp_178_12_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp824"/></StgValue>
</operation>

<operation id="3187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4010" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3743  %tmp1239_cast = zext i2 %tmp824 to i3

]]></Node>
<StgValue><ssdm name="tmp1239_cast"/></StgValue>
</operation>

<operation id="3188" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4011" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3744  %tmp825 = add i2 %tmp_178_12_9_i_i_cas, %tmp_178_12_i_i_cast_767

]]></Node>
<StgValue><ssdm name="tmp825"/></StgValue>
</operation>

<operation id="3189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4012" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3745  %tmp1240_cast = zext i2 %tmp825 to i3

]]></Node>
<StgValue><ssdm name="tmp1240_cast"/></StgValue>
</operation>

<operation id="3190" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4013" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3746  %tmp826 = add i3 %tmp1239_cast, %tmp1240_cast

]]></Node>
<StgValue><ssdm name="tmp826"/></StgValue>
</operation>

<operation id="3191" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4015" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3748  %tmp827 = add i2 %tmp_178_12_10_i_i_ca, %tmp_178_12_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp827"/></StgValue>
</operation>

<operation id="3192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4016" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3749  %tmp1242_cast = zext i2 %tmp827 to i3

]]></Node>
<StgValue><ssdm name="tmp1242_cast"/></StgValue>
</operation>

<operation id="3193" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4017" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3750  %tmp828 = add i2 %tmp_178_12_30_i_i_ca, %tmp_178_12_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp828"/></StgValue>
</operation>

<operation id="3194" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4018" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3751  %tmp829 = add i2 %tmp_178_12_13_i_i_ca, %tmp828

]]></Node>
<StgValue><ssdm name="tmp829"/></StgValue>
</operation>

<operation id="3195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4019" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3752  %tmp1243_cast = zext i2 %tmp829 to i3

]]></Node>
<StgValue><ssdm name="tmp1243_cast"/></StgValue>
</operation>

<operation id="3196" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4020" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3753  %tmp830 = add i3 %tmp1242_cast, %tmp1243_cast

]]></Node>
<StgValue><ssdm name="tmp830"/></StgValue>
</operation>

<operation id="3197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4035" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3768  %tmp_178_13_i_i_cast = zext i1 %tmp_177_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_i_i_cast"/></StgValue>
</operation>

<operation id="3198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4042" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3775  %tmp_178_13_1_i_i_cas = zext i1 %tmp_177_13_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_1_i_i_cas"/></StgValue>
</operation>

<operation id="3199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4049" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3782  %tmp_178_13_2_i_i_cas = zext i1 %tmp_177_13_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_2_i_i_cas"/></StgValue>
</operation>

<operation id="3200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4056" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3789  %tmp_178_13_3_i_i_cas = zext i1 %tmp_177_13_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_3_i_i_cas"/></StgValue>
</operation>

<operation id="3201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4063" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3796  %tmp_178_13_4_i_i_cas = zext i1 %tmp_177_13_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_4_i_i_cas"/></StgValue>
</operation>

<operation id="3202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4070" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3803  %tmp_178_13_5_i_i_cas = zext i1 %tmp_177_13_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_5_i_i_cas"/></StgValue>
</operation>

<operation id="3203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4077" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3810  %tmp_178_13_6_i_i_cas = zext i1 %tmp_177_13_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_6_i_i_cas"/></StgValue>
</operation>

<operation id="3204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4084" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3817  %tmp_178_13_7_i_i_cas = zext i1 %tmp_177_13_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_7_i_i_cas"/></StgValue>
</operation>

<operation id="3205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4091" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3824  %tmp_178_13_8_i_i_cas = zext i1 %tmp_177_13_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_8_i_i_cas"/></StgValue>
</operation>

<operation id="3206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4098" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3831  %tmp_178_13_9_i_i_cas = zext i1 %tmp_177_13_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_9_i_i_cas"/></StgValue>
</operation>

<operation id="3207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4105" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3838  %tmp_178_13_i_i_cast_801 = zext i1 %tmp_177_13_i_i_800 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_i_i_cast_801"/></StgValue>
</operation>

<operation id="3208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4112" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3845  %tmp_178_13_10_i_i_ca = zext i1 %tmp_177_13_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_10_i_i_ca"/></StgValue>
</operation>

<operation id="3209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4119" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3852  %tmp_178_13_11_i_i_ca = zext i1 %tmp_177_13_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_11_i_i_ca"/></StgValue>
</operation>

<operation id="3210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4126" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3859  %tmp_178_13_12_i_i_ca = zext i1 %tmp_177_13_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_12_i_i_ca"/></StgValue>
</operation>

<operation id="3211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4133" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3866  %tmp_178_13_13_i_i_ca = zext i1 %tmp_177_13_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_13_i_i_ca"/></StgValue>
</operation>

<operation id="3212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4140" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3873  %tmp_178_13_14_i_i_ca = zext i1 %tmp_177_13_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_14_i_i_ca"/></StgValue>
</operation>

<operation id="3213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4147" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3880  %tmp_178_13_15_i_i_ca = zext i1 %tmp_177_13_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_15_i_i_ca"/></StgValue>
</operation>

<operation id="3214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4154" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3887  %tmp_178_13_16_i_i_ca = zext i1 %tmp_177_13_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_16_i_i_ca"/></StgValue>
</operation>

<operation id="3215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4161" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3894  %tmp_178_13_17_i_i_ca = zext i1 %tmp_177_13_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_17_i_i_ca"/></StgValue>
</operation>

<operation id="3216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4168" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3901  %tmp_178_13_18_i_i_ca = zext i1 %tmp_177_13_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_18_i_i_ca"/></StgValue>
</operation>

<operation id="3217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4175" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3908  %tmp_178_13_19_i_i_ca = zext i1 %tmp_177_13_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_19_i_i_ca"/></StgValue>
</operation>

<operation id="3218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4182" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3915  %tmp_178_13_20_i_i_ca = zext i1 %tmp_177_13_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_20_i_i_ca"/></StgValue>
</operation>

<operation id="3219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4189" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3922  %tmp_178_13_21_i_i_ca = zext i1 %tmp_177_13_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_21_i_i_ca"/></StgValue>
</operation>

<operation id="3220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4196" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3929  %tmp_178_13_22_i_i_ca = zext i1 %tmp_177_13_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_22_i_i_ca"/></StgValue>
</operation>

<operation id="3221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4203" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3936  %tmp_178_13_23_i_i_ca = zext i1 %tmp_177_13_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_23_i_i_ca"/></StgValue>
</operation>

<operation id="3222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4210" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3943  %tmp_178_13_24_i_i_ca = zext i1 %tmp_177_13_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_24_i_i_ca"/></StgValue>
</operation>

<operation id="3223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4217" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3950  %tmp_178_13_25_i_i_ca = zext i1 %tmp_177_13_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_25_i_i_ca"/></StgValue>
</operation>

<operation id="3224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4224" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3957  %tmp_178_13_26_i_i_ca = zext i1 %tmp_177_13_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_26_i_i_ca"/></StgValue>
</operation>

<operation id="3225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4252" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3985  %tmp_178_13_30_i_i_ca = zext i1 %tmp_177_13_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_30_i_i_ca"/></StgValue>
</operation>

<operation id="3226" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4257" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3990  %tmp868 = add i2 %tmp_178_13_23_i_i_ca, %tmp_178_13_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp868"/></StgValue>
</operation>

<operation id="3227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4258" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3991  %tmp1313_cast = zext i2 %tmp868 to i3

]]></Node>
<StgValue><ssdm name="tmp1313_cast"/></StgValue>
</operation>

<operation id="3228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4259" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3992  %tmp869 = add i2 %tmp_178_13_25_i_i_ca, %tmp_178_13_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp869"/></StgValue>
</operation>

<operation id="3229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4260" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3993  %tmp1314_cast = zext i2 %tmp869 to i3

]]></Node>
<StgValue><ssdm name="tmp1314_cast"/></StgValue>
</operation>

<operation id="3230" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4261" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:3994  %tmp870 = add i3 %tmp1313_cast, %tmp1314_cast

]]></Node>
<StgValue><ssdm name="tmp870"/></StgValue>
</operation>

<operation id="3231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4264" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3997  %tmp872 = add i2 %tmp_178_13_15_i_i_ca, %tmp_178_13_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp872"/></StgValue>
</operation>

<operation id="3232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4265" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3998  %tmp1317_cast = zext i2 %tmp872 to i3

]]></Node>
<StgValue><ssdm name="tmp1317_cast"/></StgValue>
</operation>

<operation id="3233" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3999  %tmp873 = add i2 %tmp_178_13_17_i_i_ca, %tmp_178_13_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp873"/></StgValue>
</operation>

<operation id="3234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4267" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4000  %tmp1318_cast = zext i2 %tmp873 to i3

]]></Node>
<StgValue><ssdm name="tmp1318_cast"/></StgValue>
</operation>

<operation id="3235" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4268" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4001  %tmp874 = add i3 %tmp1317_cast, %tmp1318_cast

]]></Node>
<StgValue><ssdm name="tmp874"/></StgValue>
</operation>

<operation id="3236" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4270" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4003  %tmp875 = add i2 %tmp_178_13_19_i_i_ca, %tmp_178_13_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp875"/></StgValue>
</operation>

<operation id="3237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4271" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4004  %tmp1320_cast = zext i2 %tmp875 to i3

]]></Node>
<StgValue><ssdm name="tmp1320_cast"/></StgValue>
</operation>

<operation id="3238" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4005  %tmp876 = add i2 %tmp_178_13_21_i_i_ca, %tmp_178_13_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp876"/></StgValue>
</operation>

<operation id="3239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4273" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4006  %tmp1321_cast = zext i2 %tmp876 to i3

]]></Node>
<StgValue><ssdm name="tmp1321_cast"/></StgValue>
</operation>

<operation id="3240" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4274" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4007  %tmp877 = add i3 %tmp1320_cast, %tmp1321_cast

]]></Node>
<StgValue><ssdm name="tmp877"/></StgValue>
</operation>

<operation id="3241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4279" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4012  %tmp880 = add i2 %tmp_178_13_i_i_cast, %tmp_178_13_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp880"/></StgValue>
</operation>

<operation id="3242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4280" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4013  %tmp1325_cast = zext i2 %tmp880 to i3

]]></Node>
<StgValue><ssdm name="tmp1325_cast"/></StgValue>
</operation>

<operation id="3243" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4281" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4014  %tmp881 = add i2 %tmp_178_13_1_i_i_cas, %tmp_178_13_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp881"/></StgValue>
</operation>

<operation id="3244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4282" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4015  %tmp1326_cast = zext i2 %tmp881 to i3

]]></Node>
<StgValue><ssdm name="tmp1326_cast"/></StgValue>
</operation>

<operation id="3245" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4283" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4016  %tmp882 = add i3 %tmp1325_cast, %tmp1326_cast

]]></Node>
<StgValue><ssdm name="tmp882"/></StgValue>
</operation>

<operation id="3246" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4018  %tmp883 = add i2 %tmp_178_13_3_i_i_cas, %tmp_178_13_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp883"/></StgValue>
</operation>

<operation id="3247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4286" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4019  %tmp1328_cast = zext i2 %tmp883 to i3

]]></Node>
<StgValue><ssdm name="tmp1328_cast"/></StgValue>
</operation>

<operation id="3248" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4020  %tmp884 = add i2 %tmp_178_13_5_i_i_cas, %tmp_178_13_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp884"/></StgValue>
</operation>

<operation id="3249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4288" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4021  %tmp1329_cast = zext i2 %tmp884 to i3

]]></Node>
<StgValue><ssdm name="tmp1329_cast"/></StgValue>
</operation>

<operation id="3250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4289" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4022  %tmp885 = add i3 %tmp1328_cast, %tmp1329_cast

]]></Node>
<StgValue><ssdm name="tmp885"/></StgValue>
</operation>

<operation id="3251" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4293" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4026  %tmp887 = add i2 %tmp_178_13_7_i_i_cas, %tmp_178_13_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp887"/></StgValue>
</operation>

<operation id="3252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4294" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4027  %tmp1332_cast = zext i2 %tmp887 to i3

]]></Node>
<StgValue><ssdm name="tmp1332_cast"/></StgValue>
</operation>

<operation id="3253" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4295" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4028  %tmp888 = add i2 %tmp_178_13_9_i_i_cas, %tmp_178_13_i_i_cast_801

]]></Node>
<StgValue><ssdm name="tmp888"/></StgValue>
</operation>

<operation id="3254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4296" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4029  %tmp1333_cast = zext i2 %tmp888 to i3

]]></Node>
<StgValue><ssdm name="tmp1333_cast"/></StgValue>
</operation>

<operation id="3255" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4297" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4030  %tmp889 = add i3 %tmp1332_cast, %tmp1333_cast

]]></Node>
<StgValue><ssdm name="tmp889"/></StgValue>
</operation>

<operation id="3256" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4299" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4032  %tmp890 = add i2 %tmp_178_13_10_i_i_ca, %tmp_178_13_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp890"/></StgValue>
</operation>

<operation id="3257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4300" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4033  %tmp1335_cast = zext i2 %tmp890 to i3

]]></Node>
<StgValue><ssdm name="tmp1335_cast"/></StgValue>
</operation>

<operation id="3258" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4301" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4034  %tmp891 = add i2 %tmp_178_13_30_i_i_ca, %tmp_178_13_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp891"/></StgValue>
</operation>

<operation id="3259" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4302" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4035  %tmp892 = add i2 %tmp_178_13_13_i_i_ca, %tmp891

]]></Node>
<StgValue><ssdm name="tmp892"/></StgValue>
</operation>

<operation id="3260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4303" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4036  %tmp1336_cast = zext i2 %tmp892 to i3

]]></Node>
<StgValue><ssdm name="tmp1336_cast"/></StgValue>
</operation>

<operation id="3261" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4304" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4037  %tmp893 = add i3 %tmp1335_cast, %tmp1336_cast

]]></Node>
<StgValue><ssdm name="tmp893"/></StgValue>
</operation>

<operation id="3262" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4319" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4052  %tmp_178_14_i_i_cast = zext i1 %tmp_177_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_i_i_cast"/></StgValue>
</operation>

<operation id="3263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4326" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4059  %tmp_178_14_1_i_i_cas = zext i1 %tmp_177_14_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_1_i_i_cas"/></StgValue>
</operation>

<operation id="3264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4333" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4066  %tmp_178_14_2_i_i_cas = zext i1 %tmp_177_14_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_2_i_i_cas"/></StgValue>
</operation>

<operation id="3265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4340" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4073  %tmp_178_14_3_i_i_cas = zext i1 %tmp_177_14_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_3_i_i_cas"/></StgValue>
</operation>

<operation id="3266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4347" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4080  %tmp_178_14_4_i_i_cas = zext i1 %tmp_177_14_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_4_i_i_cas"/></StgValue>
</operation>

<operation id="3267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4354" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4087  %tmp_178_14_5_i_i_cas = zext i1 %tmp_177_14_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_5_i_i_cas"/></StgValue>
</operation>

<operation id="3268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4361" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4094  %tmp_178_14_6_i_i_cas = zext i1 %tmp_177_14_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_6_i_i_cas"/></StgValue>
</operation>

<operation id="3269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4368" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4101  %tmp_178_14_7_i_i_cas = zext i1 %tmp_177_14_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_7_i_i_cas"/></StgValue>
</operation>

<operation id="3270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4375" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4108  %tmp_178_14_8_i_i_cas = zext i1 %tmp_177_14_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_8_i_i_cas"/></StgValue>
</operation>

<operation id="3271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4382" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4115  %tmp_178_14_9_i_i_cas = zext i1 %tmp_177_14_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_9_i_i_cas"/></StgValue>
</operation>

<operation id="3272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4389" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4122  %tmp_178_14_i_i_cast_835 = zext i1 %tmp_177_14_i_i_834 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_i_i_cast_835"/></StgValue>
</operation>

<operation id="3273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4396" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4129  %tmp_178_14_10_i_i_ca = zext i1 %tmp_177_14_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_10_i_i_ca"/></StgValue>
</operation>

<operation id="3274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4403" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4136  %tmp_178_14_11_i_i_ca = zext i1 %tmp_177_14_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_11_i_i_ca"/></StgValue>
</operation>

<operation id="3275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4410" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4143  %tmp_178_14_12_i_i_ca = zext i1 %tmp_177_14_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_12_i_i_ca"/></StgValue>
</operation>

<operation id="3276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4417" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4150  %tmp_178_14_13_i_i_ca = zext i1 %tmp_177_14_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_13_i_i_ca"/></StgValue>
</operation>

<operation id="3277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4424" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4157  %tmp_178_14_14_i_i_ca = zext i1 %tmp_177_14_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_14_i_i_ca"/></StgValue>
</operation>

<operation id="3278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4431" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4164  %tmp_178_14_15_i_i_ca = zext i1 %tmp_177_14_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_15_i_i_ca"/></StgValue>
</operation>

<operation id="3279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4438" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4171  %tmp_178_14_16_i_i_ca = zext i1 %tmp_177_14_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_16_i_i_ca"/></StgValue>
</operation>

<operation id="3280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4445" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4178  %tmp_178_14_17_i_i_ca = zext i1 %tmp_177_14_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_17_i_i_ca"/></StgValue>
</operation>

<operation id="3281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4452" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4185  %tmp_178_14_18_i_i_ca = zext i1 %tmp_177_14_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_18_i_i_ca"/></StgValue>
</operation>

<operation id="3282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4459" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4192  %tmp_178_14_19_i_i_ca = zext i1 %tmp_177_14_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_19_i_i_ca"/></StgValue>
</operation>

<operation id="3283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4466" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4199  %tmp_178_14_20_i_i_ca = zext i1 %tmp_177_14_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_20_i_i_ca"/></StgValue>
</operation>

<operation id="3284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4473" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4206  %tmp_178_14_21_i_i_ca = zext i1 %tmp_177_14_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_21_i_i_ca"/></StgValue>
</operation>

<operation id="3285" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4480" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4213  %tmp_178_14_22_i_i_ca = zext i1 %tmp_177_14_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_22_i_i_ca"/></StgValue>
</operation>

<operation id="3286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4487" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4220  %tmp_178_14_23_i_i_ca = zext i1 %tmp_177_14_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_23_i_i_ca"/></StgValue>
</operation>

<operation id="3287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4494" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4227  %tmp_178_14_24_i_i_ca = zext i1 %tmp_177_14_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_24_i_i_ca"/></StgValue>
</operation>

<operation id="3288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4501" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4234  %tmp_178_14_25_i_i_ca = zext i1 %tmp_177_14_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_25_i_i_ca"/></StgValue>
</operation>

<operation id="3289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4508" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4241  %tmp_178_14_26_i_i_ca = zext i1 %tmp_177_14_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_26_i_i_ca"/></StgValue>
</operation>

<operation id="3290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4536" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4269  %tmp_178_14_30_i_i_ca = zext i1 %tmp_177_14_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_30_i_i_ca"/></StgValue>
</operation>

<operation id="3291" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4541" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4274  %tmp931 = add i2 %tmp_178_14_23_i_i_ca, %tmp_178_14_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp931"/></StgValue>
</operation>

<operation id="3292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4542" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4275  %tmp1406_cast = zext i2 %tmp931 to i3

]]></Node>
<StgValue><ssdm name="tmp1406_cast"/></StgValue>
</operation>

<operation id="3293" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4276  %tmp932 = add i2 %tmp_178_14_25_i_i_ca, %tmp_178_14_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp932"/></StgValue>
</operation>

<operation id="3294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4544" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4277  %tmp1407_cast = zext i2 %tmp932 to i3

]]></Node>
<StgValue><ssdm name="tmp1407_cast"/></StgValue>
</operation>

<operation id="3295" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4545" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4278  %tmp933 = add i3 %tmp1406_cast, %tmp1407_cast

]]></Node>
<StgValue><ssdm name="tmp933"/></StgValue>
</operation>

<operation id="3296" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4548" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4281  %tmp935 = add i2 %tmp_178_14_15_i_i_ca, %tmp_178_14_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp935"/></StgValue>
</operation>

<operation id="3297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4549" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4282  %tmp1410_cast = zext i2 %tmp935 to i3

]]></Node>
<StgValue><ssdm name="tmp1410_cast"/></StgValue>
</operation>

<operation id="3298" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4550" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4283  %tmp936 = add i2 %tmp_178_14_17_i_i_ca, %tmp_178_14_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp936"/></StgValue>
</operation>

<operation id="3299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4551" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4284  %tmp1411_cast = zext i2 %tmp936 to i3

]]></Node>
<StgValue><ssdm name="tmp1411_cast"/></StgValue>
</operation>

<operation id="3300" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4552" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4285  %tmp937 = add i3 %tmp1410_cast, %tmp1411_cast

]]></Node>
<StgValue><ssdm name="tmp937"/></StgValue>
</operation>

<operation id="3301" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4554" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4287  %tmp938 = add i2 %tmp_178_14_19_i_i_ca, %tmp_178_14_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp938"/></StgValue>
</operation>

<operation id="3302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4555" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4288  %tmp1413_cast = zext i2 %tmp938 to i3

]]></Node>
<StgValue><ssdm name="tmp1413_cast"/></StgValue>
</operation>

<operation id="3303" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4556" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4289  %tmp939 = add i2 %tmp_178_14_21_i_i_ca, %tmp_178_14_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp939"/></StgValue>
</operation>

<operation id="3304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4557" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4290  %tmp1414_cast = zext i2 %tmp939 to i3

]]></Node>
<StgValue><ssdm name="tmp1414_cast"/></StgValue>
</operation>

<operation id="3305" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4558" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4291  %tmp940 = add i3 %tmp1413_cast, %tmp1414_cast

]]></Node>
<StgValue><ssdm name="tmp940"/></StgValue>
</operation>

<operation id="3306" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4563" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4296  %tmp943 = add i2 %tmp_178_14_i_i_cast, %tmp_178_14_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp943"/></StgValue>
</operation>

<operation id="3307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4564" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4297  %tmp1418_cast = zext i2 %tmp943 to i3

]]></Node>
<StgValue><ssdm name="tmp1418_cast"/></StgValue>
</operation>

<operation id="3308" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4565" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4298  %tmp944 = add i2 %tmp_178_14_1_i_i_cas, %tmp_178_14_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp944"/></StgValue>
</operation>

<operation id="3309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4566" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4299  %tmp1419_cast = zext i2 %tmp944 to i3

]]></Node>
<StgValue><ssdm name="tmp1419_cast"/></StgValue>
</operation>

<operation id="3310" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4567" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4300  %tmp945 = add i3 %tmp1418_cast, %tmp1419_cast

]]></Node>
<StgValue><ssdm name="tmp945"/></StgValue>
</operation>

<operation id="3311" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4569" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4302  %tmp946 = add i2 %tmp_178_14_3_i_i_cas, %tmp_178_14_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp946"/></StgValue>
</operation>

<operation id="3312" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4570" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4303  %tmp1421_cast = zext i2 %tmp946 to i3

]]></Node>
<StgValue><ssdm name="tmp1421_cast"/></StgValue>
</operation>

<operation id="3313" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4571" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4304  %tmp947 = add i2 %tmp_178_14_5_i_i_cas, %tmp_178_14_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp947"/></StgValue>
</operation>

<operation id="3314" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4572" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4305  %tmp1422_cast = zext i2 %tmp947 to i3

]]></Node>
<StgValue><ssdm name="tmp1422_cast"/></StgValue>
</operation>

<operation id="3315" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4573" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4306  %tmp948 = add i3 %tmp1421_cast, %tmp1422_cast

]]></Node>
<StgValue><ssdm name="tmp948"/></StgValue>
</operation>

<operation id="3316" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4577" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4310  %tmp950 = add i2 %tmp_178_14_7_i_i_cas, %tmp_178_14_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp950"/></StgValue>
</operation>

<operation id="3317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4578" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4311  %tmp1425_cast = zext i2 %tmp950 to i3

]]></Node>
<StgValue><ssdm name="tmp1425_cast"/></StgValue>
</operation>

<operation id="3318" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4579" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4312  %tmp951 = add i2 %tmp_178_14_9_i_i_cas, %tmp_178_14_i_i_cast_835

]]></Node>
<StgValue><ssdm name="tmp951"/></StgValue>
</operation>

<operation id="3319" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4580" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4313  %tmp1426_cast = zext i2 %tmp951 to i3

]]></Node>
<StgValue><ssdm name="tmp1426_cast"/></StgValue>
</operation>

<operation id="3320" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4581" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4314  %tmp952 = add i3 %tmp1425_cast, %tmp1426_cast

]]></Node>
<StgValue><ssdm name="tmp952"/></StgValue>
</operation>

<operation id="3321" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4583" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4316  %tmp953 = add i2 %tmp_178_14_10_i_i_ca, %tmp_178_14_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp953"/></StgValue>
</operation>

<operation id="3322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4584" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4317  %tmp1428_cast = zext i2 %tmp953 to i3

]]></Node>
<StgValue><ssdm name="tmp1428_cast"/></StgValue>
</operation>

<operation id="3323" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4585" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4318  %tmp954 = add i2 %tmp_178_14_30_i_i_ca, %tmp_178_14_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp954"/></StgValue>
</operation>

<operation id="3324" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4586" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4319  %tmp955 = add i2 %tmp_178_14_13_i_i_ca, %tmp954

]]></Node>
<StgValue><ssdm name="tmp955"/></StgValue>
</operation>

<operation id="3325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4587" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4320  %tmp1429_cast = zext i2 %tmp955 to i3

]]></Node>
<StgValue><ssdm name="tmp1429_cast"/></StgValue>
</operation>

<operation id="3326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4588" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4321  %tmp956 = add i3 %tmp1428_cast, %tmp1429_cast

]]></Node>
<StgValue><ssdm name="tmp956"/></StgValue>
</operation>

<operation id="3327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4603" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4336  %tmp_178_15_i_i_cast = zext i1 %tmp_177_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_i_i_cast"/></StgValue>
</operation>

<operation id="3328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4610" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4343  %tmp_178_15_1_i_i_cas = zext i1 %tmp_177_15_1_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_1_i_i_cas"/></StgValue>
</operation>

<operation id="3329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4617" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4350  %tmp_178_15_2_i_i_cas = zext i1 %tmp_177_15_2_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_2_i_i_cas"/></StgValue>
</operation>

<operation id="3330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4624" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4357  %tmp_178_15_3_i_i_cas = zext i1 %tmp_177_15_3_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_3_i_i_cas"/></StgValue>
</operation>

<operation id="3331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4631" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4364  %tmp_178_15_4_i_i_cas = zext i1 %tmp_177_15_4_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_4_i_i_cas"/></StgValue>
</operation>

<operation id="3332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4638" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4371  %tmp_178_15_5_i_i_cas = zext i1 %tmp_177_15_5_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_5_i_i_cas"/></StgValue>
</operation>

<operation id="3333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4645" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4378  %tmp_178_15_6_i_i_cas = zext i1 %tmp_177_15_6_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_6_i_i_cas"/></StgValue>
</operation>

<operation id="3334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4652" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4385  %tmp_178_15_7_i_i_cas = zext i1 %tmp_177_15_7_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_7_i_i_cas"/></StgValue>
</operation>

<operation id="3335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4659" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4392  %tmp_178_15_8_i_i_cas = zext i1 %tmp_177_15_8_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_8_i_i_cas"/></StgValue>
</operation>

<operation id="3336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4666" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4399  %tmp_178_15_9_i_i_cas = zext i1 %tmp_177_15_9_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_9_i_i_cas"/></StgValue>
</operation>

<operation id="3337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4673" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4406  %tmp_178_15_i_i_cast_869 = zext i1 %tmp_177_15_i_i_868 to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_i_i_cast_869"/></StgValue>
</operation>

<operation id="3338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4680" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4413  %tmp_178_15_10_i_i_ca = zext i1 %tmp_177_15_10_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_10_i_i_ca"/></StgValue>
</operation>

<operation id="3339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4687" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4420  %tmp_178_15_11_i_i_ca = zext i1 %tmp_177_15_11_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_11_i_i_ca"/></StgValue>
</operation>

<operation id="3340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4694" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4427  %tmp_178_15_12_i_i_ca = zext i1 %tmp_177_15_12_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_12_i_i_ca"/></StgValue>
</operation>

<operation id="3341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4701" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4434  %tmp_178_15_13_i_i_ca = zext i1 %tmp_177_15_13_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_13_i_i_ca"/></StgValue>
</operation>

<operation id="3342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4708" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4441  %tmp_178_15_14_i_i_ca = zext i1 %tmp_177_15_14_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_14_i_i_ca"/></StgValue>
</operation>

<operation id="3343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4715" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4448  %tmp_178_15_15_i_i_ca = zext i1 %tmp_177_15_15_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_15_i_i_ca"/></StgValue>
</operation>

<operation id="3344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4722" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4455  %tmp_178_15_16_i_i_ca = zext i1 %tmp_177_15_16_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_16_i_i_ca"/></StgValue>
</operation>

<operation id="3345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4729" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4462  %tmp_178_15_17_i_i_ca = zext i1 %tmp_177_15_17_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_17_i_i_ca"/></StgValue>
</operation>

<operation id="3346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4736" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4469  %tmp_178_15_18_i_i_ca = zext i1 %tmp_177_15_18_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_18_i_i_ca"/></StgValue>
</operation>

<operation id="3347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4743" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4476  %tmp_178_15_19_i_i_ca = zext i1 %tmp_177_15_19_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_19_i_i_ca"/></StgValue>
</operation>

<operation id="3348" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4750" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4483  %tmp_178_15_20_i_i_ca = zext i1 %tmp_177_15_20_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_20_i_i_ca"/></StgValue>
</operation>

<operation id="3349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4757" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4490  %tmp_178_15_21_i_i_ca = zext i1 %tmp_177_15_21_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_21_i_i_ca"/></StgValue>
</operation>

<operation id="3350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4764" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4497  %tmp_178_15_22_i_i_ca = zext i1 %tmp_177_15_22_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_22_i_i_ca"/></StgValue>
</operation>

<operation id="3351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4771" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4504  %tmp_178_15_23_i_i_ca = zext i1 %tmp_177_15_23_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_23_i_i_ca"/></StgValue>
</operation>

<operation id="3352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4778" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4511  %tmp_178_15_24_i_i_ca = zext i1 %tmp_177_15_24_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_24_i_i_ca"/></StgValue>
</operation>

<operation id="3353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4785" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4518  %tmp_178_15_25_i_i_ca = zext i1 %tmp_177_15_25_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_25_i_i_ca"/></StgValue>
</operation>

<operation id="3354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4792" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4525  %tmp_178_15_26_i_i_ca = zext i1 %tmp_177_15_26_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_26_i_i_ca"/></StgValue>
</operation>

<operation id="3355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4820" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4553  %tmp_178_15_30_i_i_ca = zext i1 %tmp_177_15_30_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_30_i_i_ca"/></StgValue>
</operation>

<operation id="3356" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4558  %tmp994 = add i2 %tmp_178_15_23_i_i_ca, %tmp_178_15_26_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp994"/></StgValue>
</operation>

<operation id="3357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4826" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4559  %tmp1499_cast = zext i2 %tmp994 to i3

]]></Node>
<StgValue><ssdm name="tmp1499_cast"/></StgValue>
</operation>

<operation id="3358" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4560  %tmp995 = add i2 %tmp_178_15_25_i_i_ca, %tmp_178_15_22_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp995"/></StgValue>
</operation>

<operation id="3359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4828" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4561  %tmp1500_cast = zext i2 %tmp995 to i3

]]></Node>
<StgValue><ssdm name="tmp1500_cast"/></StgValue>
</operation>

<operation id="3360" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4829" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4562  %tmp996 = add i3 %tmp1499_cast, %tmp1500_cast

]]></Node>
<StgValue><ssdm name="tmp996"/></StgValue>
</operation>

<operation id="3361" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4832" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4565  %tmp998 = add i2 %tmp_178_15_15_i_i_ca, %tmp_178_15_24_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp998"/></StgValue>
</operation>

<operation id="3362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4833" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4566  %tmp1503_cast = zext i2 %tmp998 to i3

]]></Node>
<StgValue><ssdm name="tmp1503_cast"/></StgValue>
</operation>

<operation id="3363" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4567  %tmp999 = add i2 %tmp_178_15_17_i_i_ca, %tmp_178_15_14_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp999"/></StgValue>
</operation>

<operation id="3364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4835" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4568  %tmp1504_cast = zext i2 %tmp999 to i3

]]></Node>
<StgValue><ssdm name="tmp1504_cast"/></StgValue>
</operation>

<operation id="3365" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4836" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4569  %tmp1000 = add i3 %tmp1503_cast, %tmp1504_cast

]]></Node>
<StgValue><ssdm name="tmp1000"/></StgValue>
</operation>

<operation id="3366" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4838" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4571  %tmp1001 = add i2 %tmp_178_15_19_i_i_ca, %tmp_178_15_16_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp1001"/></StgValue>
</operation>

<operation id="3367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4839" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4572  %tmp1506_cast = zext i2 %tmp1001 to i3

]]></Node>
<StgValue><ssdm name="tmp1506_cast"/></StgValue>
</operation>

<operation id="3368" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4840" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4573  %tmp1002 = add i2 %tmp_178_15_21_i_i_ca, %tmp_178_15_18_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp1002"/></StgValue>
</operation>

<operation id="3369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4841" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4574  %tmp1507_cast = zext i2 %tmp1002 to i3

]]></Node>
<StgValue><ssdm name="tmp1507_cast"/></StgValue>
</operation>

<operation id="3370" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4842" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4575  %tmp1003 = add i3 %tmp1506_cast, %tmp1507_cast

]]></Node>
<StgValue><ssdm name="tmp1003"/></StgValue>
</operation>

<operation id="3371" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4847" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4580  %tmp1006 = add i2 %tmp_178_15_i_i_cast, %tmp_178_15_20_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp1006"/></StgValue>
</operation>

<operation id="3372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4848" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4581  %tmp1511_cast = zext i2 %tmp1006 to i3

]]></Node>
<StgValue><ssdm name="tmp1511_cast"/></StgValue>
</operation>

<operation id="3373" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4849" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4582  %tmp1007 = add i2 %tmp_178_15_1_i_i_cas, %tmp_178_15_2_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1007"/></StgValue>
</operation>

<operation id="3374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4850" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4583  %tmp1512_cast = zext i2 %tmp1007 to i3

]]></Node>
<StgValue><ssdm name="tmp1512_cast"/></StgValue>
</operation>

<operation id="3375" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4851" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4584  %tmp1008 = add i3 %tmp1511_cast, %tmp1512_cast

]]></Node>
<StgValue><ssdm name="tmp1008"/></StgValue>
</operation>

<operation id="3376" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4853" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4586  %tmp1009 = add i2 %tmp_178_15_3_i_i_cas, %tmp_178_15_4_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1009"/></StgValue>
</operation>

<operation id="3377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4854" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4587  %tmp1514_cast = zext i2 %tmp1009 to i3

]]></Node>
<StgValue><ssdm name="tmp1514_cast"/></StgValue>
</operation>

<operation id="3378" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4855" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4588  %tmp1010 = add i2 %tmp_178_15_5_i_i_cas, %tmp_178_15_6_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1010"/></StgValue>
</operation>

<operation id="3379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4856" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4589  %tmp1515_cast = zext i2 %tmp1010 to i3

]]></Node>
<StgValue><ssdm name="tmp1515_cast"/></StgValue>
</operation>

<operation id="3380" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4857" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4590  %tmp1011 = add i3 %tmp1514_cast, %tmp1515_cast

]]></Node>
<StgValue><ssdm name="tmp1011"/></StgValue>
</operation>

<operation id="3381" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4861" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4594  %tmp1013 = add i2 %tmp_178_15_7_i_i_cas, %tmp_178_15_8_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp1013"/></StgValue>
</operation>

<operation id="3382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4862" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4595  %tmp1518_cast = zext i2 %tmp1013 to i3

]]></Node>
<StgValue><ssdm name="tmp1518_cast"/></StgValue>
</operation>

<operation id="3383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4863" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4596  %tmp1014 = add i2 %tmp_178_15_9_i_i_cas, %tmp_178_15_i_i_cast_869

]]></Node>
<StgValue><ssdm name="tmp1014"/></StgValue>
</operation>

<operation id="3384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4864" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4597  %tmp1519_cast = zext i2 %tmp1014 to i3

]]></Node>
<StgValue><ssdm name="tmp1519_cast"/></StgValue>
</operation>

<operation id="3385" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4865" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4598  %tmp1015 = add i3 %tmp1518_cast, %tmp1519_cast

]]></Node>
<StgValue><ssdm name="tmp1015"/></StgValue>
</operation>

<operation id="3386" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4867" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4600  %tmp1016 = add i2 %tmp_178_15_10_i_i_ca, %tmp_178_15_11_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp1016"/></StgValue>
</operation>

<operation id="3387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4868" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4601  %tmp1521_cast = zext i2 %tmp1016 to i3

]]></Node>
<StgValue><ssdm name="tmp1521_cast"/></StgValue>
</operation>

<operation id="3388" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4869" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4602  %tmp1017 = add i2 %tmp_178_15_30_i_i_ca, %tmp_178_15_12_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp1017"/></StgValue>
</operation>

<operation id="3389" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4870" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4603  %tmp1018 = add i2 %tmp_178_15_13_i_i_ca, %tmp1017

]]></Node>
<StgValue><ssdm name="tmp1018"/></StgValue>
</operation>

<operation id="3390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4871" bw="3" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4604  %tmp1522_cast = zext i2 %tmp1018 to i3

]]></Node>
<StgValue><ssdm name="tmp1522_cast"/></StgValue>
</operation>

<operation id="3391" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4872" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.0.i.i:4605  %tmp1019 = add i3 %tmp1521_cast, %tmp1522_cast

]]></Node>
<StgValue><ssdm name="tmp1019"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="3392" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:269  %tmp_178_0_27_i_i_cas = zext i1 %tmp_177_0_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_27_i_i_cas"/></StgValue>
</operation>

<operation id="3393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:285  %tmp_178_0_29_i_i_cas = zext i1 %tmp_177_0_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_0_29_i_i_cas"/></StgValue>
</operation>

<operation id="3394" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:295  %tmp47 = add i2 %tmp_178_0_27_i_i_cas, %tmp_178_0_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="3395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:310  %tmp107_cast = zext i3 %tmp55 to i4

]]></Node>
<StgValue><ssdm name="tmp107_cast"/></StgValue>
</operation>

<operation id="3396" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:316  %tmp110_cast = zext i3 %tmp58 to i4

]]></Node>
<StgValue><ssdm name="tmp110_cast"/></StgValue>
</operation>

<operation id="3397" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:317  %tmp59 = add i4 %tmp107_cast, %tmp110_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="3398" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:325  %tmp115_cast = zext i3 %tmp63 to i4

]]></Node>
<StgValue><ssdm name="tmp115_cast"/></StgValue>
</operation>

<operation id="3399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:331  %tmp118_cast = zext i3 %tmp66 to i4

]]></Node>
<StgValue><ssdm name="tmp118_cast"/></StgValue>
</operation>

<operation id="3400" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:332  %tmp67 = add i4 %tmp115_cast, %tmp118_cast

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="3401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:333  %tmp114_cast = zext i4 %tmp67 to i5

]]></Node>
<StgValue><ssdm name="tmp114_cast"/></StgValue>
</operation>

<operation id="3402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:339  %tmp122_cast = zext i3 %tmp70 to i4

]]></Node>
<StgValue><ssdm name="tmp122_cast"/></StgValue>
</operation>

<operation id="3403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:346  %tmp125_cast = zext i3 %tmp74 to i4

]]></Node>
<StgValue><ssdm name="tmp125_cast"/></StgValue>
</operation>

<operation id="3404" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:347  %tmp75 = add i4 %tmp122_cast, %tmp125_cast

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="3405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:348  %tmp121_cast = zext i4 %tmp75 to i5

]]></Node>
<StgValue><ssdm name="tmp121_cast"/></StgValue>
</operation>

<operation id="3406" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:349  %tmp76 = add i5 %tmp114_cast, %tmp121_cast

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="3407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:556  %tmp_178_1_27_i_i_cas = zext i1 %tmp_177_1_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_27_i_i_cas"/></StgValue>
</operation>

<operation id="3408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:570  %tmp_178_1_29_i_i_cas = zext i1 %tmp_177_1_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_1_29_i_i_cas"/></StgValue>
</operation>

<operation id="3409" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:579  %tmp110 = add i2 %tmp_178_1_27_i_i_cas, %tmp_178_1_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="3410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:594  %tmp200_cast = zext i3 %tmp118 to i4

]]></Node>
<StgValue><ssdm name="tmp200_cast"/></StgValue>
</operation>

<operation id="3411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:600  %tmp203_cast = zext i3 %tmp121 to i4

]]></Node>
<StgValue><ssdm name="tmp203_cast"/></StgValue>
</operation>

<operation id="3412" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:601  %tmp122 = add i4 %tmp200_cast, %tmp203_cast

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="3413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:609  %tmp208_cast = zext i3 %tmp126 to i4

]]></Node>
<StgValue><ssdm name="tmp208_cast"/></StgValue>
</operation>

<operation id="3414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:615  %tmp211_cast = zext i3 %tmp129 to i4

]]></Node>
<StgValue><ssdm name="tmp211_cast"/></StgValue>
</operation>

<operation id="3415" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:616  %tmp130 = add i4 %tmp208_cast, %tmp211_cast

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="3416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:617  %tmp207_cast = zext i4 %tmp130 to i5

]]></Node>
<StgValue><ssdm name="tmp207_cast"/></StgValue>
</operation>

<operation id="3417" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:623  %tmp215_cast = zext i3 %tmp133 to i4

]]></Node>
<StgValue><ssdm name="tmp215_cast"/></StgValue>
</operation>

<operation id="3418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:630  %tmp218_cast = zext i3 %tmp137 to i4

]]></Node>
<StgValue><ssdm name="tmp218_cast"/></StgValue>
</operation>

<operation id="3419" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:631  %tmp138 = add i4 %tmp215_cast, %tmp218_cast

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="3420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:632  %tmp214_cast = zext i4 %tmp138 to i5

]]></Node>
<StgValue><ssdm name="tmp214_cast"/></StgValue>
</operation>

<operation id="3421" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:633  %tmp139 = add i5 %tmp207_cast, %tmp214_cast

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="3422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:840  %tmp_178_2_27_i_i_cas = zext i1 %tmp_177_2_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_27_i_i_cas"/></StgValue>
</operation>

<operation id="3423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:854  %tmp_178_2_29_i_i_cas = zext i1 %tmp_177_2_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_2_29_i_i_cas"/></StgValue>
</operation>

<operation id="3424" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:863  %tmp173 = add i2 %tmp_178_2_27_i_i_cas, %tmp_178_2_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="3425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:878  %tmp293_cast = zext i3 %tmp181 to i4

]]></Node>
<StgValue><ssdm name="tmp293_cast"/></StgValue>
</operation>

<operation id="3426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:884  %tmp296_cast = zext i3 %tmp184 to i4

]]></Node>
<StgValue><ssdm name="tmp296_cast"/></StgValue>
</operation>

<operation id="3427" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:885  %tmp185 = add i4 %tmp293_cast, %tmp296_cast

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="3428" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:893  %tmp301_cast = zext i3 %tmp189 to i4

]]></Node>
<StgValue><ssdm name="tmp301_cast"/></StgValue>
</operation>

<operation id="3429" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:899  %tmp304_cast = zext i3 %tmp192 to i4

]]></Node>
<StgValue><ssdm name="tmp304_cast"/></StgValue>
</operation>

<operation id="3430" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:900  %tmp193 = add i4 %tmp301_cast, %tmp304_cast

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="3431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:901  %tmp300_cast = zext i4 %tmp193 to i5

]]></Node>
<StgValue><ssdm name="tmp300_cast"/></StgValue>
</operation>

<operation id="3432" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:907  %tmp308_cast = zext i3 %tmp196 to i4

]]></Node>
<StgValue><ssdm name="tmp308_cast"/></StgValue>
</operation>

<operation id="3433" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:914  %tmp311_cast = zext i3 %tmp200 to i4

]]></Node>
<StgValue><ssdm name="tmp311_cast"/></StgValue>
</operation>

<operation id="3434" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:915  %tmp201 = add i4 %tmp308_cast, %tmp311_cast

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="3435" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:916  %tmp307_cast = zext i4 %tmp201 to i5

]]></Node>
<StgValue><ssdm name="tmp307_cast"/></StgValue>
</operation>

<operation id="3436" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:917  %tmp202 = add i5 %tmp300_cast, %tmp307_cast

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="3437" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1124  %tmp_178_3_27_i_i_cas = zext i1 %tmp_177_3_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_27_i_i_cas"/></StgValue>
</operation>

<operation id="3438" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1138  %tmp_178_3_29_i_i_cas = zext i1 %tmp_177_3_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_3_29_i_i_cas"/></StgValue>
</operation>

<operation id="3439" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1147  %tmp236 = add i2 %tmp_178_3_27_i_i_cas, %tmp_178_3_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="3440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1162  %tmp386_cast = zext i3 %tmp244 to i4

]]></Node>
<StgValue><ssdm name="tmp386_cast"/></StgValue>
</operation>

<operation id="3441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1168  %tmp389_cast = zext i3 %tmp247 to i4

]]></Node>
<StgValue><ssdm name="tmp389_cast"/></StgValue>
</operation>

<operation id="3442" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1169  %tmp248 = add i4 %tmp386_cast, %tmp389_cast

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="3443" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1177  %tmp394_cast = zext i3 %tmp252 to i4

]]></Node>
<StgValue><ssdm name="tmp394_cast"/></StgValue>
</operation>

<operation id="3444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1183  %tmp397_cast = zext i3 %tmp255 to i4

]]></Node>
<StgValue><ssdm name="tmp397_cast"/></StgValue>
</operation>

<operation id="3445" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1184  %tmp256 = add i4 %tmp394_cast, %tmp397_cast

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="3446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1185  %tmp393_cast = zext i4 %tmp256 to i5

]]></Node>
<StgValue><ssdm name="tmp393_cast"/></StgValue>
</operation>

<operation id="3447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1191  %tmp401_cast = zext i3 %tmp259 to i4

]]></Node>
<StgValue><ssdm name="tmp401_cast"/></StgValue>
</operation>

<operation id="3448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1198  %tmp404_cast = zext i3 %tmp263 to i4

]]></Node>
<StgValue><ssdm name="tmp404_cast"/></StgValue>
</operation>

<operation id="3449" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1199  %tmp264 = add i4 %tmp401_cast, %tmp404_cast

]]></Node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="3450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1200  %tmp400_cast = zext i4 %tmp264 to i5

]]></Node>
<StgValue><ssdm name="tmp400_cast"/></StgValue>
</operation>

<operation id="3451" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1201  %tmp265 = add i5 %tmp393_cast, %tmp400_cast

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="3452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1408  %tmp_178_4_27_i_i_cas = zext i1 %tmp_177_4_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_27_i_i_cas"/></StgValue>
</operation>

<operation id="3453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1422  %tmp_178_4_29_i_i_cas = zext i1 %tmp_177_4_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_4_29_i_i_cas"/></StgValue>
</operation>

<operation id="3454" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1431  %tmp299 = add i2 %tmp_178_4_27_i_i_cas, %tmp_178_4_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="3455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1446  %tmp479_cast = zext i3 %tmp307 to i4

]]></Node>
<StgValue><ssdm name="tmp479_cast"/></StgValue>
</operation>

<operation id="3456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1452  %tmp482_cast = zext i3 %tmp310 to i4

]]></Node>
<StgValue><ssdm name="tmp482_cast"/></StgValue>
</operation>

<operation id="3457" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1453  %tmp311 = add i4 %tmp479_cast, %tmp482_cast

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="3458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1461  %tmp487_cast = zext i3 %tmp315 to i4

]]></Node>
<StgValue><ssdm name="tmp487_cast"/></StgValue>
</operation>

<operation id="3459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1467  %tmp490_cast = zext i3 %tmp318 to i4

]]></Node>
<StgValue><ssdm name="tmp490_cast"/></StgValue>
</operation>

<operation id="3460" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1468  %tmp319 = add i4 %tmp487_cast, %tmp490_cast

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="3461" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1469  %tmp486_cast = zext i4 %tmp319 to i5

]]></Node>
<StgValue><ssdm name="tmp486_cast"/></StgValue>
</operation>

<operation id="3462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1475  %tmp494_cast = zext i3 %tmp322 to i4

]]></Node>
<StgValue><ssdm name="tmp494_cast"/></StgValue>
</operation>

<operation id="3463" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1482  %tmp497_cast = zext i3 %tmp326 to i4

]]></Node>
<StgValue><ssdm name="tmp497_cast"/></StgValue>
</operation>

<operation id="3464" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1483  %tmp327 = add i4 %tmp494_cast, %tmp497_cast

]]></Node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="3465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1484  %tmp493_cast = zext i4 %tmp327 to i5

]]></Node>
<StgValue><ssdm name="tmp493_cast"/></StgValue>
</operation>

<operation id="3466" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1485  %tmp328 = add i5 %tmp486_cast, %tmp493_cast

]]></Node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="3467" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1692  %tmp_178_5_27_i_i_cas = zext i1 %tmp_177_5_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_27_i_i_cas"/></StgValue>
</operation>

<operation id="3468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1706  %tmp_178_5_29_i_i_cas = zext i1 %tmp_177_5_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_5_29_i_i_cas"/></StgValue>
</operation>

<operation id="3469" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1715  %tmp362 = add i2 %tmp_178_5_27_i_i_cas, %tmp_178_5_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="3470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1730  %tmp572_cast = zext i3 %tmp370 to i4

]]></Node>
<StgValue><ssdm name="tmp572_cast"/></StgValue>
</operation>

<operation id="3471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1736  %tmp575_cast = zext i3 %tmp373 to i4

]]></Node>
<StgValue><ssdm name="tmp575_cast"/></StgValue>
</operation>

<operation id="3472" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1737  %tmp374 = add i4 %tmp572_cast, %tmp575_cast

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="3473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1745  %tmp580_cast = zext i3 %tmp378 to i4

]]></Node>
<StgValue><ssdm name="tmp580_cast"/></StgValue>
</operation>

<operation id="3474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1751  %tmp583_cast = zext i3 %tmp381 to i4

]]></Node>
<StgValue><ssdm name="tmp583_cast"/></StgValue>
</operation>

<operation id="3475" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1752  %tmp382 = add i4 %tmp580_cast, %tmp583_cast

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="3476" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1753  %tmp579_cast = zext i4 %tmp382 to i5

]]></Node>
<StgValue><ssdm name="tmp579_cast"/></StgValue>
</operation>

<operation id="3477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1759  %tmp587_cast = zext i3 %tmp385 to i4

]]></Node>
<StgValue><ssdm name="tmp587_cast"/></StgValue>
</operation>

<operation id="3478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1766  %tmp590_cast = zext i3 %tmp389 to i4

]]></Node>
<StgValue><ssdm name="tmp590_cast"/></StgValue>
</operation>

<operation id="3479" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:1767  %tmp390 = add i4 %tmp587_cast, %tmp590_cast

]]></Node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="3480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1768  %tmp586_cast = zext i4 %tmp390 to i5

]]></Node>
<StgValue><ssdm name="tmp586_cast"/></StgValue>
</operation>

<operation id="3481" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:1769  %tmp391 = add i5 %tmp579_cast, %tmp586_cast

]]></Node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="3482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1976  %tmp_178_6_27_i_i_cas = zext i1 %tmp_177_6_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_27_i_i_cas"/></StgValue>
</operation>

<operation id="3483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1990  %tmp_178_6_29_i_i_cas = zext i1 %tmp_177_6_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_6_29_i_i_cas"/></StgValue>
</operation>

<operation id="3484" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:1999  %tmp425 = add i2 %tmp_178_6_27_i_i_cas, %tmp_178_6_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp425"/></StgValue>
</operation>

<operation id="3485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2014  %tmp665_cast = zext i3 %tmp433 to i4

]]></Node>
<StgValue><ssdm name="tmp665_cast"/></StgValue>
</operation>

<operation id="3486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2020  %tmp668_cast = zext i3 %tmp436 to i4

]]></Node>
<StgValue><ssdm name="tmp668_cast"/></StgValue>
</operation>

<operation id="3487" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2021  %tmp437 = add i4 %tmp665_cast, %tmp668_cast

]]></Node>
<StgValue><ssdm name="tmp437"/></StgValue>
</operation>

<operation id="3488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2029  %tmp673_cast = zext i3 %tmp441 to i4

]]></Node>
<StgValue><ssdm name="tmp673_cast"/></StgValue>
</operation>

<operation id="3489" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2035  %tmp676_cast = zext i3 %tmp444 to i4

]]></Node>
<StgValue><ssdm name="tmp676_cast"/></StgValue>
</operation>

<operation id="3490" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2036  %tmp445 = add i4 %tmp673_cast, %tmp676_cast

]]></Node>
<StgValue><ssdm name="tmp445"/></StgValue>
</operation>

<operation id="3491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2037  %tmp672_cast = zext i4 %tmp445 to i5

]]></Node>
<StgValue><ssdm name="tmp672_cast"/></StgValue>
</operation>

<operation id="3492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2043  %tmp680_cast = zext i3 %tmp448 to i4

]]></Node>
<StgValue><ssdm name="tmp680_cast"/></StgValue>
</operation>

<operation id="3493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2050  %tmp683_cast = zext i3 %tmp452 to i4

]]></Node>
<StgValue><ssdm name="tmp683_cast"/></StgValue>
</operation>

<operation id="3494" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2051  %tmp453 = add i4 %tmp680_cast, %tmp683_cast

]]></Node>
<StgValue><ssdm name="tmp453"/></StgValue>
</operation>

<operation id="3495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2052  %tmp679_cast = zext i4 %tmp453 to i5

]]></Node>
<StgValue><ssdm name="tmp679_cast"/></StgValue>
</operation>

<operation id="3496" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2053  %tmp454 = add i5 %tmp672_cast, %tmp679_cast

]]></Node>
<StgValue><ssdm name="tmp454"/></StgValue>
</operation>

<operation id="3497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2260  %tmp_178_7_27_i_i_cas = zext i1 %tmp_177_7_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_27_i_i_cas"/></StgValue>
</operation>

<operation id="3498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2274  %tmp_178_7_29_i_i_cas = zext i1 %tmp_177_7_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_7_29_i_i_cas"/></StgValue>
</operation>

<operation id="3499" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2283  %tmp488 = add i2 %tmp_178_7_27_i_i_cas, %tmp_178_7_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp488"/></StgValue>
</operation>

<operation id="3500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2298  %tmp758_cast = zext i3 %tmp496 to i4

]]></Node>
<StgValue><ssdm name="tmp758_cast"/></StgValue>
</operation>

<operation id="3501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2304  %tmp761_cast = zext i3 %tmp499 to i4

]]></Node>
<StgValue><ssdm name="tmp761_cast"/></StgValue>
</operation>

<operation id="3502" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2305  %tmp500 = add i4 %tmp758_cast, %tmp761_cast

]]></Node>
<StgValue><ssdm name="tmp500"/></StgValue>
</operation>

<operation id="3503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2313  %tmp766_cast = zext i3 %tmp504 to i4

]]></Node>
<StgValue><ssdm name="tmp766_cast"/></StgValue>
</operation>

<operation id="3504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2319  %tmp769_cast = zext i3 %tmp507 to i4

]]></Node>
<StgValue><ssdm name="tmp769_cast"/></StgValue>
</operation>

<operation id="3505" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2320  %tmp508 = add i4 %tmp766_cast, %tmp769_cast

]]></Node>
<StgValue><ssdm name="tmp508"/></StgValue>
</operation>

<operation id="3506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2321  %tmp765_cast = zext i4 %tmp508 to i5

]]></Node>
<StgValue><ssdm name="tmp765_cast"/></StgValue>
</operation>

<operation id="3507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2327  %tmp773_cast = zext i3 %tmp511 to i4

]]></Node>
<StgValue><ssdm name="tmp773_cast"/></StgValue>
</operation>

<operation id="3508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2334  %tmp776_cast = zext i3 %tmp515 to i4

]]></Node>
<StgValue><ssdm name="tmp776_cast"/></StgValue>
</operation>

<operation id="3509" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2335  %tmp516 = add i4 %tmp773_cast, %tmp776_cast

]]></Node>
<StgValue><ssdm name="tmp516"/></StgValue>
</operation>

<operation id="3510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2336  %tmp772_cast = zext i4 %tmp516 to i5

]]></Node>
<StgValue><ssdm name="tmp772_cast"/></StgValue>
</operation>

<operation id="3511" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2337  %tmp517 = add i5 %tmp765_cast, %tmp772_cast

]]></Node>
<StgValue><ssdm name="tmp517"/></StgValue>
</operation>

<operation id="3512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2544  %tmp_178_8_27_i_i_cas = zext i1 %tmp_177_8_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_27_i_i_cas"/></StgValue>
</operation>

<operation id="3513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2558  %tmp_178_8_29_i_i_cas = zext i1 %tmp_177_8_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_8_29_i_i_cas"/></StgValue>
</operation>

<operation id="3514" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2567  %tmp551 = add i2 %tmp_178_8_27_i_i_cas, %tmp_178_8_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp551"/></StgValue>
</operation>

<operation id="3515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2582  %tmp851_cast = zext i3 %tmp559 to i4

]]></Node>
<StgValue><ssdm name="tmp851_cast"/></StgValue>
</operation>

<operation id="3516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2588  %tmp854_cast = zext i3 %tmp562 to i4

]]></Node>
<StgValue><ssdm name="tmp854_cast"/></StgValue>
</operation>

<operation id="3517" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2589  %tmp563 = add i4 %tmp851_cast, %tmp854_cast

]]></Node>
<StgValue><ssdm name="tmp563"/></StgValue>
</operation>

<operation id="3518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2597  %tmp859_cast = zext i3 %tmp567 to i4

]]></Node>
<StgValue><ssdm name="tmp859_cast"/></StgValue>
</operation>

<operation id="3519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2603  %tmp862_cast = zext i3 %tmp570 to i4

]]></Node>
<StgValue><ssdm name="tmp862_cast"/></StgValue>
</operation>

<operation id="3520" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2604  %tmp571 = add i4 %tmp859_cast, %tmp862_cast

]]></Node>
<StgValue><ssdm name="tmp571"/></StgValue>
</operation>

<operation id="3521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2605  %tmp858_cast = zext i4 %tmp571 to i5

]]></Node>
<StgValue><ssdm name="tmp858_cast"/></StgValue>
</operation>

<operation id="3522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2611  %tmp866_cast = zext i3 %tmp574 to i4

]]></Node>
<StgValue><ssdm name="tmp866_cast"/></StgValue>
</operation>

<operation id="3523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2618  %tmp869_cast = zext i3 %tmp578 to i4

]]></Node>
<StgValue><ssdm name="tmp869_cast"/></StgValue>
</operation>

<operation id="3524" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2619  %tmp579 = add i4 %tmp866_cast, %tmp869_cast

]]></Node>
<StgValue><ssdm name="tmp579"/></StgValue>
</operation>

<operation id="3525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2620  %tmp865_cast = zext i4 %tmp579 to i5

]]></Node>
<StgValue><ssdm name="tmp865_cast"/></StgValue>
</operation>

<operation id="3526" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2621  %tmp580 = add i5 %tmp858_cast, %tmp865_cast

]]></Node>
<StgValue><ssdm name="tmp580"/></StgValue>
</operation>

<operation id="3527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2828  %tmp_178_9_27_i_i_cas = zext i1 %tmp_177_9_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_27_i_i_cas"/></StgValue>
</operation>

<operation id="3528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2842  %tmp_178_9_29_i_i_cas = zext i1 %tmp_177_9_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_9_29_i_i_cas"/></StgValue>
</operation>

<operation id="3529" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:2851  %tmp614 = add i2 %tmp_178_9_27_i_i_cas, %tmp_178_9_29_i_i_cas

]]></Node>
<StgValue><ssdm name="tmp614"/></StgValue>
</operation>

<operation id="3530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2866  %tmp944_cast = zext i3 %tmp622 to i4

]]></Node>
<StgValue><ssdm name="tmp944_cast"/></StgValue>
</operation>

<operation id="3531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2872  %tmp947_cast = zext i3 %tmp625 to i4

]]></Node>
<StgValue><ssdm name="tmp947_cast"/></StgValue>
</operation>

<operation id="3532" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2873  %tmp626 = add i4 %tmp944_cast, %tmp947_cast

]]></Node>
<StgValue><ssdm name="tmp626"/></StgValue>
</operation>

<operation id="3533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2881  %tmp952_cast = zext i3 %tmp630 to i4

]]></Node>
<StgValue><ssdm name="tmp952_cast"/></StgValue>
</operation>

<operation id="3534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2887  %tmp955_cast = zext i3 %tmp633 to i4

]]></Node>
<StgValue><ssdm name="tmp955_cast"/></StgValue>
</operation>

<operation id="3535" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2888  %tmp634 = add i4 %tmp952_cast, %tmp955_cast

]]></Node>
<StgValue><ssdm name="tmp634"/></StgValue>
</operation>

<operation id="3536" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2889  %tmp951_cast = zext i4 %tmp634 to i5

]]></Node>
<StgValue><ssdm name="tmp951_cast"/></StgValue>
</operation>

<operation id="3537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2895  %tmp959_cast = zext i3 %tmp637 to i4

]]></Node>
<StgValue><ssdm name="tmp959_cast"/></StgValue>
</operation>

<operation id="3538" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2902  %tmp962_cast = zext i3 %tmp641 to i4

]]></Node>
<StgValue><ssdm name="tmp962_cast"/></StgValue>
</operation>

<operation id="3539" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:2903  %tmp642 = add i4 %tmp959_cast, %tmp962_cast

]]></Node>
<StgValue><ssdm name="tmp642"/></StgValue>
</operation>

<operation id="3540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2904  %tmp958_cast = zext i4 %tmp642 to i5

]]></Node>
<StgValue><ssdm name="tmp958_cast"/></StgValue>
</operation>

<operation id="3541" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:2905  %tmp643 = add i5 %tmp951_cast, %tmp958_cast

]]></Node>
<StgValue><ssdm name="tmp643"/></StgValue>
</operation>

<operation id="3542" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3112  %tmp_178_10_27_i_i_ca = zext i1 %tmp_177_10_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_27_i_i_ca"/></StgValue>
</operation>

<operation id="3543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3126  %tmp_178_10_29_i_i_ca = zext i1 %tmp_177_10_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_10_29_i_i_ca"/></StgValue>
</operation>

<operation id="3544" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3135  %tmp677 = add i2 %tmp_178_10_27_i_i_ca, %tmp_178_10_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp677"/></StgValue>
</operation>

<operation id="3545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3150  %tmp1037_cast = zext i3 %tmp685 to i4

]]></Node>
<StgValue><ssdm name="tmp1037_cast"/></StgValue>
</operation>

<operation id="3546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3156  %tmp1040_cast = zext i3 %tmp688 to i4

]]></Node>
<StgValue><ssdm name="tmp1040_cast"/></StgValue>
</operation>

<operation id="3547" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3157  %tmp689 = add i4 %tmp1037_cast, %tmp1040_cast

]]></Node>
<StgValue><ssdm name="tmp689"/></StgValue>
</operation>

<operation id="3548" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3165  %tmp1045_cast = zext i3 %tmp693 to i4

]]></Node>
<StgValue><ssdm name="tmp1045_cast"/></StgValue>
</operation>

<operation id="3549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3171  %tmp1048_cast = zext i3 %tmp696 to i4

]]></Node>
<StgValue><ssdm name="tmp1048_cast"/></StgValue>
</operation>

<operation id="3550" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3172  %tmp697 = add i4 %tmp1045_cast, %tmp1048_cast

]]></Node>
<StgValue><ssdm name="tmp697"/></StgValue>
</operation>

<operation id="3551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3173  %tmp1044_cast = zext i4 %tmp697 to i5

]]></Node>
<StgValue><ssdm name="tmp1044_cast"/></StgValue>
</operation>

<operation id="3552" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3179  %tmp1052_cast = zext i3 %tmp700 to i4

]]></Node>
<StgValue><ssdm name="tmp1052_cast"/></StgValue>
</operation>

<operation id="3553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3186  %tmp1055_cast = zext i3 %tmp704 to i4

]]></Node>
<StgValue><ssdm name="tmp1055_cast"/></StgValue>
</operation>

<operation id="3554" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3187  %tmp705 = add i4 %tmp1052_cast, %tmp1055_cast

]]></Node>
<StgValue><ssdm name="tmp705"/></StgValue>
</operation>

<operation id="3555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3188  %tmp1051_cast = zext i4 %tmp705 to i5

]]></Node>
<StgValue><ssdm name="tmp1051_cast"/></StgValue>
</operation>

<operation id="3556" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3189  %tmp706 = add i5 %tmp1044_cast, %tmp1051_cast

]]></Node>
<StgValue><ssdm name="tmp706"/></StgValue>
</operation>

<operation id="3557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3396  %tmp_178_11_27_i_i_ca = zext i1 %tmp_177_11_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_27_i_i_ca"/></StgValue>
</operation>

<operation id="3558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3410  %tmp_178_11_29_i_i_ca = zext i1 %tmp_177_11_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_11_29_i_i_ca"/></StgValue>
</operation>

<operation id="3559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3419  %tmp740 = add i2 %tmp_178_11_27_i_i_ca, %tmp_178_11_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp740"/></StgValue>
</operation>

<operation id="3560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3434  %tmp1130_cast = zext i3 %tmp748 to i4

]]></Node>
<StgValue><ssdm name="tmp1130_cast"/></StgValue>
</operation>

<operation id="3561" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3440  %tmp1133_cast = zext i3 %tmp751 to i4

]]></Node>
<StgValue><ssdm name="tmp1133_cast"/></StgValue>
</operation>

<operation id="3562" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3441  %tmp752 = add i4 %tmp1130_cast, %tmp1133_cast

]]></Node>
<StgValue><ssdm name="tmp752"/></StgValue>
</operation>

<operation id="3563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3449  %tmp1138_cast = zext i3 %tmp756 to i4

]]></Node>
<StgValue><ssdm name="tmp1138_cast"/></StgValue>
</operation>

<operation id="3564" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3455  %tmp1141_cast = zext i3 %tmp759 to i4

]]></Node>
<StgValue><ssdm name="tmp1141_cast"/></StgValue>
</operation>

<operation id="3565" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3456  %tmp760 = add i4 %tmp1138_cast, %tmp1141_cast

]]></Node>
<StgValue><ssdm name="tmp760"/></StgValue>
</operation>

<operation id="3566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3457  %tmp1137_cast = zext i4 %tmp760 to i5

]]></Node>
<StgValue><ssdm name="tmp1137_cast"/></StgValue>
</operation>

<operation id="3567" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3463  %tmp1145_cast = zext i3 %tmp763 to i4

]]></Node>
<StgValue><ssdm name="tmp1145_cast"/></StgValue>
</operation>

<operation id="3568" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3470  %tmp1148_cast = zext i3 %tmp767 to i4

]]></Node>
<StgValue><ssdm name="tmp1148_cast"/></StgValue>
</operation>

<operation id="3569" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3471  %tmp768 = add i4 %tmp1145_cast, %tmp1148_cast

]]></Node>
<StgValue><ssdm name="tmp768"/></StgValue>
</operation>

<operation id="3570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3472  %tmp1144_cast = zext i4 %tmp768 to i5

]]></Node>
<StgValue><ssdm name="tmp1144_cast"/></StgValue>
</operation>

<operation id="3571" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3473  %tmp769 = add i5 %tmp1137_cast, %tmp1144_cast

]]></Node>
<StgValue><ssdm name="tmp769"/></StgValue>
</operation>

<operation id="3572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3680  %tmp_178_12_27_i_i_ca = zext i1 %tmp_177_12_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_27_i_i_ca"/></StgValue>
</operation>

<operation id="3573" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3694  %tmp_178_12_29_i_i_ca = zext i1 %tmp_177_12_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_12_29_i_i_ca"/></StgValue>
</operation>

<operation id="3574" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3703  %tmp803 = add i2 %tmp_178_12_27_i_i_ca, %tmp_178_12_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp803"/></StgValue>
</operation>

<operation id="3575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3718  %tmp1223_cast = zext i3 %tmp811 to i4

]]></Node>
<StgValue><ssdm name="tmp1223_cast"/></StgValue>
</operation>

<operation id="3576" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3724  %tmp1226_cast = zext i3 %tmp814 to i4

]]></Node>
<StgValue><ssdm name="tmp1226_cast"/></StgValue>
</operation>

<operation id="3577" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3725  %tmp815 = add i4 %tmp1223_cast, %tmp1226_cast

]]></Node>
<StgValue><ssdm name="tmp815"/></StgValue>
</operation>

<operation id="3578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3733  %tmp1231_cast = zext i3 %tmp819 to i4

]]></Node>
<StgValue><ssdm name="tmp1231_cast"/></StgValue>
</operation>

<operation id="3579" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4006" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3739  %tmp1234_cast = zext i3 %tmp822 to i4

]]></Node>
<StgValue><ssdm name="tmp1234_cast"/></StgValue>
</operation>

<operation id="3580" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4007" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3740  %tmp823 = add i4 %tmp1231_cast, %tmp1234_cast

]]></Node>
<StgValue><ssdm name="tmp823"/></StgValue>
</operation>

<operation id="3581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4008" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3741  %tmp1230_cast = zext i4 %tmp823 to i5

]]></Node>
<StgValue><ssdm name="tmp1230_cast"/></StgValue>
</operation>

<operation id="3582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4014" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3747  %tmp1238_cast = zext i3 %tmp826 to i4

]]></Node>
<StgValue><ssdm name="tmp1238_cast"/></StgValue>
</operation>

<operation id="3583" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4021" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3754  %tmp1241_cast = zext i3 %tmp830 to i4

]]></Node>
<StgValue><ssdm name="tmp1241_cast"/></StgValue>
</operation>

<operation id="3584" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4022" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:3755  %tmp831 = add i4 %tmp1238_cast, %tmp1241_cast

]]></Node>
<StgValue><ssdm name="tmp831"/></StgValue>
</operation>

<operation id="3585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4023" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3756  %tmp1237_cast = zext i4 %tmp831 to i5

]]></Node>
<StgValue><ssdm name="tmp1237_cast"/></StgValue>
</operation>

<operation id="3586" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4024" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:3757  %tmp832 = add i5 %tmp1230_cast, %tmp1237_cast

]]></Node>
<StgValue><ssdm name="tmp832"/></StgValue>
</operation>

<operation id="3587" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4231" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3964  %tmp_178_13_27_i_i_ca = zext i1 %tmp_177_13_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_27_i_i_ca"/></StgValue>
</operation>

<operation id="3588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4245" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3978  %tmp_178_13_29_i_i_ca = zext i1 %tmp_177_13_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_13_29_i_i_ca"/></StgValue>
</operation>

<operation id="3589" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4254" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:3987  %tmp866 = add i2 %tmp_178_13_27_i_i_ca, %tmp_178_13_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp866"/></StgValue>
</operation>

<operation id="3590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4269" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4002  %tmp1316_cast = zext i3 %tmp874 to i4

]]></Node>
<StgValue><ssdm name="tmp1316_cast"/></StgValue>
</operation>

<operation id="3591" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4275" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4008  %tmp1319_cast = zext i3 %tmp877 to i4

]]></Node>
<StgValue><ssdm name="tmp1319_cast"/></StgValue>
</operation>

<operation id="3592" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4276" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4009  %tmp878 = add i4 %tmp1316_cast, %tmp1319_cast

]]></Node>
<StgValue><ssdm name="tmp878"/></StgValue>
</operation>

<operation id="3593" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4284" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4017  %tmp1324_cast = zext i3 %tmp882 to i4

]]></Node>
<StgValue><ssdm name="tmp1324_cast"/></StgValue>
</operation>

<operation id="3594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4290" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4023  %tmp1327_cast = zext i3 %tmp885 to i4

]]></Node>
<StgValue><ssdm name="tmp1327_cast"/></StgValue>
</operation>

<operation id="3595" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4024  %tmp886 = add i4 %tmp1324_cast, %tmp1327_cast

]]></Node>
<StgValue><ssdm name="tmp886"/></StgValue>
</operation>

<operation id="3596" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4292" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4025  %tmp1323_cast = zext i4 %tmp886 to i5

]]></Node>
<StgValue><ssdm name="tmp1323_cast"/></StgValue>
</operation>

<operation id="3597" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4298" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4031  %tmp1331_cast = zext i3 %tmp889 to i4

]]></Node>
<StgValue><ssdm name="tmp1331_cast"/></StgValue>
</operation>

<operation id="3598" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4305" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4038  %tmp1334_cast = zext i3 %tmp893 to i4

]]></Node>
<StgValue><ssdm name="tmp1334_cast"/></StgValue>
</operation>

<operation id="3599" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4039  %tmp894 = add i4 %tmp1331_cast, %tmp1334_cast

]]></Node>
<StgValue><ssdm name="tmp894"/></StgValue>
</operation>

<operation id="3600" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4307" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4040  %tmp1330_cast = zext i4 %tmp894 to i5

]]></Node>
<StgValue><ssdm name="tmp1330_cast"/></StgValue>
</operation>

<operation id="3601" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4308" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4041  %tmp895 = add i5 %tmp1323_cast, %tmp1330_cast

]]></Node>
<StgValue><ssdm name="tmp895"/></StgValue>
</operation>

<operation id="3602" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4515" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4248  %tmp_178_14_27_i_i_ca = zext i1 %tmp_177_14_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_27_i_i_ca"/></StgValue>
</operation>

<operation id="3603" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4529" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4262  %tmp_178_14_29_i_i_ca = zext i1 %tmp_177_14_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_14_29_i_i_ca"/></StgValue>
</operation>

<operation id="3604" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4538" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4271  %tmp929 = add i2 %tmp_178_14_27_i_i_ca, %tmp_178_14_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp929"/></StgValue>
</operation>

<operation id="3605" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4553" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4286  %tmp1409_cast = zext i3 %tmp937 to i4

]]></Node>
<StgValue><ssdm name="tmp1409_cast"/></StgValue>
</operation>

<operation id="3606" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4559" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4292  %tmp1412_cast = zext i3 %tmp940 to i4

]]></Node>
<StgValue><ssdm name="tmp1412_cast"/></StgValue>
</operation>

<operation id="3607" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4560" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4293  %tmp941 = add i4 %tmp1409_cast, %tmp1412_cast

]]></Node>
<StgValue><ssdm name="tmp941"/></StgValue>
</operation>

<operation id="3608" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4568" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4301  %tmp1417_cast = zext i3 %tmp945 to i4

]]></Node>
<StgValue><ssdm name="tmp1417_cast"/></StgValue>
</operation>

<operation id="3609" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4574" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4307  %tmp1420_cast = zext i3 %tmp948 to i4

]]></Node>
<StgValue><ssdm name="tmp1420_cast"/></StgValue>
</operation>

<operation id="3610" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4575" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4308  %tmp949 = add i4 %tmp1417_cast, %tmp1420_cast

]]></Node>
<StgValue><ssdm name="tmp949"/></StgValue>
</operation>

<operation id="3611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4576" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4309  %tmp1416_cast = zext i4 %tmp949 to i5

]]></Node>
<StgValue><ssdm name="tmp1416_cast"/></StgValue>
</operation>

<operation id="3612" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4582" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4315  %tmp1424_cast = zext i3 %tmp952 to i4

]]></Node>
<StgValue><ssdm name="tmp1424_cast"/></StgValue>
</operation>

<operation id="3613" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4589" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4322  %tmp1427_cast = zext i3 %tmp956 to i4

]]></Node>
<StgValue><ssdm name="tmp1427_cast"/></StgValue>
</operation>

<operation id="3614" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4590" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4323  %tmp957 = add i4 %tmp1424_cast, %tmp1427_cast

]]></Node>
<StgValue><ssdm name="tmp957"/></StgValue>
</operation>

<operation id="3615" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4591" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4324  %tmp1423_cast = zext i4 %tmp957 to i5

]]></Node>
<StgValue><ssdm name="tmp1423_cast"/></StgValue>
</operation>

<operation id="3616" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4592" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4325  %tmp958 = add i5 %tmp1416_cast, %tmp1423_cast

]]></Node>
<StgValue><ssdm name="tmp958"/></StgValue>
</operation>

<operation id="3617" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4799" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4532  %tmp_178_15_27_i_i_ca = zext i1 %tmp_177_15_27_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_27_i_i_ca"/></StgValue>
</operation>

<operation id="3618" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4813" bw="2" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4546  %tmp_178_15_29_i_i_ca = zext i1 %tmp_177_15_29_i_i to i2

]]></Node>
<StgValue><ssdm name="tmp_178_15_29_i_i_ca"/></StgValue>
</operation>

<operation id="3619" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4822" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.critedge.0.i.i:4555  %tmp992 = add i2 %tmp_178_15_27_i_i_ca, %tmp_178_15_29_i_i_ca

]]></Node>
<StgValue><ssdm name="tmp992"/></StgValue>
</operation>

<operation id="3620" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4837" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4570  %tmp1502_cast = zext i3 %tmp1000 to i4

]]></Node>
<StgValue><ssdm name="tmp1502_cast"/></StgValue>
</operation>

<operation id="3621" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4843" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4576  %tmp1505_cast = zext i3 %tmp1003 to i4

]]></Node>
<StgValue><ssdm name="tmp1505_cast"/></StgValue>
</operation>

<operation id="3622" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4844" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4577  %tmp1004 = add i4 %tmp1502_cast, %tmp1505_cast

]]></Node>
<StgValue><ssdm name="tmp1004"/></StgValue>
</operation>

<operation id="3623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4852" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4585  %tmp1510_cast = zext i3 %tmp1008 to i4

]]></Node>
<StgValue><ssdm name="tmp1510_cast"/></StgValue>
</operation>

<operation id="3624" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4858" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4591  %tmp1513_cast = zext i3 %tmp1011 to i4

]]></Node>
<StgValue><ssdm name="tmp1513_cast"/></StgValue>
</operation>

<operation id="3625" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4859" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4592  %tmp1012 = add i4 %tmp1510_cast, %tmp1513_cast

]]></Node>
<StgValue><ssdm name="tmp1012"/></StgValue>
</operation>

<operation id="3626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4860" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4593  %tmp1509_cast = zext i4 %tmp1012 to i5

]]></Node>
<StgValue><ssdm name="tmp1509_cast"/></StgValue>
</operation>

<operation id="3627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4866" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4599  %tmp1517_cast = zext i3 %tmp1015 to i4

]]></Node>
<StgValue><ssdm name="tmp1517_cast"/></StgValue>
</operation>

<operation id="3628" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4873" bw="4" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4606  %tmp1520_cast = zext i3 %tmp1019 to i4

]]></Node>
<StgValue><ssdm name="tmp1520_cast"/></StgValue>
</operation>

<operation id="3629" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4874" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.critedge.0.i.i:4607  %tmp1020 = add i4 %tmp1517_cast, %tmp1520_cast

]]></Node>
<StgValue><ssdm name="tmp1020"/></StgValue>
</operation>

<operation id="3630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4875" bw="5" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4608  %tmp1516_cast = zext i4 %tmp1020 to i5

]]></Node>
<StgValue><ssdm name="tmp1516_cast"/></StgValue>
</operation>

<operation id="3631" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4876" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.critedge.0.i.i:4609  %tmp1021 = add i5 %tmp1509_cast, %tmp1516_cast

]]></Node>
<StgValue><ssdm name="tmp1021"/></StgValue>
</operation>

<operation id="3632" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4906" bw="64" op_0_bw="32">
<![CDATA[
.preheader11.0.i.i:1  %tmp_182_i_i = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="tmp_182_i_i"/></StgValue>
</operation>

<operation id="3633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4907" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:2  %threshs3_m_threshold_16 = getelementptr [8 x i16]* @threshs3_m_threshold_15, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_16"/></StgValue>
</operation>

<operation id="3634" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:3  %threshs3_m_threshold_17 = load i16* %threshs3_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_17"/></StgValue>
</operation>

<operation id="3635" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4910" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:5  %threshs3_m_threshold_18 = getelementptr [8 x i16]* @threshs3_m_threshold_14, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_18"/></StgValue>
</operation>

<operation id="3636" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:6  %threshs3_m_threshold_19 = load i16* %threshs3_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_19"/></StgValue>
</operation>

<operation id="3637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4913" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:8  %threshs3_m_threshold_20 = getelementptr [8 x i16]* @threshs3_m_threshold_7, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_20"/></StgValue>
</operation>

<operation id="3638" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:9  %threshs3_m_threshold_21 = load i16* %threshs3_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_21"/></StgValue>
</operation>

<operation id="3639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4916" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:11  %threshs3_m_threshold_22 = getelementptr [8 x i16]* @threshs3_m_threshold_6, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_22"/></StgValue>
</operation>

<operation id="3640" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:12  %threshs3_m_threshold_23 = load i16* %threshs3_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_23"/></StgValue>
</operation>

<operation id="3641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4919" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:14  %threshs3_m_threshold_24 = getelementptr [8 x i16]* @threshs3_m_threshold_5, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_24"/></StgValue>
</operation>

<operation id="3642" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:15  %threshs3_m_threshold_25 = load i16* %threshs3_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_25"/></StgValue>
</operation>

<operation id="3643" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4922" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:17  %threshs3_m_threshold_26 = getelementptr [8 x i16]* @threshs3_m_threshold_4, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_26"/></StgValue>
</operation>

<operation id="3644" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:18  %threshs3_m_threshold_27 = load i16* %threshs3_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_27"/></StgValue>
</operation>

<operation id="3645" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4925" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:20  %threshs3_m_threshold_28 = getelementptr [8 x i16]* @threshs3_m_threshold_3, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_28"/></StgValue>
</operation>

<operation id="3646" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:21  %threshs3_m_threshold_29 = load i16* %threshs3_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_29"/></StgValue>
</operation>

<operation id="3647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4928" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:23  %threshs3_m_threshold_30 = getelementptr [8 x i16]* @threshs3_m_threshold_2, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_30"/></StgValue>
</operation>

<operation id="3648" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:24  %threshs3_m_threshold_31 = load i16* %threshs3_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_31"/></StgValue>
</operation>

<operation id="3649" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4931" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:26  %threshs3_m_threshold_32 = getelementptr [8 x i16]* @threshs3_m_threshold_1, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_32"/></StgValue>
</operation>

<operation id="3650" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:27  %threshs3_m_threshold_33 = load i16* %threshs3_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_33"/></StgValue>
</operation>

<operation id="3651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4934" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:29  %threshs3_m_threshold_34 = getelementptr [8 x i16]* @threshs3_m_threshold, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_34"/></StgValue>
</operation>

<operation id="3652" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:30  %threshs3_m_threshold_35 = load i16* %threshs3_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_35"/></StgValue>
</operation>

<operation id="3653" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4937" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:32  %threshs3_m_threshold_36 = getelementptr [8 x i16]* @threshs3_m_threshold_13, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_36"/></StgValue>
</operation>

<operation id="3654" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:33  %threshs3_m_threshold_37 = load i16* %threshs3_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_37"/></StgValue>
</operation>

<operation id="3655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4940" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:35  %threshs3_m_threshold_38 = getelementptr [8 x i16]* @threshs3_m_threshold_12, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_38"/></StgValue>
</operation>

<operation id="3656" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:36  %threshs3_m_threshold_39 = load i16* %threshs3_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_39"/></StgValue>
</operation>

<operation id="3657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4943" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:38  %threshs3_m_threshold_40 = getelementptr [8 x i16]* @threshs3_m_threshold_11, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_40"/></StgValue>
</operation>

<operation id="3658" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:39  %threshs3_m_threshold_41 = load i16* %threshs3_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_41"/></StgValue>
</operation>

<operation id="3659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4946" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:41  %threshs3_m_threshold_42 = getelementptr [8 x i16]* @threshs3_m_threshold_10, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_42"/></StgValue>
</operation>

<operation id="3660" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:42  %threshs3_m_threshold_43 = load i16* %threshs3_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_43"/></StgValue>
</operation>

<operation id="3661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4949" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:44  %threshs3_m_threshold_44 = getelementptr [8 x i16]* @threshs3_m_threshold_9, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_44"/></StgValue>
</operation>

<operation id="3662" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:45  %threshs3_m_threshold_45 = load i16* %threshs3_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_45"/></StgValue>
</operation>

<operation id="3663" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4952" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11.0.i.i:47  %threshs3_m_threshold_46 = getelementptr [8 x i16]* @threshs3_m_threshold_8, i64 0, i64 %tmp_182_i_i

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_46"/></StgValue>
</operation>

<operation id="3664" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:48  %threshs3_m_threshold_47 = load i16* %threshs3_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="3665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:1  %accu_V_0_0_i_i_load = load i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_0_i_i_load"/></StgValue>
</operation>

<operation id="3666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:2  %accu_V_0_1_i_i_load = load i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_1_i_i_load"/></StgValue>
</operation>

<operation id="3667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:3  %accu_V_0_2_i_i_load = load i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_2_i_i_load"/></StgValue>
</operation>

<operation id="3668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:4  %accu_V_0_3_i_i_load = load i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_3_i_i_load"/></StgValue>
</operation>

<operation id="3669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:5  %accu_V_0_4_i_i_load = load i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_4_i_i_load"/></StgValue>
</operation>

<operation id="3670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:6  %accu_V_0_5_i_i_load = load i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_5_i_i_load"/></StgValue>
</operation>

<operation id="3671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:7  %accu_V_0_6_i_i_load = load i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_6_i_i_load"/></StgValue>
</operation>

<operation id="3672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:8  %accu_V_0_7_i_i_load = load i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_7_i_i_load"/></StgValue>
</operation>

<operation id="3673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:9  %accu_V_0_8_i_i_load = load i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_8_i_i_load"/></StgValue>
</operation>

<operation id="3674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:10  %accu_V_0_9_i_i_load = load i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_9_i_i_load"/></StgValue>
</operation>

<operation id="3675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:11  %accu_V_0_10_i_i_load = load i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_10_i_i_load"/></StgValue>
</operation>

<operation id="3676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:12  %accu_V_0_11_i_i_load = load i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_11_i_i_load"/></StgValue>
</operation>

<operation id="3677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:13  %accu_V_0_12_i_i_load = load i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_12_i_i_load"/></StgValue>
</operation>

<operation id="3678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:14  %accu_V_0_13_i_i_load = load i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_13_i_i_load"/></StgValue>
</operation>

<operation id="3679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:15  %accu_V_0_14_i_i_load = load i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_14_i_i_load"/></StgValue>
</operation>

<operation id="3680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_47_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16">
<![CDATA[
.critedge.0.i.i:16  %accu_V_0_15_i_i_load = load i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="accu_V_0_15_i_i_load"/></StgValue>
</operation>

<operation id="3681" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:20  %p_accu_V_0_15_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_15_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_15_i_i"/></StgValue>
</operation>

<operation id="3682" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:21  %p_accu_V_0_14_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_14_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_14_i_i"/></StgValue>
</operation>

<operation id="3683" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:22  %p_accu_V_0_13_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_13_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_13_i_i"/></StgValue>
</operation>

<operation id="3684" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:23  %p_accu_V_0_12_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_12_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_12_i_i"/></StgValue>
</operation>

<operation id="3685" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:24  %p_accu_V_0_11_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_11_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_11_i_i"/></StgValue>
</operation>

<operation id="3686" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:25  %p_accu_V_0_10_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_10_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_10_i_i"/></StgValue>
</operation>

<operation id="3687" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:26  %p_accu_V_0_9_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_9_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_9_i_i"/></StgValue>
</operation>

<operation id="3688" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:27  %p_accu_V_0_8_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_8_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_8_i_i"/></StgValue>
</operation>

<operation id="3689" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:28  %p_accu_V_0_7_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_7_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_7_i_i"/></StgValue>
</operation>

<operation id="3690" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:29  %p_accu_V_0_6_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_6_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_6_i_i"/></StgValue>
</operation>

<operation id="3691" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:30  %p_accu_V_0_5_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_5_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_5_i_i"/></StgValue>
</operation>

<operation id="3692" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:31  %p_accu_V_0_4_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_4_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_4_i_i"/></StgValue>
</operation>

<operation id="3693" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:32  %p_accu_V_0_3_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_3_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_3_i_i"/></StgValue>
</operation>

<operation id="3694" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:33  %p_accu_V_0_2_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_2_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_2_i_i"/></StgValue>
</operation>

<operation id="3695" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:34  %p_accu_V_0_1_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_1_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_1_i_i"/></StgValue>
</operation>

<operation id="3696" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.critedge.0.i.i:35  %p_accu_V_0_0_i_i = select i1 %tmp_47_i_i, i16 0, i16 %accu_V_0_0_i_i_load

]]></Node>
<StgValue><ssdm name="p_accu_V_0_0_i_i"/></StgValue>
</operation>

<operation id="3697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:39  %tmp_1807_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1807_i_i"/></StgValue>
</operation>

<operation id="3698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:46  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1807_i_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="3699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:47  %tmp_1808_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1808_i_i"/></StgValue>
</operation>

<operation id="3700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:54  %empty_349 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1808_i_i)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="3701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:55  %tmp_1809_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1809_i_i"/></StgValue>
</operation>

<operation id="3702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:62  %empty_350 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1809_i_i)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="3703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:63  %tmp_1810_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1810_i_i"/></StgValue>
</operation>

<operation id="3704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:70  %empty_351 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1810_i_i)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="3705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:71  %tmp_1811_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1811_i_i"/></StgValue>
</operation>

<operation id="3706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:78  %empty_352 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1811_i_i)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="3707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:79  %tmp_1812_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1812_i_i"/></StgValue>
</operation>

<operation id="3708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:86  %empty_353 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1812_i_i)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="3709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:87  %tmp_1813_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1813_i_i"/></StgValue>
</operation>

<operation id="3710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:94  %empty_354 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1813_i_i)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="3711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:95  %tmp_1814_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1814_i_i"/></StgValue>
</operation>

<operation id="3712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:102  %empty_355 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1814_i_i)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="3713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:103  %tmp_1815_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1815_i_i"/></StgValue>
</operation>

<operation id="3714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:110  %empty_356 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1815_i_i)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="3715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:111  %tmp_1816_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1816_i_i"/></StgValue>
</operation>

<operation id="3716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:118  %empty_357 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1816_i_i)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="3717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:119  %tmp_1817_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1817_i_i"/></StgValue>
</operation>

<operation id="3718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:126  %empty_360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1817_i_i)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="3719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:127  %tmp_1818_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1818_i_i"/></StgValue>
</operation>

<operation id="3720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:134  %empty_361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1818_i_i)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="3721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:135  %tmp_1819_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1819_i_i"/></StgValue>
</operation>

<operation id="3722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:142  %empty_362 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1819_i_i)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="3723" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:143  %tmp_1820_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1820_i_i"/></StgValue>
</operation>

<operation id="3724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:150  %empty_363 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1820_i_i)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="3725" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:151  %tmp_1821_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1821_i_i"/></StgValue>
</operation>

<operation id="3726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:158  %empty_364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1821_i_i)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="3727" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:159  %tmp_1822_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1822_i_i"/></StgValue>
</operation>

<operation id="3728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:166  %empty_365 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1822_i_i)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="3729" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:167  %tmp_1823_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1823_i_i"/></StgValue>
</operation>

<operation id="3730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:174  %empty_366 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1823_i_i)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="3731" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:175  %tmp_1824_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1824_i_i"/></StgValue>
</operation>

<operation id="3732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:182  %empty_367 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1824_i_i)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="3733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:183  %tmp_1825_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1825_i_i"/></StgValue>
</operation>

<operation id="3734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:190  %empty_368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1825_i_i)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="3735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:191  %tmp_1826_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1826_i_i"/></StgValue>
</operation>

<operation id="3736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:198  %empty_369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1826_i_i)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="3737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:199  %tmp_1827_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1827_i_i"/></StgValue>
</operation>

<operation id="3738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:206  %empty_370 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1827_i_i)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="3739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:207  %tmp_1828_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1828_i_i"/></StgValue>
</operation>

<operation id="3740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:214  %empty_371 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1828_i_i)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="3741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:215  %tmp_1829_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1829_i_i"/></StgValue>
</operation>

<operation id="3742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:222  %empty_372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1829_i_i)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="3743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:223  %tmp_1830_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1830_i_i"/></StgValue>
</operation>

<operation id="3744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:230  %empty_373 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1830_i_i)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="3745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:231  %tmp_1831_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1831_i_i"/></StgValue>
</operation>

<operation id="3746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:238  %empty_374 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1831_i_i)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="3747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:239  %tmp_1832_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1832_i_i"/></StgValue>
</operation>

<operation id="3748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:246  %empty_375 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1832_i_i)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="3749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:247  %tmp_1833_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1833_i_i"/></StgValue>
</operation>

<operation id="3750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:254  %empty_376 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1833_i_i)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="3751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:255  %tmp_1834_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1834_i_i"/></StgValue>
</operation>

<operation id="3752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:262  %empty_377 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1834_i_i)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="3753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:263  %tmp_1835_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1835_i_i"/></StgValue>
</operation>

<operation id="3754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:270  %empty_378 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1835_i_i)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="3755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:271  %tmp_1836_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1836_i_i"/></StgValue>
</operation>

<operation id="3756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:277  %tmp_178_0_28_i_i = zext i1 %tmp_177_0_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_0_28_i_i"/></StgValue>
</operation>

<operation id="3757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:278  %empty_379 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1836_i_i)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="3758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:279  %tmp_1837_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1837_i_i"/></StgValue>
</operation>

<operation id="3759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:286  %empty_380 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1837_i_i)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="3760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:287  %tmp_1838_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1838_i_i"/></StgValue>
</operation>

<operation id="3761" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:294  %tmp46 = add i16 %tmp_178_0_28_i_i, %p_accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="3762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:296  %tmp102_cast = zext i2 %tmp47 to i16

]]></Node>
<StgValue><ssdm name="tmp102_cast"/></StgValue>
</operation>

<operation id="3763" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:297  %tmp48 = add i16 %tmp46, %tmp102_cast

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="3764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:303  %tmp103_cast = zext i3 %tmp51 to i16

]]></Node>
<StgValue><ssdm name="tmp103_cast"/></StgValue>
</operation>

<operation id="3765" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:304  %tmp52 = add i16 %tmp48, %tmp103_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="3766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:318  %tmp106_cast = zext i4 %tmp59 to i16

]]></Node>
<StgValue><ssdm name="tmp106_cast"/></StgValue>
</operation>

<operation id="3767" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:319  %tmp60 = add i16 %tmp52, %tmp106_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="3768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:350  %tmp113_cast = zext i5 %tmp76 to i16

]]></Node>
<StgValue><ssdm name="tmp113_cast"/></StgValue>
</operation>

<operation id="3769" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:351  %accu_0_0_V = add i16 %tmp60, %tmp113_cast

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="3770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:352  %empty_381 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1838_i_i)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="3771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:355  %tmp_1839_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1839_i_i"/></StgValue>
</operation>

<operation id="3772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:361  %empty_382 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1839_i_i)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="3773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:362  %tmp_1840_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1840_i_i"/></StgValue>
</operation>

<operation id="3774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:368  %empty_383 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1840_i_i)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="3775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:369  %tmp_1841_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1841_i_i"/></StgValue>
</operation>

<operation id="3776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:375  %empty_384 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1841_i_i)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="3777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:376  %tmp_1842_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1842_i_i"/></StgValue>
</operation>

<operation id="3778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:382  %empty_385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1842_i_i)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="3779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:383  %tmp_1843_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1843_i_i"/></StgValue>
</operation>

<operation id="3780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:389  %empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1843_i_i)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="3781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:390  %tmp_1844_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1844_i_i"/></StgValue>
</operation>

<operation id="3782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:396  %empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1844_i_i)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="3783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:397  %tmp_1845_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1845_i_i"/></StgValue>
</operation>

<operation id="3784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:403  %empty_388 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1845_i_i)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="3785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:404  %tmp_1846_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1846_i_i"/></StgValue>
</operation>

<operation id="3786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:410  %empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1846_i_i)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="3787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:411  %tmp_1847_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1847_i_i"/></StgValue>
</operation>

<operation id="3788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:417  %empty_390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1847_i_i)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="3789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:418  %tmp_1848_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1848_i_i"/></StgValue>
</operation>

<operation id="3790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:424  %empty_391 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1848_i_i)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="3791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:425  %tmp_1849_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1849_i_i"/></StgValue>
</operation>

<operation id="3792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:431  %empty_394 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1849_i_i)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="3793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:432  %tmp_1850_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1850_i_i"/></StgValue>
</operation>

<operation id="3794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:438  %empty_395 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1850_i_i)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="3795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:439  %tmp_1851_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1851_i_i"/></StgValue>
</operation>

<operation id="3796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:445  %empty_396 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1851_i_i)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="3797" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:446  %tmp_1852_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1852_i_i"/></StgValue>
</operation>

<operation id="3798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:452  %empty_397 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1852_i_i)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="3799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:453  %tmp_1853_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1853_i_i"/></StgValue>
</operation>

<operation id="3800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:459  %empty_398 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1853_i_i)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="3801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:460  %tmp_1854_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1854_i_i"/></StgValue>
</operation>

<operation id="3802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:466  %empty_399 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1854_i_i)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="3803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:467  %tmp_1855_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1855_i_i"/></StgValue>
</operation>

<operation id="3804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:473  %empty_400 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1855_i_i)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="3805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:474  %tmp_1856_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1856_i_i"/></StgValue>
</operation>

<operation id="3806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:480  %empty_401 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1856_i_i)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="3807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:481  %tmp_1857_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1857_i_i"/></StgValue>
</operation>

<operation id="3808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:487  %empty_402 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1857_i_i)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="3809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:488  %tmp_1858_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1858_i_i"/></StgValue>
</operation>

<operation id="3810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:494  %empty_403 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1858_i_i)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="3811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:495  %tmp_1859_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1859_i_i"/></StgValue>
</operation>

<operation id="3812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:501  %empty_404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1859_i_i)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="3813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:502  %tmp_1860_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1860_i_i"/></StgValue>
</operation>

<operation id="3814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:508  %empty_405 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1860_i_i)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="3815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:509  %tmp_1861_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1861_i_i"/></StgValue>
</operation>

<operation id="3816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:515  %empty_406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1861_i_i)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="3817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:516  %tmp_1862_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1862_i_i"/></StgValue>
</operation>

<operation id="3818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:522  %empty_407 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1862_i_i)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="3819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:523  %tmp_1863_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1863_i_i"/></StgValue>
</operation>

<operation id="3820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:529  %empty_408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1863_i_i)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="3821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:530  %tmp_1864_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1864_i_i"/></StgValue>
</operation>

<operation id="3822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:536  %empty_409 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1864_i_i)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="3823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:537  %tmp_1865_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1865_i_i"/></StgValue>
</operation>

<operation id="3824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:543  %empty_410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1865_i_i)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="3825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:544  %tmp_1866_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1866_i_i"/></StgValue>
</operation>

<operation id="3826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:550  %empty_411 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1866_i_i)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="3827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:551  %tmp_1867_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1867_i_i"/></StgValue>
</operation>

<operation id="3828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:557  %empty_412 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1867_i_i)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="3829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:558  %tmp_1868_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1868_i_i"/></StgValue>
</operation>

<operation id="3830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:563  %tmp_178_1_28_i_i = zext i1 %tmp_177_1_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_1_28_i_i"/></StgValue>
</operation>

<operation id="3831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:564  %empty_413 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1868_i_i)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="3832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:565  %tmp_1869_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1869_i_i"/></StgValue>
</operation>

<operation id="3833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:571  %empty_414 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1869_i_i)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="3834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:572  %tmp_1870_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1870_i_i"/></StgValue>
</operation>

<operation id="3835" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:578  %tmp109 = add i16 %tmp_178_1_28_i_i, %p_accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="3836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:580  %tmp195_cast = zext i2 %tmp110 to i16

]]></Node>
<StgValue><ssdm name="tmp195_cast"/></StgValue>
</operation>

<operation id="3837" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:581  %tmp111 = add i16 %tmp109, %tmp195_cast

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="3838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:587  %tmp196_cast = zext i3 %tmp114 to i16

]]></Node>
<StgValue><ssdm name="tmp196_cast"/></StgValue>
</operation>

<operation id="3839" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:588  %tmp115 = add i16 %tmp111, %tmp196_cast

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="3840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:602  %tmp199_cast = zext i4 %tmp122 to i16

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="3841" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:603  %tmp123 = add i16 %tmp115, %tmp199_cast

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="3842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:634  %tmp206_cast = zext i5 %tmp139 to i16

]]></Node>
<StgValue><ssdm name="tmp206_cast"/></StgValue>
</operation>

<operation id="3843" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:635  %accu_0_1_V = add i16 %tmp123, %tmp206_cast

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="3844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:636  %empty_415 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1870_i_i)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="3845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:639  %tmp_1871_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1871_i_i"/></StgValue>
</operation>

<operation id="3846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:645  %empty_416 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1871_i_i)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="3847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:646  %tmp_1872_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1872_i_i"/></StgValue>
</operation>

<operation id="3848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:652  %empty_417 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1872_i_i)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="3849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:653  %tmp_1873_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1873_i_i"/></StgValue>
</operation>

<operation id="3850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:659  %empty_418 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1873_i_i)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="3851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:660  %tmp_1874_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1874_i_i"/></StgValue>
</operation>

<operation id="3852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:666  %empty_419 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1874_i_i)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="3853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:667  %tmp_1875_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1875_i_i"/></StgValue>
</operation>

<operation id="3854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:673  %empty_420 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1875_i_i)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="3855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:674  %tmp_1876_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1876_i_i"/></StgValue>
</operation>

<operation id="3856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:680  %empty_421 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1876_i_i)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="3857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:681  %tmp_1877_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1877_i_i"/></StgValue>
</operation>

<operation id="3858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:687  %empty_422 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1877_i_i)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="3859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:688  %tmp_1878_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1878_i_i"/></StgValue>
</operation>

<operation id="3860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:694  %empty_423 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1878_i_i)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="3861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:695  %tmp_1879_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1879_i_i"/></StgValue>
</operation>

<operation id="3862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:701  %empty_424 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1879_i_i)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="3863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:702  %tmp_1880_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1880_i_i"/></StgValue>
</operation>

<operation id="3864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:708  %empty_425 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1880_i_i)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="3865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:709  %tmp_1881_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1881_i_i"/></StgValue>
</operation>

<operation id="3866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:715  %empty_428 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1881_i_i)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="3867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:716  %tmp_1882_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1882_i_i"/></StgValue>
</operation>

<operation id="3868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:722  %empty_429 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1882_i_i)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="3869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:723  %tmp_1883_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1883_i_i"/></StgValue>
</operation>

<operation id="3870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:729  %empty_430 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1883_i_i)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="3871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:730  %tmp_1884_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1884_i_i"/></StgValue>
</operation>

<operation id="3872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:736  %empty_431 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1884_i_i)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="3873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:737  %tmp_1885_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1885_i_i"/></StgValue>
</operation>

<operation id="3874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:743  %empty_432 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1885_i_i)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="3875" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:744  %tmp_1886_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1886_i_i"/></StgValue>
</operation>

<operation id="3876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:750  %empty_433 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1886_i_i)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="3877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:751  %tmp_1887_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1887_i_i"/></StgValue>
</operation>

<operation id="3878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:757  %empty_434 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1887_i_i)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="3879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:758  %tmp_1888_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1888_i_i"/></StgValue>
</operation>

<operation id="3880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:764  %empty_435 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1888_i_i)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="3881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:765  %tmp_1889_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1889_i_i"/></StgValue>
</operation>

<operation id="3882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:771  %empty_436 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1889_i_i)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="3883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:772  %tmp_1890_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1890_i_i"/></StgValue>
</operation>

<operation id="3884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:778  %empty_437 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1890_i_i)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="3885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:779  %tmp_1891_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1891_i_i"/></StgValue>
</operation>

<operation id="3886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:785  %empty_438 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1891_i_i)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="3887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:786  %tmp_1892_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1892_i_i"/></StgValue>
</operation>

<operation id="3888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:792  %empty_439 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1892_i_i)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="3889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:793  %tmp_1893_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1893_i_i"/></StgValue>
</operation>

<operation id="3890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:799  %empty_440 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1893_i_i)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="3891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:800  %tmp_1894_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1894_i_i"/></StgValue>
</operation>

<operation id="3892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:806  %empty_441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1894_i_i)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="3893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:807  %tmp_1895_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1895_i_i"/></StgValue>
</operation>

<operation id="3894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:813  %empty_442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1895_i_i)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>

<operation id="3895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:814  %tmp_1896_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1896_i_i"/></StgValue>
</operation>

<operation id="3896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:820  %empty_443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1896_i_i)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="3897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:821  %tmp_1897_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1897_i_i"/></StgValue>
</operation>

<operation id="3898" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:827  %empty_444 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1897_i_i)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="3899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:828  %tmp_1898_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1898_i_i"/></StgValue>
</operation>

<operation id="3900" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:834  %empty_445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1898_i_i)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="3901" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:835  %tmp_1899_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1899_i_i"/></StgValue>
</operation>

<operation id="3902" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:841  %empty_446 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1899_i_i)

]]></Node>
<StgValue><ssdm name="empty_446"/></StgValue>
</operation>

<operation id="3903" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:842  %tmp_1900_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1900_i_i"/></StgValue>
</operation>

<operation id="3904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:847  %tmp_178_2_28_i_i = zext i1 %tmp_177_2_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_2_28_i_i"/></StgValue>
</operation>

<operation id="3905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:848  %empty_447 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1900_i_i)

]]></Node>
<StgValue><ssdm name="empty_447"/></StgValue>
</operation>

<operation id="3906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:849  %tmp_1901_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1901_i_i"/></StgValue>
</operation>

<operation id="3907" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:855  %empty_448 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1901_i_i)

]]></Node>
<StgValue><ssdm name="empty_448"/></StgValue>
</operation>

<operation id="3908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:856  %tmp_1902_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1902_i_i"/></StgValue>
</operation>

<operation id="3909" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:862  %tmp172 = add i16 %tmp_178_2_28_i_i, %p_accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="3910" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:864  %tmp288_cast = zext i2 %tmp173 to i16

]]></Node>
<StgValue><ssdm name="tmp288_cast"/></StgValue>
</operation>

<operation id="3911" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:865  %tmp174 = add i16 %tmp172, %tmp288_cast

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="3912" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:871  %tmp289_cast = zext i3 %tmp177 to i16

]]></Node>
<StgValue><ssdm name="tmp289_cast"/></StgValue>
</operation>

<operation id="3913" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:872  %tmp178 = add i16 %tmp174, %tmp289_cast

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="3914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:886  %tmp292_cast = zext i4 %tmp185 to i16

]]></Node>
<StgValue><ssdm name="tmp292_cast"/></StgValue>
</operation>

<operation id="3915" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:887  %tmp186 = add i16 %tmp178, %tmp292_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="3916" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:918  %tmp299_cast = zext i5 %tmp202 to i16

]]></Node>
<StgValue><ssdm name="tmp299_cast"/></StgValue>
</operation>

<operation id="3917" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:919  %accu_0_2_V = add i16 %tmp186, %tmp299_cast

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="3918" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:920  %empty_449 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1902_i_i)

]]></Node>
<StgValue><ssdm name="empty_449"/></StgValue>
</operation>

<operation id="3919" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:923  %tmp_1903_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1903_i_i"/></StgValue>
</operation>

<operation id="3920" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:929  %empty_450 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1903_i_i)

]]></Node>
<StgValue><ssdm name="empty_450"/></StgValue>
</operation>

<operation id="3921" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:930  %tmp_1904_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1904_i_i"/></StgValue>
</operation>

<operation id="3922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:936  %empty_451 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1904_i_i)

]]></Node>
<StgValue><ssdm name="empty_451"/></StgValue>
</operation>

<operation id="3923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:937  %tmp_1905_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1905_i_i"/></StgValue>
</operation>

<operation id="3924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:943  %empty_452 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1905_i_i)

]]></Node>
<StgValue><ssdm name="empty_452"/></StgValue>
</operation>

<operation id="3925" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:944  %tmp_1906_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1906_i_i"/></StgValue>
</operation>

<operation id="3926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:950  %empty_453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1906_i_i)

]]></Node>
<StgValue><ssdm name="empty_453"/></StgValue>
</operation>

<operation id="3927" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:951  %tmp_1907_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1907_i_i"/></StgValue>
</operation>

<operation id="3928" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:957  %empty_454 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1907_i_i)

]]></Node>
<StgValue><ssdm name="empty_454"/></StgValue>
</operation>

<operation id="3929" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:958  %tmp_1908_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1908_i_i"/></StgValue>
</operation>

<operation id="3930" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:964  %empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1908_i_i)

]]></Node>
<StgValue><ssdm name="empty_455"/></StgValue>
</operation>

<operation id="3931" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:965  %tmp_1909_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1909_i_i"/></StgValue>
</operation>

<operation id="3932" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:971  %empty_456 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1909_i_i)

]]></Node>
<StgValue><ssdm name="empty_456"/></StgValue>
</operation>

<operation id="3933" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:972  %tmp_1910_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1910_i_i"/></StgValue>
</operation>

<operation id="3934" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:978  %empty_457 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1910_i_i)

]]></Node>
<StgValue><ssdm name="empty_457"/></StgValue>
</operation>

<operation id="3935" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:979  %tmp_1911_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1911_i_i"/></StgValue>
</operation>

<operation id="3936" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:985  %empty_458 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1911_i_i)

]]></Node>
<StgValue><ssdm name="empty_458"/></StgValue>
</operation>

<operation id="3937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:986  %tmp_1912_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1912_i_i"/></StgValue>
</operation>

<operation id="3938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:992  %empty_459 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1912_i_i)

]]></Node>
<StgValue><ssdm name="empty_459"/></StgValue>
</operation>

<operation id="3939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:993  %tmp_1913_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1913_i_i"/></StgValue>
</operation>

<operation id="3940" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:999  %empty_462 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1913_i_i)

]]></Node>
<StgValue><ssdm name="empty_462"/></StgValue>
</operation>

<operation id="3941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1000  %tmp_1914_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1914_i_i"/></StgValue>
</operation>

<operation id="3942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1006  %empty_463 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1914_i_i)

]]></Node>
<StgValue><ssdm name="empty_463"/></StgValue>
</operation>

<operation id="3943" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1007  %tmp_1915_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1915_i_i"/></StgValue>
</operation>

<operation id="3944" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1013  %empty_464 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1915_i_i)

]]></Node>
<StgValue><ssdm name="empty_464"/></StgValue>
</operation>

<operation id="3945" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1014  %tmp_1916_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1916_i_i"/></StgValue>
</operation>

<operation id="3946" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1020  %empty_465 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1916_i_i)

]]></Node>
<StgValue><ssdm name="empty_465"/></StgValue>
</operation>

<operation id="3947" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1021  %tmp_1917_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1917_i_i"/></StgValue>
</operation>

<operation id="3948" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1027  %empty_466 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1917_i_i)

]]></Node>
<StgValue><ssdm name="empty_466"/></StgValue>
</operation>

<operation id="3949" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1028  %tmp_1918_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1918_i_i"/></StgValue>
</operation>

<operation id="3950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1034  %empty_467 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1918_i_i)

]]></Node>
<StgValue><ssdm name="empty_467"/></StgValue>
</operation>

<operation id="3951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1035  %tmp_1919_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1919_i_i"/></StgValue>
</operation>

<operation id="3952" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1041  %empty_468 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1919_i_i)

]]></Node>
<StgValue><ssdm name="empty_468"/></StgValue>
</operation>

<operation id="3953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1042  %tmp_1920_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1920_i_i"/></StgValue>
</operation>

<operation id="3954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1048  %empty_469 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1920_i_i)

]]></Node>
<StgValue><ssdm name="empty_469"/></StgValue>
</operation>

<operation id="3955" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1049  %tmp_1921_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1921_i_i"/></StgValue>
</operation>

<operation id="3956" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1055  %empty_470 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1921_i_i)

]]></Node>
<StgValue><ssdm name="empty_470"/></StgValue>
</operation>

<operation id="3957" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1056  %tmp_1922_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1922_i_i"/></StgValue>
</operation>

<operation id="3958" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1062  %empty_471 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1922_i_i)

]]></Node>
<StgValue><ssdm name="empty_471"/></StgValue>
</operation>

<operation id="3959" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1063  %tmp_1923_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1923_i_i"/></StgValue>
</operation>

<operation id="3960" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1069  %empty_472 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1923_i_i)

]]></Node>
<StgValue><ssdm name="empty_472"/></StgValue>
</operation>

<operation id="3961" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1070  %tmp_1924_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1924_i_i"/></StgValue>
</operation>

<operation id="3962" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1076  %empty_473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1924_i_i)

]]></Node>
<StgValue><ssdm name="empty_473"/></StgValue>
</operation>

<operation id="3963" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1077  %tmp_1925_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1925_i_i"/></StgValue>
</operation>

<operation id="3964" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1083  %empty_474 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1925_i_i)

]]></Node>
<StgValue><ssdm name="empty_474"/></StgValue>
</operation>

<operation id="3965" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1084  %tmp_1926_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1926_i_i"/></StgValue>
</operation>

<operation id="3966" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1090  %empty_475 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1926_i_i)

]]></Node>
<StgValue><ssdm name="empty_475"/></StgValue>
</operation>

<operation id="3967" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1091  %tmp_1927_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1927_i_i"/></StgValue>
</operation>

<operation id="3968" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1097  %empty_476 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1927_i_i)

]]></Node>
<StgValue><ssdm name="empty_476"/></StgValue>
</operation>

<operation id="3969" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1098  %tmp_1928_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1928_i_i"/></StgValue>
</operation>

<operation id="3970" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1104  %empty_477 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1928_i_i)

]]></Node>
<StgValue><ssdm name="empty_477"/></StgValue>
</operation>

<operation id="3971" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1105  %tmp_1929_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1929_i_i"/></StgValue>
</operation>

<operation id="3972" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1111  %empty_478 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1929_i_i)

]]></Node>
<StgValue><ssdm name="empty_478"/></StgValue>
</operation>

<operation id="3973" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1112  %tmp_1930_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1930_i_i"/></StgValue>
</operation>

<operation id="3974" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1118  %empty_479 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1930_i_i)

]]></Node>
<StgValue><ssdm name="empty_479"/></StgValue>
</operation>

<operation id="3975" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1119  %tmp_1931_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1931_i_i"/></StgValue>
</operation>

<operation id="3976" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1125  %empty_480 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1931_i_i)

]]></Node>
<StgValue><ssdm name="empty_480"/></StgValue>
</operation>

<operation id="3977" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1126  %tmp_1932_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1932_i_i"/></StgValue>
</operation>

<operation id="3978" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1131  %tmp_178_3_28_i_i = zext i1 %tmp_177_3_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_3_28_i_i"/></StgValue>
</operation>

<operation id="3979" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1132  %empty_481 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1932_i_i)

]]></Node>
<StgValue><ssdm name="empty_481"/></StgValue>
</operation>

<operation id="3980" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1133  %tmp_1933_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1933_i_i"/></StgValue>
</operation>

<operation id="3981" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1139  %empty_482 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1933_i_i)

]]></Node>
<StgValue><ssdm name="empty_482"/></StgValue>
</operation>

<operation id="3982" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1140  %tmp_1934_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1934_i_i"/></StgValue>
</operation>

<operation id="3983" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1146  %tmp235 = add i16 %tmp_178_3_28_i_i, %p_accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="3984" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1148  %tmp381_cast = zext i2 %tmp236 to i16

]]></Node>
<StgValue><ssdm name="tmp381_cast"/></StgValue>
</operation>

<operation id="3985" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1149  %tmp237 = add i16 %tmp235, %tmp381_cast

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="3986" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1155  %tmp382_cast = zext i3 %tmp240 to i16

]]></Node>
<StgValue><ssdm name="tmp382_cast"/></StgValue>
</operation>

<operation id="3987" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1156  %tmp241 = add i16 %tmp237, %tmp382_cast

]]></Node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="3988" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1170  %tmp385_cast = zext i4 %tmp248 to i16

]]></Node>
<StgValue><ssdm name="tmp385_cast"/></StgValue>
</operation>

<operation id="3989" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1171  %tmp249 = add i16 %tmp241, %tmp385_cast

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="3990" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1202  %tmp392_cast = zext i5 %tmp265 to i16

]]></Node>
<StgValue><ssdm name="tmp392_cast"/></StgValue>
</operation>

<operation id="3991" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1203  %accu_0_3_V = add i16 %tmp249, %tmp392_cast

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="3992" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1204  %empty_483 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1934_i_i)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="3993" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1207  %tmp_1935_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1935_i_i"/></StgValue>
</operation>

<operation id="3994" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1213  %empty_484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1935_i_i)

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="3995" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1214  %tmp_1936_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1936_i_i"/></StgValue>
</operation>

<operation id="3996" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1220  %empty_485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1936_i_i)

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="3997" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1221  %tmp_1937_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1937_i_i"/></StgValue>
</operation>

<operation id="3998" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1227  %empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1937_i_i)

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="3999" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1228  %tmp_1938_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1938_i_i"/></StgValue>
</operation>

<operation id="4000" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1234  %empty_487 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1938_i_i)

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="4001" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1235  %tmp_1939_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1939_i_i"/></StgValue>
</operation>

<operation id="4002" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1241  %empty_488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1939_i_i)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="4003" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1242  %tmp_1940_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1940_i_i"/></StgValue>
</operation>

<operation id="4004" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1248  %empty_489 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1940_i_i)

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="4005" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1249  %tmp_1941_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1941_i_i"/></StgValue>
</operation>

<operation id="4006" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1255  %empty_490 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1941_i_i)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="4007" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1256  %tmp_1942_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1942_i_i"/></StgValue>
</operation>

<operation id="4008" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1262  %empty_491 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1942_i_i)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="4009" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1263  %tmp_1943_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1943_i_i"/></StgValue>
</operation>

<operation id="4010" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1269  %empty_492 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1943_i_i)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="4011" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1270  %tmp_1944_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1944_i_i"/></StgValue>
</operation>

<operation id="4012" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1276  %empty_493 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1944_i_i)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="4013" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1277  %tmp_1945_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1945_i_i"/></StgValue>
</operation>

<operation id="4014" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1283  %empty_496 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1945_i_i)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="4015" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1284  %tmp_1946_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1946_i_i"/></StgValue>
</operation>

<operation id="4016" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1290  %empty_497 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1946_i_i)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="4017" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1291  %tmp_1947_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1947_i_i"/></StgValue>
</operation>

<operation id="4018" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1297  %empty_498 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1947_i_i)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="4019" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1298  %tmp_1948_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1948_i_i"/></StgValue>
</operation>

<operation id="4020" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1304  %empty_499 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1948_i_i)

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="4021" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1305  %tmp_1949_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1949_i_i"/></StgValue>
</operation>

<operation id="4022" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1311  %empty_500 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1949_i_i)

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="4023" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1312  %tmp_1950_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1950_i_i"/></StgValue>
</operation>

<operation id="4024" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1318  %empty_501 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1950_i_i)

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="4025" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1319  %tmp_1951_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1951_i_i"/></StgValue>
</operation>

<operation id="4026" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1325  %empty_502 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1951_i_i)

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="4027" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1326  %tmp_1952_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1952_i_i"/></StgValue>
</operation>

<operation id="4028" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1332  %empty_503 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1952_i_i)

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="4029" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1333  %tmp_1953_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1953_i_i"/></StgValue>
</operation>

<operation id="4030" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1339  %empty_504 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1953_i_i)

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="4031" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1340  %tmp_1954_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1954_i_i"/></StgValue>
</operation>

<operation id="4032" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1346  %empty_505 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1954_i_i)

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="4033" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1347  %tmp_1955_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1955_i_i"/></StgValue>
</operation>

<operation id="4034" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1353  %empty_506 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1955_i_i)

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="4035" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1354  %tmp_1956_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1956_i_i"/></StgValue>
</operation>

<operation id="4036" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1360  %empty_507 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1956_i_i)

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="4037" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1361  %tmp_1957_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1957_i_i"/></StgValue>
</operation>

<operation id="4038" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1367  %empty_508 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1957_i_i)

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="4039" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1368  %tmp_1958_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1958_i_i"/></StgValue>
</operation>

<operation id="4040" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1374  %empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1958_i_i)

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="4041" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1375  %tmp_1959_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1959_i_i"/></StgValue>
</operation>

<operation id="4042" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1381  %empty_510 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1959_i_i)

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="4043" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1382  %tmp_1960_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1960_i_i"/></StgValue>
</operation>

<operation id="4044" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1388  %empty_511 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1960_i_i)

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="4045" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1389  %tmp_1961_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1961_i_i"/></StgValue>
</operation>

<operation id="4046" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1395  %empty_512 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1961_i_i)

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="4047" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1396  %tmp_1962_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1962_i_i"/></StgValue>
</operation>

<operation id="4048" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1402  %empty_513 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1962_i_i)

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="4049" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1403  %tmp_1963_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1963_i_i"/></StgValue>
</operation>

<operation id="4050" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1409  %empty_514 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1963_i_i)

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="4051" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1410  %tmp_1964_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1964_i_i"/></StgValue>
</operation>

<operation id="4052" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1415  %tmp_178_4_28_i_i = zext i1 %tmp_177_4_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_4_28_i_i"/></StgValue>
</operation>

<operation id="4053" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1416  %empty_515 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1964_i_i)

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="4054" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1417  %tmp_1965_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1965_i_i"/></StgValue>
</operation>

<operation id="4055" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1423  %empty_516 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1965_i_i)

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="4056" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1424  %tmp_1966_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1966_i_i"/></StgValue>
</operation>

<operation id="4057" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1430  %tmp298 = add i16 %tmp_178_4_28_i_i, %p_accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="4058" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1432  %tmp474_cast = zext i2 %tmp299 to i16

]]></Node>
<StgValue><ssdm name="tmp474_cast"/></StgValue>
</operation>

<operation id="4059" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1433  %tmp300 = add i16 %tmp298, %tmp474_cast

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="4060" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1439  %tmp475_cast = zext i3 %tmp303 to i16

]]></Node>
<StgValue><ssdm name="tmp475_cast"/></StgValue>
</operation>

<operation id="4061" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1440  %tmp304 = add i16 %tmp300, %tmp475_cast

]]></Node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="4062" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1454  %tmp478_cast = zext i4 %tmp311 to i16

]]></Node>
<StgValue><ssdm name="tmp478_cast"/></StgValue>
</operation>

<operation id="4063" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1455  %tmp312 = add i16 %tmp304, %tmp478_cast

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="4064" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1486  %tmp485_cast = zext i5 %tmp328 to i16

]]></Node>
<StgValue><ssdm name="tmp485_cast"/></StgValue>
</operation>

<operation id="4065" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1487  %accu_0_4_V = add i16 %tmp312, %tmp485_cast

]]></Node>
<StgValue><ssdm name="accu_0_4_V"/></StgValue>
</operation>

<operation id="4066" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1488  %empty_517 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1966_i_i)

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="4067" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1491  %tmp_1967_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1967_i_i"/></StgValue>
</operation>

<operation id="4068" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1497  %empty_518 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1967_i_i)

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="4069" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1498  %tmp_1968_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1968_i_i"/></StgValue>
</operation>

<operation id="4070" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1504  %empty_519 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1968_i_i)

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="4071" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1505  %tmp_1969_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1969_i_i"/></StgValue>
</operation>

<operation id="4072" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1511  %empty_520 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1969_i_i)

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="4073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1512  %tmp_1970_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1970_i_i"/></StgValue>
</operation>

<operation id="4074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1518  %empty_521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1970_i_i)

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="4075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1519  %tmp_1971_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1971_i_i"/></StgValue>
</operation>

<operation id="4076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1525  %empty_522 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1971_i_i)

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="4077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1526  %tmp_1972_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1972_i_i"/></StgValue>
</operation>

<operation id="4078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1532  %empty_523 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1972_i_i)

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="4079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1533  %tmp_1973_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1973_i_i"/></StgValue>
</operation>

<operation id="4080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1539  %empty_524 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1973_i_i)

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="4081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1540  %tmp_1974_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1974_i_i"/></StgValue>
</operation>

<operation id="4082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1546  %empty_525 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1974_i_i)

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="4083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1547  %tmp_1975_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1975_i_i"/></StgValue>
</operation>

<operation id="4084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1553  %empty_526 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1975_i_i)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="4085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1554  %tmp_1976_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1976_i_i"/></StgValue>
</operation>

<operation id="4086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1560  %empty_527 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1976_i_i)

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="4087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1561  %tmp_1977_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1977_i_i"/></StgValue>
</operation>

<operation id="4088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1567  %empty_530 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1977_i_i)

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="4089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1568  %tmp_1978_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1978_i_i"/></StgValue>
</operation>

<operation id="4090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1574  %empty_531 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1978_i_i)

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="4091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1575  %tmp_1979_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1979_i_i"/></StgValue>
</operation>

<operation id="4092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1581  %empty_532 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1979_i_i)

]]></Node>
<StgValue><ssdm name="empty_532"/></StgValue>
</operation>

<operation id="4093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1582  %tmp_1980_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1980_i_i"/></StgValue>
</operation>

<operation id="4094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1588  %empty_533 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1980_i_i)

]]></Node>
<StgValue><ssdm name="empty_533"/></StgValue>
</operation>

<operation id="4095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1589  %tmp_1981_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1981_i_i"/></StgValue>
</operation>

<operation id="4096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1595  %empty_534 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1981_i_i)

]]></Node>
<StgValue><ssdm name="empty_534"/></StgValue>
</operation>

<operation id="4097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1596  %tmp_1982_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1982_i_i"/></StgValue>
</operation>

<operation id="4098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1602  %empty_535 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1982_i_i)

]]></Node>
<StgValue><ssdm name="empty_535"/></StgValue>
</operation>

<operation id="4099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1603  %tmp_1983_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1983_i_i"/></StgValue>
</operation>

<operation id="4100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1609  %empty_536 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1983_i_i)

]]></Node>
<StgValue><ssdm name="empty_536"/></StgValue>
</operation>

<operation id="4101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1610  %tmp_1984_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1984_i_i"/></StgValue>
</operation>

<operation id="4102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1616  %empty_537 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1984_i_i)

]]></Node>
<StgValue><ssdm name="empty_537"/></StgValue>
</operation>

<operation id="4103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1617  %tmp_1985_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1985_i_i"/></StgValue>
</operation>

<operation id="4104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1623  %empty_538 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1985_i_i)

]]></Node>
<StgValue><ssdm name="empty_538"/></StgValue>
</operation>

<operation id="4105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1624  %tmp_1986_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1986_i_i"/></StgValue>
</operation>

<operation id="4106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1630  %empty_539 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1986_i_i)

]]></Node>
<StgValue><ssdm name="empty_539"/></StgValue>
</operation>

<operation id="4107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1631  %tmp_1987_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1987_i_i"/></StgValue>
</operation>

<operation id="4108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1637  %empty_540 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1987_i_i)

]]></Node>
<StgValue><ssdm name="empty_540"/></StgValue>
</operation>

<operation id="4109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1638  %tmp_1988_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1988_i_i"/></StgValue>
</operation>

<operation id="4110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1644  %empty_541 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1988_i_i)

]]></Node>
<StgValue><ssdm name="empty_541"/></StgValue>
</operation>

<operation id="4111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1645  %tmp_1989_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1989_i_i"/></StgValue>
</operation>

<operation id="4112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1651  %empty_542 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1989_i_i)

]]></Node>
<StgValue><ssdm name="empty_542"/></StgValue>
</operation>

<operation id="4113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1652  %tmp_1990_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1990_i_i"/></StgValue>
</operation>

<operation id="4114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1658  %empty_543 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1990_i_i)

]]></Node>
<StgValue><ssdm name="empty_543"/></StgValue>
</operation>

<operation id="4115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1659  %tmp_1991_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1991_i_i"/></StgValue>
</operation>

<operation id="4116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1665  %empty_544 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1991_i_i)

]]></Node>
<StgValue><ssdm name="empty_544"/></StgValue>
</operation>

<operation id="4117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1666  %tmp_1992_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1992_i_i"/></StgValue>
</operation>

<operation id="4118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1672  %empty_545 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1992_i_i)

]]></Node>
<StgValue><ssdm name="empty_545"/></StgValue>
</operation>

<operation id="4119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1673  %tmp_1993_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1993_i_i"/></StgValue>
</operation>

<operation id="4120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1679  %empty_546 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1993_i_i)

]]></Node>
<StgValue><ssdm name="empty_546"/></StgValue>
</operation>

<operation id="4121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1680  %tmp_1994_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1994_i_i"/></StgValue>
</operation>

<operation id="4122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1686  %empty_547 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1994_i_i)

]]></Node>
<StgValue><ssdm name="empty_547"/></StgValue>
</operation>

<operation id="4123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1687  %tmp_1995_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1995_i_i"/></StgValue>
</operation>

<operation id="4124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1693  %empty_548 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1995_i_i)

]]></Node>
<StgValue><ssdm name="empty_548"/></StgValue>
</operation>

<operation id="4125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1694  %tmp_1996_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1996_i_i"/></StgValue>
</operation>

<operation id="4126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1699  %tmp_178_5_28_i_i = zext i1 %tmp_177_5_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_5_28_i_i"/></StgValue>
</operation>

<operation id="4127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1700  %empty_549 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1996_i_i)

]]></Node>
<StgValue><ssdm name="empty_549"/></StgValue>
</operation>

<operation id="4128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1701  %tmp_1997_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1997_i_i"/></StgValue>
</operation>

<operation id="4129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1707  %empty_550 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1997_i_i)

]]></Node>
<StgValue><ssdm name="empty_550"/></StgValue>
</operation>

<operation id="4130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1708  %tmp_1998_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1998_i_i"/></StgValue>
</operation>

<operation id="4131" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1714  %tmp361 = add i16 %tmp_178_5_28_i_i, %p_accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="4132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:1716  %tmp567_cast = zext i2 %tmp362 to i16

]]></Node>
<StgValue><ssdm name="tmp567_cast"/></StgValue>
</operation>

<operation id="4133" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1717  %tmp363 = add i16 %tmp361, %tmp567_cast

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="4134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:1723  %tmp568_cast = zext i3 %tmp366 to i16

]]></Node>
<StgValue><ssdm name="tmp568_cast"/></StgValue>
</operation>

<operation id="4135" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1724  %tmp367 = add i16 %tmp363, %tmp568_cast

]]></Node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="4136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:1738  %tmp571_cast = zext i4 %tmp374 to i16

]]></Node>
<StgValue><ssdm name="tmp571_cast"/></StgValue>
</operation>

<operation id="4137" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1739  %tmp375 = add i16 %tmp367, %tmp571_cast

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="4138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:1770  %tmp578_cast = zext i5 %tmp391 to i16

]]></Node>
<StgValue><ssdm name="tmp578_cast"/></StgValue>
</operation>

<operation id="4139" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1771  %accu_0_5_V = add i16 %tmp375, %tmp578_cast

]]></Node>
<StgValue><ssdm name="accu_0_5_V"/></StgValue>
</operation>

<operation id="4140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1772  %empty_551 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1998_i_i)

]]></Node>
<StgValue><ssdm name="empty_551"/></StgValue>
</operation>

<operation id="4141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1775  %tmp_1999_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_1999_i_i"/></StgValue>
</operation>

<operation id="4142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1781  %empty_552 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_1999_i_i)

]]></Node>
<StgValue><ssdm name="empty_552"/></StgValue>
</operation>

<operation id="4143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1782  %tmp_2000_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2000_i_i"/></StgValue>
</operation>

<operation id="4144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1788  %empty_553 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2000_i_i)

]]></Node>
<StgValue><ssdm name="empty_553"/></StgValue>
</operation>

<operation id="4145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1789  %tmp_2001_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2001_i_i"/></StgValue>
</operation>

<operation id="4146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1795  %empty_554 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2001_i_i)

]]></Node>
<StgValue><ssdm name="empty_554"/></StgValue>
</operation>

<operation id="4147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1796  %tmp_2002_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2002_i_i"/></StgValue>
</operation>

<operation id="4148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1802  %empty_555 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2002_i_i)

]]></Node>
<StgValue><ssdm name="empty_555"/></StgValue>
</operation>

<operation id="4149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1803  %tmp_2003_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2003_i_i"/></StgValue>
</operation>

<operation id="4150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1809  %empty_556 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2003_i_i)

]]></Node>
<StgValue><ssdm name="empty_556"/></StgValue>
</operation>

<operation id="4151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1810  %tmp_2004_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2004_i_i"/></StgValue>
</operation>

<operation id="4152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1816  %empty_557 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2004_i_i)

]]></Node>
<StgValue><ssdm name="empty_557"/></StgValue>
</operation>

<operation id="4153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1817  %tmp_2005_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2005_i_i"/></StgValue>
</operation>

<operation id="4154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1823  %empty_558 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2005_i_i)

]]></Node>
<StgValue><ssdm name="empty_558"/></StgValue>
</operation>

<operation id="4155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1824  %tmp_2006_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2006_i_i"/></StgValue>
</operation>

<operation id="4156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1830  %empty_559 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2006_i_i)

]]></Node>
<StgValue><ssdm name="empty_559"/></StgValue>
</operation>

<operation id="4157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1831  %tmp_2007_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2007_i_i"/></StgValue>
</operation>

<operation id="4158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1837  %empty_560 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2007_i_i)

]]></Node>
<StgValue><ssdm name="empty_560"/></StgValue>
</operation>

<operation id="4159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1838  %tmp_2008_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2008_i_i"/></StgValue>
</operation>

<operation id="4160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1844  %empty_561 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2008_i_i)

]]></Node>
<StgValue><ssdm name="empty_561"/></StgValue>
</operation>

<operation id="4161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1845  %tmp_2009_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2009_i_i"/></StgValue>
</operation>

<operation id="4162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1851  %empty_564 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2009_i_i)

]]></Node>
<StgValue><ssdm name="empty_564"/></StgValue>
</operation>

<operation id="4163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1852  %tmp_2010_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2010_i_i"/></StgValue>
</operation>

<operation id="4164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1858  %empty_565 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2010_i_i)

]]></Node>
<StgValue><ssdm name="empty_565"/></StgValue>
</operation>

<operation id="4165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1859  %tmp_2011_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2011_i_i"/></StgValue>
</operation>

<operation id="4166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1865  %empty_566 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2011_i_i)

]]></Node>
<StgValue><ssdm name="empty_566"/></StgValue>
</operation>

<operation id="4167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1866  %tmp_2012_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2012_i_i"/></StgValue>
</operation>

<operation id="4168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1872  %empty_567 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2012_i_i)

]]></Node>
<StgValue><ssdm name="empty_567"/></StgValue>
</operation>

<operation id="4169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1873  %tmp_2013_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2013_i_i"/></StgValue>
</operation>

<operation id="4170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1879  %empty_568 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2013_i_i)

]]></Node>
<StgValue><ssdm name="empty_568"/></StgValue>
</operation>

<operation id="4171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1880  %tmp_2014_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2014_i_i"/></StgValue>
</operation>

<operation id="4172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1886  %empty_569 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2014_i_i)

]]></Node>
<StgValue><ssdm name="empty_569"/></StgValue>
</operation>

<operation id="4173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1887  %tmp_2015_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2015_i_i"/></StgValue>
</operation>

<operation id="4174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1893  %empty_570 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2015_i_i)

]]></Node>
<StgValue><ssdm name="empty_570"/></StgValue>
</operation>

<operation id="4175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1894  %tmp_2016_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2016_i_i"/></StgValue>
</operation>

<operation id="4176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1900  %empty_571 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2016_i_i)

]]></Node>
<StgValue><ssdm name="empty_571"/></StgValue>
</operation>

<operation id="4177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1901  %tmp_2017_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2017_i_i"/></StgValue>
</operation>

<operation id="4178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1907  %empty_572 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2017_i_i)

]]></Node>
<StgValue><ssdm name="empty_572"/></StgValue>
</operation>

<operation id="4179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1908  %tmp_2018_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2018_i_i"/></StgValue>
</operation>

<operation id="4180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1914  %empty_573 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2018_i_i)

]]></Node>
<StgValue><ssdm name="empty_573"/></StgValue>
</operation>

<operation id="4181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1915  %tmp_2019_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2019_i_i"/></StgValue>
</operation>

<operation id="4182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1921  %empty_574 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2019_i_i)

]]></Node>
<StgValue><ssdm name="empty_574"/></StgValue>
</operation>

<operation id="4183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1922  %tmp_2020_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2020_i_i"/></StgValue>
</operation>

<operation id="4184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1928  %empty_575 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2020_i_i)

]]></Node>
<StgValue><ssdm name="empty_575"/></StgValue>
</operation>

<operation id="4185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1929  %tmp_2021_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2021_i_i"/></StgValue>
</operation>

<operation id="4186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1935  %empty_576 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2021_i_i)

]]></Node>
<StgValue><ssdm name="empty_576"/></StgValue>
</operation>

<operation id="4187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1936  %tmp_2022_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2022_i_i"/></StgValue>
</operation>

<operation id="4188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1942  %empty_577 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2022_i_i)

]]></Node>
<StgValue><ssdm name="empty_577"/></StgValue>
</operation>

<operation id="4189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1943  %tmp_2023_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2023_i_i"/></StgValue>
</operation>

<operation id="4190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1949  %empty_578 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2023_i_i)

]]></Node>
<StgValue><ssdm name="empty_578"/></StgValue>
</operation>

<operation id="4191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1950  %tmp_2024_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2024_i_i"/></StgValue>
</operation>

<operation id="4192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1956  %empty_579 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2024_i_i)

]]></Node>
<StgValue><ssdm name="empty_579"/></StgValue>
</operation>

<operation id="4193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1957  %tmp_2025_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2025_i_i"/></StgValue>
</operation>

<operation id="4194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1963  %empty_580 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2025_i_i)

]]></Node>
<StgValue><ssdm name="empty_580"/></StgValue>
</operation>

<operation id="4195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1964  %tmp_2026_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2026_i_i"/></StgValue>
</operation>

<operation id="4196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1970  %empty_581 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2026_i_i)

]]></Node>
<StgValue><ssdm name="empty_581"/></StgValue>
</operation>

<operation id="4197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1971  %tmp_2027_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2027_i_i"/></StgValue>
</operation>

<operation id="4198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1977  %empty_582 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2027_i_i)

]]></Node>
<StgValue><ssdm name="empty_582"/></StgValue>
</operation>

<operation id="4199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1978  %tmp_2028_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2028_i_i"/></StgValue>
</operation>

<operation id="4200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:1983  %tmp_178_6_28_i_i = zext i1 %tmp_177_6_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_6_28_i_i"/></StgValue>
</operation>

<operation id="4201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1984  %empty_583 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2028_i_i)

]]></Node>
<StgValue><ssdm name="empty_583"/></StgValue>
</operation>

<operation id="4202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1985  %tmp_2029_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2029_i_i"/></StgValue>
</operation>

<operation id="4203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:1991  %empty_584 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2029_i_i)

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="4204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:1992  %tmp_2030_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2030_i_i"/></StgValue>
</operation>

<operation id="4205" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:1998  %tmp424 = add i16 %tmp_178_6_28_i_i, %p_accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name="tmp424"/></StgValue>
</operation>

<operation id="4206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2000  %tmp660_cast = zext i2 %tmp425 to i16

]]></Node>
<StgValue><ssdm name="tmp660_cast"/></StgValue>
</operation>

<operation id="4207" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2001  %tmp426 = add i16 %tmp424, %tmp660_cast

]]></Node>
<StgValue><ssdm name="tmp426"/></StgValue>
</operation>

<operation id="4208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2007  %tmp661_cast = zext i3 %tmp429 to i16

]]></Node>
<StgValue><ssdm name="tmp661_cast"/></StgValue>
</operation>

<operation id="4209" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2008  %tmp430 = add i16 %tmp426, %tmp661_cast

]]></Node>
<StgValue><ssdm name="tmp430"/></StgValue>
</operation>

<operation id="4210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2022  %tmp664_cast = zext i4 %tmp437 to i16

]]></Node>
<StgValue><ssdm name="tmp664_cast"/></StgValue>
</operation>

<operation id="4211" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2023  %tmp438 = add i16 %tmp430, %tmp664_cast

]]></Node>
<StgValue><ssdm name="tmp438"/></StgValue>
</operation>

<operation id="4212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2054  %tmp671_cast = zext i5 %tmp454 to i16

]]></Node>
<StgValue><ssdm name="tmp671_cast"/></StgValue>
</operation>

<operation id="4213" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2055  %accu_0_6_V = add i16 %tmp438, %tmp671_cast

]]></Node>
<StgValue><ssdm name="accu_0_6_V"/></StgValue>
</operation>

<operation id="4214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2056  %empty_585 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2030_i_i)

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="4215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2059  %tmp_2031_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2031_i_i"/></StgValue>
</operation>

<operation id="4216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2065  %empty_586 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2031_i_i)

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="4217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2066  %tmp_2032_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2032_i_i"/></StgValue>
</operation>

<operation id="4218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2072  %empty_587 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2032_i_i)

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="4219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2073  %tmp_2033_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2033_i_i"/></StgValue>
</operation>

<operation id="4220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2079  %empty_588 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2033_i_i)

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="4221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2080  %tmp_2034_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2034_i_i"/></StgValue>
</operation>

<operation id="4222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2086  %empty_589 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2034_i_i)

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="4223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2087  %tmp_2035_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2035_i_i"/></StgValue>
</operation>

<operation id="4224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2093  %empty_590 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2035_i_i)

]]></Node>
<StgValue><ssdm name="empty_590"/></StgValue>
</operation>

<operation id="4225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2094  %tmp_2036_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2036_i_i"/></StgValue>
</operation>

<operation id="4226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2100  %empty_591 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2036_i_i)

]]></Node>
<StgValue><ssdm name="empty_591"/></StgValue>
</operation>

<operation id="4227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2101  %tmp_2037_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2037_i_i"/></StgValue>
</operation>

<operation id="4228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2107  %empty_592 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2037_i_i)

]]></Node>
<StgValue><ssdm name="empty_592"/></StgValue>
</operation>

<operation id="4229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2108  %tmp_2038_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2038_i_i"/></StgValue>
</operation>

<operation id="4230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2114  %empty_593 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2038_i_i)

]]></Node>
<StgValue><ssdm name="empty_593"/></StgValue>
</operation>

<operation id="4231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2115  %tmp_2039_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2039_i_i"/></StgValue>
</operation>

<operation id="4232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2121  %empty_594 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2039_i_i)

]]></Node>
<StgValue><ssdm name="empty_594"/></StgValue>
</operation>

<operation id="4233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2122  %tmp_2040_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2040_i_i"/></StgValue>
</operation>

<operation id="4234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2128  %empty_595 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2040_i_i)

]]></Node>
<StgValue><ssdm name="empty_595"/></StgValue>
</operation>

<operation id="4235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2129  %tmp_2041_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2041_i_i"/></StgValue>
</operation>

<operation id="4236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2135  %empty_598 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2041_i_i)

]]></Node>
<StgValue><ssdm name="empty_598"/></StgValue>
</operation>

<operation id="4237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2136  %tmp_2042_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2042_i_i"/></StgValue>
</operation>

<operation id="4238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2142  %empty_599 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2042_i_i)

]]></Node>
<StgValue><ssdm name="empty_599"/></StgValue>
</operation>

<operation id="4239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2143  %tmp_2043_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2043_i_i"/></StgValue>
</operation>

<operation id="4240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2149  %empty_600 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2043_i_i)

]]></Node>
<StgValue><ssdm name="empty_600"/></StgValue>
</operation>

<operation id="4241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2150  %tmp_2044_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2044_i_i"/></StgValue>
</operation>

<operation id="4242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2156  %empty_601 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2044_i_i)

]]></Node>
<StgValue><ssdm name="empty_601"/></StgValue>
</operation>

<operation id="4243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2157  %tmp_2045_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2045_i_i"/></StgValue>
</operation>

<operation id="4244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2163  %empty_602 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2045_i_i)

]]></Node>
<StgValue><ssdm name="empty_602"/></StgValue>
</operation>

<operation id="4245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2164  %tmp_2046_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2046_i_i"/></StgValue>
</operation>

<operation id="4246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2170  %empty_603 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2046_i_i)

]]></Node>
<StgValue><ssdm name="empty_603"/></StgValue>
</operation>

<operation id="4247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2171  %tmp_2047_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2047_i_i"/></StgValue>
</operation>

<operation id="4248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2177  %empty_604 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2047_i_i)

]]></Node>
<StgValue><ssdm name="empty_604"/></StgValue>
</operation>

<operation id="4249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2178  %tmp_2048_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2048_i_i"/></StgValue>
</operation>

<operation id="4250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2184  %empty_605 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2048_i_i)

]]></Node>
<StgValue><ssdm name="empty_605"/></StgValue>
</operation>

<operation id="4251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2185  %tmp_2049_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2049_i_i"/></StgValue>
</operation>

<operation id="4252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2191  %empty_606 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2049_i_i)

]]></Node>
<StgValue><ssdm name="empty_606"/></StgValue>
</operation>

<operation id="4253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2192  %tmp_2050_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2050_i_i"/></StgValue>
</operation>

<operation id="4254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2198  %empty_607 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2050_i_i)

]]></Node>
<StgValue><ssdm name="empty_607"/></StgValue>
</operation>

<operation id="4255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2199  %tmp_2051_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2051_i_i"/></StgValue>
</operation>

<operation id="4256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2205  %empty_608 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2051_i_i)

]]></Node>
<StgValue><ssdm name="empty_608"/></StgValue>
</operation>

<operation id="4257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2206  %tmp_2052_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2052_i_i"/></StgValue>
</operation>

<operation id="4258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2212  %empty_609 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2052_i_i)

]]></Node>
<StgValue><ssdm name="empty_609"/></StgValue>
</operation>

<operation id="4259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2213  %tmp_2053_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2053_i_i"/></StgValue>
</operation>

<operation id="4260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2219  %empty_610 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2053_i_i)

]]></Node>
<StgValue><ssdm name="empty_610"/></StgValue>
</operation>

<operation id="4261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2220  %tmp_2054_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2054_i_i"/></StgValue>
</operation>

<operation id="4262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2226  %empty_611 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2054_i_i)

]]></Node>
<StgValue><ssdm name="empty_611"/></StgValue>
</operation>

<operation id="4263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2227  %tmp_2055_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2055_i_i"/></StgValue>
</operation>

<operation id="4264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2233  %empty_612 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2055_i_i)

]]></Node>
<StgValue><ssdm name="empty_612"/></StgValue>
</operation>

<operation id="4265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2234  %tmp_2056_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2056_i_i"/></StgValue>
</operation>

<operation id="4266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2240  %empty_613 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2056_i_i)

]]></Node>
<StgValue><ssdm name="empty_613"/></StgValue>
</operation>

<operation id="4267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2241  %tmp_2057_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2057_i_i"/></StgValue>
</operation>

<operation id="4268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2247  %empty_614 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2057_i_i)

]]></Node>
<StgValue><ssdm name="empty_614"/></StgValue>
</operation>

<operation id="4269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2248  %tmp_2058_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2058_i_i"/></StgValue>
</operation>

<operation id="4270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2254  %empty_615 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2058_i_i)

]]></Node>
<StgValue><ssdm name="empty_615"/></StgValue>
</operation>

<operation id="4271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2255  %tmp_2059_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2059_i_i"/></StgValue>
</operation>

<operation id="4272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2261  %empty_616 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2059_i_i)

]]></Node>
<StgValue><ssdm name="empty_616"/></StgValue>
</operation>

<operation id="4273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2262  %tmp_2060_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2060_i_i"/></StgValue>
</operation>

<operation id="4274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2267  %tmp_178_7_28_i_i = zext i1 %tmp_177_7_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_7_28_i_i"/></StgValue>
</operation>

<operation id="4275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2268  %empty_617 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2060_i_i)

]]></Node>
<StgValue><ssdm name="empty_617"/></StgValue>
</operation>

<operation id="4276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2269  %tmp_2061_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2061_i_i"/></StgValue>
</operation>

<operation id="4277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2275  %empty_618 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2061_i_i)

]]></Node>
<StgValue><ssdm name="empty_618"/></StgValue>
</operation>

<operation id="4278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2276  %tmp_2062_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2062_i_i"/></StgValue>
</operation>

<operation id="4279" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2282  %tmp487 = add i16 %tmp_178_7_28_i_i, %p_accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name="tmp487"/></StgValue>
</operation>

<operation id="4280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2284  %tmp753_cast = zext i2 %tmp488 to i16

]]></Node>
<StgValue><ssdm name="tmp753_cast"/></StgValue>
</operation>

<operation id="4281" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2285  %tmp489 = add i16 %tmp487, %tmp753_cast

]]></Node>
<StgValue><ssdm name="tmp489"/></StgValue>
</operation>

<operation id="4282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2291  %tmp754_cast = zext i3 %tmp492 to i16

]]></Node>
<StgValue><ssdm name="tmp754_cast"/></StgValue>
</operation>

<operation id="4283" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2292  %tmp493 = add i16 %tmp489, %tmp754_cast

]]></Node>
<StgValue><ssdm name="tmp493"/></StgValue>
</operation>

<operation id="4284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2306  %tmp757_cast = zext i4 %tmp500 to i16

]]></Node>
<StgValue><ssdm name="tmp757_cast"/></StgValue>
</operation>

<operation id="4285" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2307  %tmp501 = add i16 %tmp493, %tmp757_cast

]]></Node>
<StgValue><ssdm name="tmp501"/></StgValue>
</operation>

<operation id="4286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2338  %tmp764_cast = zext i5 %tmp517 to i16

]]></Node>
<StgValue><ssdm name="tmp764_cast"/></StgValue>
</operation>

<operation id="4287" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2339  %accu_0_7_V = add i16 %tmp501, %tmp764_cast

]]></Node>
<StgValue><ssdm name="accu_0_7_V"/></StgValue>
</operation>

<operation id="4288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2340  %empty_619 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2062_i_i)

]]></Node>
<StgValue><ssdm name="empty_619"/></StgValue>
</operation>

<operation id="4289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2343  %tmp_2063_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2063_i_i"/></StgValue>
</operation>

<operation id="4290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2349  %empty_620 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2063_i_i)

]]></Node>
<StgValue><ssdm name="empty_620"/></StgValue>
</operation>

<operation id="4291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2350  %tmp_2064_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2064_i_i"/></StgValue>
</operation>

<operation id="4292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2356  %empty_621 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2064_i_i)

]]></Node>
<StgValue><ssdm name="empty_621"/></StgValue>
</operation>

<operation id="4293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2357  %tmp_2065_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2065_i_i"/></StgValue>
</operation>

<operation id="4294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2363  %empty_622 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2065_i_i)

]]></Node>
<StgValue><ssdm name="empty_622"/></StgValue>
</operation>

<operation id="4295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2364  %tmp_2066_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2066_i_i"/></StgValue>
</operation>

<operation id="4296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2370  %empty_623 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2066_i_i)

]]></Node>
<StgValue><ssdm name="empty_623"/></StgValue>
</operation>

<operation id="4297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2371  %tmp_2067_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2067_i_i"/></StgValue>
</operation>

<operation id="4298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2377  %empty_624 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2067_i_i)

]]></Node>
<StgValue><ssdm name="empty_624"/></StgValue>
</operation>

<operation id="4299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2378  %tmp_2068_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2068_i_i"/></StgValue>
</operation>

<operation id="4300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2384  %empty_625 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2068_i_i)

]]></Node>
<StgValue><ssdm name="empty_625"/></StgValue>
</operation>

<operation id="4301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2385  %tmp_2069_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2069_i_i"/></StgValue>
</operation>

<operation id="4302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2391  %empty_626 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2069_i_i)

]]></Node>
<StgValue><ssdm name="empty_626"/></StgValue>
</operation>

<operation id="4303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2392  %tmp_2070_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2070_i_i"/></StgValue>
</operation>

<operation id="4304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2398  %empty_627 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2070_i_i)

]]></Node>
<StgValue><ssdm name="empty_627"/></StgValue>
</operation>

<operation id="4305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2399  %tmp_2071_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2071_i_i"/></StgValue>
</operation>

<operation id="4306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2405  %empty_628 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2071_i_i)

]]></Node>
<StgValue><ssdm name="empty_628"/></StgValue>
</operation>

<operation id="4307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2406  %tmp_2072_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2072_i_i"/></StgValue>
</operation>

<operation id="4308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2412  %empty_629 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2072_i_i)

]]></Node>
<StgValue><ssdm name="empty_629"/></StgValue>
</operation>

<operation id="4309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2413  %tmp_2073_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2073_i_i"/></StgValue>
</operation>

<operation id="4310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2419  %empty_632 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2073_i_i)

]]></Node>
<StgValue><ssdm name="empty_632"/></StgValue>
</operation>

<operation id="4311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2420  %tmp_2074_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2074_i_i"/></StgValue>
</operation>

<operation id="4312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2426  %empty_633 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2074_i_i)

]]></Node>
<StgValue><ssdm name="empty_633"/></StgValue>
</operation>

<operation id="4313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2427  %tmp_2075_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2075_i_i"/></StgValue>
</operation>

<operation id="4314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2433  %empty_634 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2075_i_i)

]]></Node>
<StgValue><ssdm name="empty_634"/></StgValue>
</operation>

<operation id="4315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2434  %tmp_2076_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2076_i_i"/></StgValue>
</operation>

<operation id="4316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2440  %empty_635 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2076_i_i)

]]></Node>
<StgValue><ssdm name="empty_635"/></StgValue>
</operation>

<operation id="4317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2441  %tmp_2077_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2077_i_i"/></StgValue>
</operation>

<operation id="4318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2447  %empty_636 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2077_i_i)

]]></Node>
<StgValue><ssdm name="empty_636"/></StgValue>
</operation>

<operation id="4319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2448  %tmp_2078_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2078_i_i"/></StgValue>
</operation>

<operation id="4320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2454  %empty_637 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2078_i_i)

]]></Node>
<StgValue><ssdm name="empty_637"/></StgValue>
</operation>

<operation id="4321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2455  %tmp_2079_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2079_i_i"/></StgValue>
</operation>

<operation id="4322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2461  %empty_638 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2079_i_i)

]]></Node>
<StgValue><ssdm name="empty_638"/></StgValue>
</operation>

<operation id="4323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2462  %tmp_2080_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2080_i_i"/></StgValue>
</operation>

<operation id="4324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2468  %empty_639 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2080_i_i)

]]></Node>
<StgValue><ssdm name="empty_639"/></StgValue>
</operation>

<operation id="4325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2469  %tmp_2081_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2081_i_i"/></StgValue>
</operation>

<operation id="4326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2475  %empty_640 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2081_i_i)

]]></Node>
<StgValue><ssdm name="empty_640"/></StgValue>
</operation>

<operation id="4327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2476  %tmp_2082_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2082_i_i"/></StgValue>
</operation>

<operation id="4328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2482  %empty_641 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2082_i_i)

]]></Node>
<StgValue><ssdm name="empty_641"/></StgValue>
</operation>

<operation id="4329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2483  %tmp_2083_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2083_i_i"/></StgValue>
</operation>

<operation id="4330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2489  %empty_642 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2083_i_i)

]]></Node>
<StgValue><ssdm name="empty_642"/></StgValue>
</operation>

<operation id="4331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2490  %tmp_2084_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2084_i_i"/></StgValue>
</operation>

<operation id="4332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2496  %empty_643 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2084_i_i)

]]></Node>
<StgValue><ssdm name="empty_643"/></StgValue>
</operation>

<operation id="4333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2497  %tmp_2085_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2085_i_i"/></StgValue>
</operation>

<operation id="4334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2503  %empty_644 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2085_i_i)

]]></Node>
<StgValue><ssdm name="empty_644"/></StgValue>
</operation>

<operation id="4335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2504  %tmp_2086_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2086_i_i"/></StgValue>
</operation>

<operation id="4336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2510  %empty_645 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2086_i_i)

]]></Node>
<StgValue><ssdm name="empty_645"/></StgValue>
</operation>

<operation id="4337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2511  %tmp_2087_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2087_i_i"/></StgValue>
</operation>

<operation id="4338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2517  %empty_646 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2087_i_i)

]]></Node>
<StgValue><ssdm name="empty_646"/></StgValue>
</operation>

<operation id="4339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2518  %tmp_2088_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2088_i_i"/></StgValue>
</operation>

<operation id="4340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2524  %empty_647 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2088_i_i)

]]></Node>
<StgValue><ssdm name="empty_647"/></StgValue>
</operation>

<operation id="4341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2525  %tmp_2089_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2089_i_i"/></StgValue>
</operation>

<operation id="4342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2531  %empty_648 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2089_i_i)

]]></Node>
<StgValue><ssdm name="empty_648"/></StgValue>
</operation>

<operation id="4343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2532  %tmp_2090_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2090_i_i"/></StgValue>
</operation>

<operation id="4344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2538  %empty_649 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2090_i_i)

]]></Node>
<StgValue><ssdm name="empty_649"/></StgValue>
</operation>

<operation id="4345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2539  %tmp_2091_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2091_i_i"/></StgValue>
</operation>

<operation id="4346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2545  %empty_650 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2091_i_i)

]]></Node>
<StgValue><ssdm name="empty_650"/></StgValue>
</operation>

<operation id="4347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2546  %tmp_2092_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2092_i_i"/></StgValue>
</operation>

<operation id="4348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2551  %tmp_178_8_28_i_i = zext i1 %tmp_177_8_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_8_28_i_i"/></StgValue>
</operation>

<operation id="4349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2552  %empty_651 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2092_i_i)

]]></Node>
<StgValue><ssdm name="empty_651"/></StgValue>
</operation>

<operation id="4350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2553  %tmp_2093_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2093_i_i"/></StgValue>
</operation>

<operation id="4351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2559  %empty_652 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2093_i_i)

]]></Node>
<StgValue><ssdm name="empty_652"/></StgValue>
</operation>

<operation id="4352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2560  %tmp_2094_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2094_i_i"/></StgValue>
</operation>

<operation id="4353" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2566  %tmp550 = add i16 %tmp_178_8_28_i_i, %p_accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name="tmp550"/></StgValue>
</operation>

<operation id="4354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2568  %tmp846_cast = zext i2 %tmp551 to i16

]]></Node>
<StgValue><ssdm name="tmp846_cast"/></StgValue>
</operation>

<operation id="4355" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2569  %tmp552 = add i16 %tmp550, %tmp846_cast

]]></Node>
<StgValue><ssdm name="tmp552"/></StgValue>
</operation>

<operation id="4356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2575  %tmp847_cast = zext i3 %tmp555 to i16

]]></Node>
<StgValue><ssdm name="tmp847_cast"/></StgValue>
</operation>

<operation id="4357" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2576  %tmp556 = add i16 %tmp552, %tmp847_cast

]]></Node>
<StgValue><ssdm name="tmp556"/></StgValue>
</operation>

<operation id="4358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2590  %tmp850_cast = zext i4 %tmp563 to i16

]]></Node>
<StgValue><ssdm name="tmp850_cast"/></StgValue>
</operation>

<operation id="4359" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2591  %tmp564 = add i16 %tmp556, %tmp850_cast

]]></Node>
<StgValue><ssdm name="tmp564"/></StgValue>
</operation>

<operation id="4360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2622  %tmp857_cast = zext i5 %tmp580 to i16

]]></Node>
<StgValue><ssdm name="tmp857_cast"/></StgValue>
</operation>

<operation id="4361" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2623  %accu_0_8_V = add i16 %tmp564, %tmp857_cast

]]></Node>
<StgValue><ssdm name="accu_0_8_V"/></StgValue>
</operation>

<operation id="4362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2624  %empty_653 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2094_i_i)

]]></Node>
<StgValue><ssdm name="empty_653"/></StgValue>
</operation>

<operation id="4363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2627  %tmp_2095_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2095_i_i"/></StgValue>
</operation>

<operation id="4364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2633  %empty_654 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2095_i_i)

]]></Node>
<StgValue><ssdm name="empty_654"/></StgValue>
</operation>

<operation id="4365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2634  %tmp_2096_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2096_i_i"/></StgValue>
</operation>

<operation id="4366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2640  %empty_655 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2096_i_i)

]]></Node>
<StgValue><ssdm name="empty_655"/></StgValue>
</operation>

<operation id="4367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2641  %tmp_2097_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2097_i_i"/></StgValue>
</operation>

<operation id="4368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2647  %empty_656 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2097_i_i)

]]></Node>
<StgValue><ssdm name="empty_656"/></StgValue>
</operation>

<operation id="4369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2648  %tmp_2098_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2098_i_i"/></StgValue>
</operation>

<operation id="4370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2654  %empty_657 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2098_i_i)

]]></Node>
<StgValue><ssdm name="empty_657"/></StgValue>
</operation>

<operation id="4371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2655  %tmp_2099_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2099_i_i"/></StgValue>
</operation>

<operation id="4372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2661  %empty_658 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2099_i_i)

]]></Node>
<StgValue><ssdm name="empty_658"/></StgValue>
</operation>

<operation id="4373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2662  %tmp_2100_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2100_i_i"/></StgValue>
</operation>

<operation id="4374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2668  %empty_659 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2100_i_i)

]]></Node>
<StgValue><ssdm name="empty_659"/></StgValue>
</operation>

<operation id="4375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2669  %tmp_2101_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2101_i_i"/></StgValue>
</operation>

<operation id="4376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2675  %empty_660 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2101_i_i)

]]></Node>
<StgValue><ssdm name="empty_660"/></StgValue>
</operation>

<operation id="4377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2676  %tmp_2102_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2102_i_i"/></StgValue>
</operation>

<operation id="4378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2682  %empty_661 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2102_i_i)

]]></Node>
<StgValue><ssdm name="empty_661"/></StgValue>
</operation>

<operation id="4379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2683  %tmp_2103_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2103_i_i"/></StgValue>
</operation>

<operation id="4380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2689  %empty_662 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2103_i_i)

]]></Node>
<StgValue><ssdm name="empty_662"/></StgValue>
</operation>

<operation id="4381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2690  %tmp_2104_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2104_i_i"/></StgValue>
</operation>

<operation id="4382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2696  %empty_663 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2104_i_i)

]]></Node>
<StgValue><ssdm name="empty_663"/></StgValue>
</operation>

<operation id="4383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2697  %tmp_2105_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2105_i_i"/></StgValue>
</operation>

<operation id="4384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2703  %empty_666 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2105_i_i)

]]></Node>
<StgValue><ssdm name="empty_666"/></StgValue>
</operation>

<operation id="4385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2704  %tmp_2106_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2106_i_i"/></StgValue>
</operation>

<operation id="4386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2710  %empty_667 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2106_i_i)

]]></Node>
<StgValue><ssdm name="empty_667"/></StgValue>
</operation>

<operation id="4387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2711  %tmp_2107_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2107_i_i"/></StgValue>
</operation>

<operation id="4388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2717  %empty_668 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2107_i_i)

]]></Node>
<StgValue><ssdm name="empty_668"/></StgValue>
</operation>

<operation id="4389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2718  %tmp_2108_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2108_i_i"/></StgValue>
</operation>

<operation id="4390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2724  %empty_669 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2108_i_i)

]]></Node>
<StgValue><ssdm name="empty_669"/></StgValue>
</operation>

<operation id="4391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2725  %tmp_2109_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2109_i_i"/></StgValue>
</operation>

<operation id="4392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2731  %empty_670 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2109_i_i)

]]></Node>
<StgValue><ssdm name="empty_670"/></StgValue>
</operation>

<operation id="4393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2732  %tmp_2110_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2110_i_i"/></StgValue>
</operation>

<operation id="4394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2738  %empty_671 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2110_i_i)

]]></Node>
<StgValue><ssdm name="empty_671"/></StgValue>
</operation>

<operation id="4395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2739  %tmp_2111_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2111_i_i"/></StgValue>
</operation>

<operation id="4396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2745  %empty_672 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2111_i_i)

]]></Node>
<StgValue><ssdm name="empty_672"/></StgValue>
</operation>

<operation id="4397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2746  %tmp_2112_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2112_i_i"/></StgValue>
</operation>

<operation id="4398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2752  %empty_673 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2112_i_i)

]]></Node>
<StgValue><ssdm name="empty_673"/></StgValue>
</operation>

<operation id="4399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2753  %tmp_2113_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2113_i_i"/></StgValue>
</operation>

<operation id="4400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2759  %empty_674 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2113_i_i)

]]></Node>
<StgValue><ssdm name="empty_674"/></StgValue>
</operation>

<operation id="4401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2760  %tmp_2114_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2114_i_i"/></StgValue>
</operation>

<operation id="4402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2766  %empty_675 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2114_i_i)

]]></Node>
<StgValue><ssdm name="empty_675"/></StgValue>
</operation>

<operation id="4403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2767  %tmp_2115_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2115_i_i"/></StgValue>
</operation>

<operation id="4404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2773  %empty_676 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2115_i_i)

]]></Node>
<StgValue><ssdm name="empty_676"/></StgValue>
</operation>

<operation id="4405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2774  %tmp_2116_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2116_i_i"/></StgValue>
</operation>

<operation id="4406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2780  %empty_677 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2116_i_i)

]]></Node>
<StgValue><ssdm name="empty_677"/></StgValue>
</operation>

<operation id="4407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2781  %tmp_2117_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2117_i_i"/></StgValue>
</operation>

<operation id="4408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2787  %empty_678 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2117_i_i)

]]></Node>
<StgValue><ssdm name="empty_678"/></StgValue>
</operation>

<operation id="4409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2788  %tmp_2118_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2118_i_i"/></StgValue>
</operation>

<operation id="4410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2794  %empty_679 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2118_i_i)

]]></Node>
<StgValue><ssdm name="empty_679"/></StgValue>
</operation>

<operation id="4411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2795  %tmp_2119_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2119_i_i"/></StgValue>
</operation>

<operation id="4412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2801  %empty_680 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2119_i_i)

]]></Node>
<StgValue><ssdm name="empty_680"/></StgValue>
</operation>

<operation id="4413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2802  %tmp_2120_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2120_i_i"/></StgValue>
</operation>

<operation id="4414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2808  %empty_681 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2120_i_i)

]]></Node>
<StgValue><ssdm name="empty_681"/></StgValue>
</operation>

<operation id="4415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2809  %tmp_2121_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2121_i_i"/></StgValue>
</operation>

<operation id="4416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2815  %empty_682 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2121_i_i)

]]></Node>
<StgValue><ssdm name="empty_682"/></StgValue>
</operation>

<operation id="4417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2816  %tmp_2122_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2122_i_i"/></StgValue>
</operation>

<operation id="4418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2822  %empty_683 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2122_i_i)

]]></Node>
<StgValue><ssdm name="empty_683"/></StgValue>
</operation>

<operation id="4419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2823  %tmp_2123_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2123_i_i"/></StgValue>
</operation>

<operation id="4420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2829  %empty_684 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2123_i_i)

]]></Node>
<StgValue><ssdm name="empty_684"/></StgValue>
</operation>

<operation id="4421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2830  %tmp_2124_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2124_i_i"/></StgValue>
</operation>

<operation id="4422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:2835  %tmp_178_9_28_i_i = zext i1 %tmp_177_9_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_9_28_i_i"/></StgValue>
</operation>

<operation id="4423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2836  %empty_685 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2124_i_i)

]]></Node>
<StgValue><ssdm name="empty_685"/></StgValue>
</operation>

<operation id="4424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2837  %tmp_2125_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2125_i_i"/></StgValue>
</operation>

<operation id="4425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2843  %empty_686 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2125_i_i)

]]></Node>
<StgValue><ssdm name="empty_686"/></StgValue>
</operation>

<operation id="4426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2844  %tmp_2126_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2126_i_i"/></StgValue>
</operation>

<operation id="4427" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2850  %tmp613 = add i16 %tmp_178_9_28_i_i, %p_accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name="tmp613"/></StgValue>
</operation>

<operation id="4428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:2852  %tmp939_cast = zext i2 %tmp614 to i16

]]></Node>
<StgValue><ssdm name="tmp939_cast"/></StgValue>
</operation>

<operation id="4429" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2853  %tmp615 = add i16 %tmp613, %tmp939_cast

]]></Node>
<StgValue><ssdm name="tmp615"/></StgValue>
</operation>

<operation id="4430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:2859  %tmp940_cast = zext i3 %tmp618 to i16

]]></Node>
<StgValue><ssdm name="tmp940_cast"/></StgValue>
</operation>

<operation id="4431" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2860  %tmp619 = add i16 %tmp615, %tmp940_cast

]]></Node>
<StgValue><ssdm name="tmp619"/></StgValue>
</operation>

<operation id="4432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:2874  %tmp943_cast = zext i4 %tmp626 to i16

]]></Node>
<StgValue><ssdm name="tmp943_cast"/></StgValue>
</operation>

<operation id="4433" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2875  %tmp627 = add i16 %tmp619, %tmp943_cast

]]></Node>
<StgValue><ssdm name="tmp627"/></StgValue>
</operation>

<operation id="4434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:2906  %tmp950_cast = zext i5 %tmp643 to i16

]]></Node>
<StgValue><ssdm name="tmp950_cast"/></StgValue>
</operation>

<operation id="4435" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:2907  %accu_0_9_V = add i16 %tmp627, %tmp950_cast

]]></Node>
<StgValue><ssdm name="accu_0_9_V"/></StgValue>
</operation>

<operation id="4436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2908  %empty_687 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2126_i_i)

]]></Node>
<StgValue><ssdm name="empty_687"/></StgValue>
</operation>

<operation id="4437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2911  %tmp_2127_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2127_i_i"/></StgValue>
</operation>

<operation id="4438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2917  %empty_688 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2127_i_i)

]]></Node>
<StgValue><ssdm name="empty_688"/></StgValue>
</operation>

<operation id="4439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2918  %tmp_2128_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2128_i_i"/></StgValue>
</operation>

<operation id="4440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2924  %empty_689 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2128_i_i)

]]></Node>
<StgValue><ssdm name="empty_689"/></StgValue>
</operation>

<operation id="4441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2925  %tmp_2129_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2129_i_i"/></StgValue>
</operation>

<operation id="4442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2931  %empty_690 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2129_i_i)

]]></Node>
<StgValue><ssdm name="empty_690"/></StgValue>
</operation>

<operation id="4443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2932  %tmp_2130_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2130_i_i"/></StgValue>
</operation>

<operation id="4444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2938  %empty_691 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2130_i_i)

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>

<operation id="4445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2939  %tmp_2131_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2131_i_i"/></StgValue>
</operation>

<operation id="4446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2945  %empty_692 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2131_i_i)

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="4447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2946  %tmp_2132_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2132_i_i"/></StgValue>
</operation>

<operation id="4448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2952  %empty_693 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2132_i_i)

]]></Node>
<StgValue><ssdm name="empty_693"/></StgValue>
</operation>

<operation id="4449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2953  %tmp_2133_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2133_i_i"/></StgValue>
</operation>

<operation id="4450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2959  %empty_694 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2133_i_i)

]]></Node>
<StgValue><ssdm name="empty_694"/></StgValue>
</operation>

<operation id="4451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2960  %tmp_2134_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2134_i_i"/></StgValue>
</operation>

<operation id="4452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2966  %empty_695 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2134_i_i)

]]></Node>
<StgValue><ssdm name="empty_695"/></StgValue>
</operation>

<operation id="4453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2967  %tmp_2135_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2135_i_i"/></StgValue>
</operation>

<operation id="4454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2973  %empty_696 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2135_i_i)

]]></Node>
<StgValue><ssdm name="empty_696"/></StgValue>
</operation>

<operation id="4455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2974  %tmp_2136_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2136_i_i"/></StgValue>
</operation>

<operation id="4456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2980  %empty_697 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2136_i_i)

]]></Node>
<StgValue><ssdm name="empty_697"/></StgValue>
</operation>

<operation id="4457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2981  %tmp_2137_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2137_i_i"/></StgValue>
</operation>

<operation id="4458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2987  %empty_700 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2137_i_i)

]]></Node>
<StgValue><ssdm name="empty_700"/></StgValue>
</operation>

<operation id="4459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2988  %tmp_2138_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2138_i_i"/></StgValue>
</operation>

<operation id="4460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:2994  %empty_701 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2138_i_i)

]]></Node>
<StgValue><ssdm name="empty_701"/></StgValue>
</operation>

<operation id="4461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:2995  %tmp_2139_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2139_i_i"/></StgValue>
</operation>

<operation id="4462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3001  %empty_702 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2139_i_i)

]]></Node>
<StgValue><ssdm name="empty_702"/></StgValue>
</operation>

<operation id="4463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3002  %tmp_2140_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2140_i_i"/></StgValue>
</operation>

<operation id="4464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3008  %empty_703 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2140_i_i)

]]></Node>
<StgValue><ssdm name="empty_703"/></StgValue>
</operation>

<operation id="4465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3009  %tmp_2141_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2141_i_i"/></StgValue>
</operation>

<operation id="4466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3015  %empty_704 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2141_i_i)

]]></Node>
<StgValue><ssdm name="empty_704"/></StgValue>
</operation>

<operation id="4467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3016  %tmp_2142_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2142_i_i"/></StgValue>
</operation>

<operation id="4468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3022  %empty_705 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2142_i_i)

]]></Node>
<StgValue><ssdm name="empty_705"/></StgValue>
</operation>

<operation id="4469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3023  %tmp_2143_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2143_i_i"/></StgValue>
</operation>

<operation id="4470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3029  %empty_706 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2143_i_i)

]]></Node>
<StgValue><ssdm name="empty_706"/></StgValue>
</operation>

<operation id="4471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3030  %tmp_2144_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2144_i_i"/></StgValue>
</operation>

<operation id="4472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3036  %empty_707 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2144_i_i)

]]></Node>
<StgValue><ssdm name="empty_707"/></StgValue>
</operation>

<operation id="4473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3037  %tmp_2145_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2145_i_i"/></StgValue>
</operation>

<operation id="4474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3043  %empty_708 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2145_i_i)

]]></Node>
<StgValue><ssdm name="empty_708"/></StgValue>
</operation>

<operation id="4475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3044  %tmp_2146_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2146_i_i"/></StgValue>
</operation>

<operation id="4476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3050  %empty_709 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2146_i_i)

]]></Node>
<StgValue><ssdm name="empty_709"/></StgValue>
</operation>

<operation id="4477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3051  %tmp_2147_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2147_i_i"/></StgValue>
</operation>

<operation id="4478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3057  %empty_710 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2147_i_i)

]]></Node>
<StgValue><ssdm name="empty_710"/></StgValue>
</operation>

<operation id="4479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3058  %tmp_2148_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2148_i_i"/></StgValue>
</operation>

<operation id="4480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3064  %empty_711 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2148_i_i)

]]></Node>
<StgValue><ssdm name="empty_711"/></StgValue>
</operation>

<operation id="4481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3065  %tmp_2149_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2149_i_i"/></StgValue>
</operation>

<operation id="4482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3071  %empty_712 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2149_i_i)

]]></Node>
<StgValue><ssdm name="empty_712"/></StgValue>
</operation>

<operation id="4483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3072  %tmp_2150_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2150_i_i"/></StgValue>
</operation>

<operation id="4484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3078  %empty_713 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2150_i_i)

]]></Node>
<StgValue><ssdm name="empty_713"/></StgValue>
</operation>

<operation id="4485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3079  %tmp_2151_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2151_i_i"/></StgValue>
</operation>

<operation id="4486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3085  %empty_714 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2151_i_i)

]]></Node>
<StgValue><ssdm name="empty_714"/></StgValue>
</operation>

<operation id="4487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3086  %tmp_2152_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2152_i_i"/></StgValue>
</operation>

<operation id="4488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3092  %empty_715 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2152_i_i)

]]></Node>
<StgValue><ssdm name="empty_715"/></StgValue>
</operation>

<operation id="4489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3093  %tmp_2153_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2153_i_i"/></StgValue>
</operation>

<operation id="4490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3099  %empty_716 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2153_i_i)

]]></Node>
<StgValue><ssdm name="empty_716"/></StgValue>
</operation>

<operation id="4491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3100  %tmp_2154_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2154_i_i"/></StgValue>
</operation>

<operation id="4492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3106  %empty_717 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2154_i_i)

]]></Node>
<StgValue><ssdm name="empty_717"/></StgValue>
</operation>

<operation id="4493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3107  %tmp_2155_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2155_i_i"/></StgValue>
</operation>

<operation id="4494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3113  %empty_718 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2155_i_i)

]]></Node>
<StgValue><ssdm name="empty_718"/></StgValue>
</operation>

<operation id="4495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3114  %tmp_2156_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2156_i_i"/></StgValue>
</operation>

<operation id="4496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3119  %tmp_178_10_28_i_i = zext i1 %tmp_177_10_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_10_28_i_i"/></StgValue>
</operation>

<operation id="4497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3120  %empty_719 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2156_i_i)

]]></Node>
<StgValue><ssdm name="empty_719"/></StgValue>
</operation>

<operation id="4498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3121  %tmp_2157_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2157_i_i"/></StgValue>
</operation>

<operation id="4499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3127  %empty_720 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2157_i_i)

]]></Node>
<StgValue><ssdm name="empty_720"/></StgValue>
</operation>

<operation id="4500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3128  %tmp_2158_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2158_i_i"/></StgValue>
</operation>

<operation id="4501" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3134  %tmp676 = add i16 %tmp_178_10_28_i_i, %p_accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name="tmp676"/></StgValue>
</operation>

<operation id="4502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3136  %tmp1032_cast = zext i2 %tmp677 to i16

]]></Node>
<StgValue><ssdm name="tmp1032_cast"/></StgValue>
</operation>

<operation id="4503" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3137  %tmp678 = add i16 %tmp676, %tmp1032_cast

]]></Node>
<StgValue><ssdm name="tmp678"/></StgValue>
</operation>

<operation id="4504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3143  %tmp1033_cast = zext i3 %tmp681 to i16

]]></Node>
<StgValue><ssdm name="tmp1033_cast"/></StgValue>
</operation>

<operation id="4505" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3144  %tmp682 = add i16 %tmp678, %tmp1033_cast

]]></Node>
<StgValue><ssdm name="tmp682"/></StgValue>
</operation>

<operation id="4506" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3158  %tmp1036_cast = zext i4 %tmp689 to i16

]]></Node>
<StgValue><ssdm name="tmp1036_cast"/></StgValue>
</operation>

<operation id="4507" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3159  %tmp690 = add i16 %tmp682, %tmp1036_cast

]]></Node>
<StgValue><ssdm name="tmp690"/></StgValue>
</operation>

<operation id="4508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3190  %tmp1043_cast = zext i5 %tmp706 to i16

]]></Node>
<StgValue><ssdm name="tmp1043_cast"/></StgValue>
</operation>

<operation id="4509" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3191  %accu_0_10_V = add i16 %tmp690, %tmp1043_cast

]]></Node>
<StgValue><ssdm name="accu_0_10_V"/></StgValue>
</operation>

<operation id="4510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3192  %empty_721 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2158_i_i)

]]></Node>
<StgValue><ssdm name="empty_721"/></StgValue>
</operation>

<operation id="4511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3195  %tmp_2159_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2159_i_i"/></StgValue>
</operation>

<operation id="4512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3201  %empty_722 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2159_i_i)

]]></Node>
<StgValue><ssdm name="empty_722"/></StgValue>
</operation>

<operation id="4513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3202  %tmp_2160_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2160_i_i"/></StgValue>
</operation>

<operation id="4514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3208  %empty_723 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2160_i_i)

]]></Node>
<StgValue><ssdm name="empty_723"/></StgValue>
</operation>

<operation id="4515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3209  %tmp_2161_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2161_i_i"/></StgValue>
</operation>

<operation id="4516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3215  %empty_724 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2161_i_i)

]]></Node>
<StgValue><ssdm name="empty_724"/></StgValue>
</operation>

<operation id="4517" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3216  %tmp_2162_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2162_i_i"/></StgValue>
</operation>

<operation id="4518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3222  %empty_725 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2162_i_i)

]]></Node>
<StgValue><ssdm name="empty_725"/></StgValue>
</operation>

<operation id="4519" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3223  %tmp_2163_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2163_i_i"/></StgValue>
</operation>

<operation id="4520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3229  %empty_726 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2163_i_i)

]]></Node>
<StgValue><ssdm name="empty_726"/></StgValue>
</operation>

<operation id="4521" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3230  %tmp_2164_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2164_i_i"/></StgValue>
</operation>

<operation id="4522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3236  %empty_727 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2164_i_i)

]]></Node>
<StgValue><ssdm name="empty_727"/></StgValue>
</operation>

<operation id="4523" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3237  %tmp_2165_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2165_i_i"/></StgValue>
</operation>

<operation id="4524" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3243  %empty_728 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2165_i_i)

]]></Node>
<StgValue><ssdm name="empty_728"/></StgValue>
</operation>

<operation id="4525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3244  %tmp_2166_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2166_i_i"/></StgValue>
</operation>

<operation id="4526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3250  %empty_729 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2166_i_i)

]]></Node>
<StgValue><ssdm name="empty_729"/></StgValue>
</operation>

<operation id="4527" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3251  %tmp_2167_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2167_i_i"/></StgValue>
</operation>

<operation id="4528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3257  %empty_730 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2167_i_i)

]]></Node>
<StgValue><ssdm name="empty_730"/></StgValue>
</operation>

<operation id="4529" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3258  %tmp_2168_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2168_i_i"/></StgValue>
</operation>

<operation id="4530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3264  %empty_731 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2168_i_i)

]]></Node>
<StgValue><ssdm name="empty_731"/></StgValue>
</operation>

<operation id="4531" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3265  %tmp_2169_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2169_i_i"/></StgValue>
</operation>

<operation id="4532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3271  %empty_734 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2169_i_i)

]]></Node>
<StgValue><ssdm name="empty_734"/></StgValue>
</operation>

<operation id="4533" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3272  %tmp_2170_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2170_i_i"/></StgValue>
</operation>

<operation id="4534" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3278  %empty_735 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2170_i_i)

]]></Node>
<StgValue><ssdm name="empty_735"/></StgValue>
</operation>

<operation id="4535" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3279  %tmp_2171_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2171_i_i"/></StgValue>
</operation>

<operation id="4536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3285  %empty_736 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2171_i_i)

]]></Node>
<StgValue><ssdm name="empty_736"/></StgValue>
</operation>

<operation id="4537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3286  %tmp_2172_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2172_i_i"/></StgValue>
</operation>

<operation id="4538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3292  %empty_737 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2172_i_i)

]]></Node>
<StgValue><ssdm name="empty_737"/></StgValue>
</operation>

<operation id="4539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3293  %tmp_2173_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2173_i_i"/></StgValue>
</operation>

<operation id="4540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3299  %empty_738 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2173_i_i)

]]></Node>
<StgValue><ssdm name="empty_738"/></StgValue>
</operation>

<operation id="4541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3300  %tmp_2174_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2174_i_i"/></StgValue>
</operation>

<operation id="4542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3306  %empty_739 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2174_i_i)

]]></Node>
<StgValue><ssdm name="empty_739"/></StgValue>
</operation>

<operation id="4543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3307  %tmp_2175_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2175_i_i"/></StgValue>
</operation>

<operation id="4544" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3313  %empty_740 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2175_i_i)

]]></Node>
<StgValue><ssdm name="empty_740"/></StgValue>
</operation>

<operation id="4545" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3314  %tmp_2176_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2176_i_i"/></StgValue>
</operation>

<operation id="4546" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3320  %empty_741 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2176_i_i)

]]></Node>
<StgValue><ssdm name="empty_741"/></StgValue>
</operation>

<operation id="4547" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3321  %tmp_2177_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2177_i_i"/></StgValue>
</operation>

<operation id="4548" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3327  %empty_742 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2177_i_i)

]]></Node>
<StgValue><ssdm name="empty_742"/></StgValue>
</operation>

<operation id="4549" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3328  %tmp_2178_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2178_i_i"/></StgValue>
</operation>

<operation id="4550" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3334  %empty_743 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2178_i_i)

]]></Node>
<StgValue><ssdm name="empty_743"/></StgValue>
</operation>

<operation id="4551" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3335  %tmp_2179_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2179_i_i"/></StgValue>
</operation>

<operation id="4552" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3341  %empty_744 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2179_i_i)

]]></Node>
<StgValue><ssdm name="empty_744"/></StgValue>
</operation>

<operation id="4553" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3342  %tmp_2180_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2180_i_i"/></StgValue>
</operation>

<operation id="4554" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3348  %empty_745 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2180_i_i)

]]></Node>
<StgValue><ssdm name="empty_745"/></StgValue>
</operation>

<operation id="4555" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3349  %tmp_2181_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2181_i_i"/></StgValue>
</operation>

<operation id="4556" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3355  %empty_746 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2181_i_i)

]]></Node>
<StgValue><ssdm name="empty_746"/></StgValue>
</operation>

<operation id="4557" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3356  %tmp_2182_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2182_i_i"/></StgValue>
</operation>

<operation id="4558" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3362  %empty_747 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2182_i_i)

]]></Node>
<StgValue><ssdm name="empty_747"/></StgValue>
</operation>

<operation id="4559" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3363  %tmp_2183_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2183_i_i"/></StgValue>
</operation>

<operation id="4560" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3369  %empty_748 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2183_i_i)

]]></Node>
<StgValue><ssdm name="empty_748"/></StgValue>
</operation>

<operation id="4561" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3370  %tmp_2184_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2184_i_i"/></StgValue>
</operation>

<operation id="4562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3376  %empty_749 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2184_i_i)

]]></Node>
<StgValue><ssdm name="empty_749"/></StgValue>
</operation>

<operation id="4563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3377  %tmp_2185_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2185_i_i"/></StgValue>
</operation>

<operation id="4564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3383  %empty_750 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2185_i_i)

]]></Node>
<StgValue><ssdm name="empty_750"/></StgValue>
</operation>

<operation id="4565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3384  %tmp_2186_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2186_i_i"/></StgValue>
</operation>

<operation id="4566" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3390  %empty_751 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2186_i_i)

]]></Node>
<StgValue><ssdm name="empty_751"/></StgValue>
</operation>

<operation id="4567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3391  %tmp_2187_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2187_i_i"/></StgValue>
</operation>

<operation id="4568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3397  %empty_752 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2187_i_i)

]]></Node>
<StgValue><ssdm name="empty_752"/></StgValue>
</operation>

<operation id="4569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3398  %tmp_2188_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2188_i_i"/></StgValue>
</operation>

<operation id="4570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3403  %tmp_178_11_28_i_i = zext i1 %tmp_177_11_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_11_28_i_i"/></StgValue>
</operation>

<operation id="4571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3404  %empty_753 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2188_i_i)

]]></Node>
<StgValue><ssdm name="empty_753"/></StgValue>
</operation>

<operation id="4572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3405  %tmp_2189_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2189_i_i"/></StgValue>
</operation>

<operation id="4573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3411  %empty_754 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2189_i_i)

]]></Node>
<StgValue><ssdm name="empty_754"/></StgValue>
</operation>

<operation id="4574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3412  %tmp_2190_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2190_i_i"/></StgValue>
</operation>

<operation id="4575" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3418  %tmp739 = add i16 %tmp_178_11_28_i_i, %p_accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name="tmp739"/></StgValue>
</operation>

<operation id="4576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3420  %tmp1125_cast = zext i2 %tmp740 to i16

]]></Node>
<StgValue><ssdm name="tmp1125_cast"/></StgValue>
</operation>

<operation id="4577" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3421  %tmp741 = add i16 %tmp739, %tmp1125_cast

]]></Node>
<StgValue><ssdm name="tmp741"/></StgValue>
</operation>

<operation id="4578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3427  %tmp1126_cast = zext i3 %tmp744 to i16

]]></Node>
<StgValue><ssdm name="tmp1126_cast"/></StgValue>
</operation>

<operation id="4579" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3428  %tmp745 = add i16 %tmp741, %tmp1126_cast

]]></Node>
<StgValue><ssdm name="tmp745"/></StgValue>
</operation>

<operation id="4580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3442  %tmp1129_cast = zext i4 %tmp752 to i16

]]></Node>
<StgValue><ssdm name="tmp1129_cast"/></StgValue>
</operation>

<operation id="4581" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3443  %tmp753 = add i16 %tmp745, %tmp1129_cast

]]></Node>
<StgValue><ssdm name="tmp753"/></StgValue>
</operation>

<operation id="4582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3474  %tmp1136_cast = zext i5 %tmp769 to i16

]]></Node>
<StgValue><ssdm name="tmp1136_cast"/></StgValue>
</operation>

<operation id="4583" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3475  %accu_0_11_V = add i16 %tmp753, %tmp1136_cast

]]></Node>
<StgValue><ssdm name="accu_0_11_V"/></StgValue>
</operation>

<operation id="4584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3476  %empty_755 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2190_i_i)

]]></Node>
<StgValue><ssdm name="empty_755"/></StgValue>
</operation>

<operation id="4585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3479  %tmp_2191_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2191_i_i"/></StgValue>
</operation>

<operation id="4586" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3485  %empty_756 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2191_i_i)

]]></Node>
<StgValue><ssdm name="empty_756"/></StgValue>
</operation>

<operation id="4587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3486  %tmp_2192_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2192_i_i"/></StgValue>
</operation>

<operation id="4588" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3492  %empty_757 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2192_i_i)

]]></Node>
<StgValue><ssdm name="empty_757"/></StgValue>
</operation>

<operation id="4589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3493  %tmp_2193_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2193_i_i"/></StgValue>
</operation>

<operation id="4590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3499  %empty_758 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2193_i_i)

]]></Node>
<StgValue><ssdm name="empty_758"/></StgValue>
</operation>

<operation id="4591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3500  %tmp_2194_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2194_i_i"/></StgValue>
</operation>

<operation id="4592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3506  %empty_759 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2194_i_i)

]]></Node>
<StgValue><ssdm name="empty_759"/></StgValue>
</operation>

<operation id="4593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3507  %tmp_2195_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2195_i_i"/></StgValue>
</operation>

<operation id="4594" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3513  %empty_760 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2195_i_i)

]]></Node>
<StgValue><ssdm name="empty_760"/></StgValue>
</operation>

<operation id="4595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3514  %tmp_2196_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2196_i_i"/></StgValue>
</operation>

<operation id="4596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3520  %empty_761 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2196_i_i)

]]></Node>
<StgValue><ssdm name="empty_761"/></StgValue>
</operation>

<operation id="4597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3521  %tmp_2197_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2197_i_i"/></StgValue>
</operation>

<operation id="4598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3527  %empty_762 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2197_i_i)

]]></Node>
<StgValue><ssdm name="empty_762"/></StgValue>
</operation>

<operation id="4599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3528  %tmp_2198_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2198_i_i"/></StgValue>
</operation>

<operation id="4600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3534  %empty_763 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2198_i_i)

]]></Node>
<StgValue><ssdm name="empty_763"/></StgValue>
</operation>

<operation id="4601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3535  %tmp_2199_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2199_i_i"/></StgValue>
</operation>

<operation id="4602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3541  %empty_764 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2199_i_i)

]]></Node>
<StgValue><ssdm name="empty_764"/></StgValue>
</operation>

<operation id="4603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3542  %tmp_2200_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2200_i_i"/></StgValue>
</operation>

<operation id="4604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3548  %empty_765 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2200_i_i)

]]></Node>
<StgValue><ssdm name="empty_765"/></StgValue>
</operation>

<operation id="4605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3549  %tmp_2201_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2201_i_i"/></StgValue>
</operation>

<operation id="4606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3555  %empty_768 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2201_i_i)

]]></Node>
<StgValue><ssdm name="empty_768"/></StgValue>
</operation>

<operation id="4607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3556  %tmp_2202_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2202_i_i"/></StgValue>
</operation>

<operation id="4608" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3562  %empty_769 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2202_i_i)

]]></Node>
<StgValue><ssdm name="empty_769"/></StgValue>
</operation>

<operation id="4609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3563  %tmp_2203_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2203_i_i"/></StgValue>
</operation>

<operation id="4610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3569  %empty_770 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2203_i_i)

]]></Node>
<StgValue><ssdm name="empty_770"/></StgValue>
</operation>

<operation id="4611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3570  %tmp_2204_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2204_i_i"/></StgValue>
</operation>

<operation id="4612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3576  %empty_771 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2204_i_i)

]]></Node>
<StgValue><ssdm name="empty_771"/></StgValue>
</operation>

<operation id="4613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3577  %tmp_2205_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2205_i_i"/></StgValue>
</operation>

<operation id="4614" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3583  %empty_772 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2205_i_i)

]]></Node>
<StgValue><ssdm name="empty_772"/></StgValue>
</operation>

<operation id="4615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3584  %tmp_2206_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2206_i_i"/></StgValue>
</operation>

<operation id="4616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3590  %empty_773 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2206_i_i)

]]></Node>
<StgValue><ssdm name="empty_773"/></StgValue>
</operation>

<operation id="4617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3591  %tmp_2207_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2207_i_i"/></StgValue>
</operation>

<operation id="4618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3597  %empty_774 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2207_i_i)

]]></Node>
<StgValue><ssdm name="empty_774"/></StgValue>
</operation>

<operation id="4619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3598  %tmp_2208_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2208_i_i"/></StgValue>
</operation>

<operation id="4620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3604  %empty_775 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2208_i_i)

]]></Node>
<StgValue><ssdm name="empty_775"/></StgValue>
</operation>

<operation id="4621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3605  %tmp_2209_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2209_i_i"/></StgValue>
</operation>

<operation id="4622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3611  %empty_776 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2209_i_i)

]]></Node>
<StgValue><ssdm name="empty_776"/></StgValue>
</operation>

<operation id="4623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3612  %tmp_2210_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2210_i_i"/></StgValue>
</operation>

<operation id="4624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3618  %empty_777 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2210_i_i)

]]></Node>
<StgValue><ssdm name="empty_777"/></StgValue>
</operation>

<operation id="4625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3619  %tmp_2211_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2211_i_i"/></StgValue>
</operation>

<operation id="4626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3625  %empty_778 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2211_i_i)

]]></Node>
<StgValue><ssdm name="empty_778"/></StgValue>
</operation>

<operation id="4627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3626  %tmp_2212_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2212_i_i"/></StgValue>
</operation>

<operation id="4628" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3632  %empty_779 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2212_i_i)

]]></Node>
<StgValue><ssdm name="empty_779"/></StgValue>
</operation>

<operation id="4629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3633  %tmp_2213_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2213_i_i"/></StgValue>
</operation>

<operation id="4630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3639  %empty_780 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2213_i_i)

]]></Node>
<StgValue><ssdm name="empty_780"/></StgValue>
</operation>

<operation id="4631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3640  %tmp_2214_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2214_i_i"/></StgValue>
</operation>

<operation id="4632" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3646  %empty_781 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2214_i_i)

]]></Node>
<StgValue><ssdm name="empty_781"/></StgValue>
</operation>

<operation id="4633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3647  %tmp_2215_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2215_i_i"/></StgValue>
</operation>

<operation id="4634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3653  %empty_782 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2215_i_i)

]]></Node>
<StgValue><ssdm name="empty_782"/></StgValue>
</operation>

<operation id="4635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3654  %tmp_2216_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2216_i_i"/></StgValue>
</operation>

<operation id="4636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3660  %empty_783 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2216_i_i)

]]></Node>
<StgValue><ssdm name="empty_783"/></StgValue>
</operation>

<operation id="4637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3661  %tmp_2217_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2217_i_i"/></StgValue>
</operation>

<operation id="4638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3667  %empty_784 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2217_i_i)

]]></Node>
<StgValue><ssdm name="empty_784"/></StgValue>
</operation>

<operation id="4639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3668  %tmp_2218_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2218_i_i"/></StgValue>
</operation>

<operation id="4640" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3674  %empty_785 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2218_i_i)

]]></Node>
<StgValue><ssdm name="empty_785"/></StgValue>
</operation>

<operation id="4641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3675  %tmp_2219_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2219_i_i"/></StgValue>
</operation>

<operation id="4642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3681  %empty_786 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2219_i_i)

]]></Node>
<StgValue><ssdm name="empty_786"/></StgValue>
</operation>

<operation id="4643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3682  %tmp_2220_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2220_i_i"/></StgValue>
</operation>

<operation id="4644" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3687  %tmp_178_12_28_i_i = zext i1 %tmp_177_12_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_12_28_i_i"/></StgValue>
</operation>

<operation id="4645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3688  %empty_787 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2220_i_i)

]]></Node>
<StgValue><ssdm name="empty_787"/></StgValue>
</operation>

<operation id="4646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3689  %tmp_2221_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2221_i_i"/></StgValue>
</operation>

<operation id="4647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3695  %empty_788 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2221_i_i)

]]></Node>
<StgValue><ssdm name="empty_788"/></StgValue>
</operation>

<operation id="4648" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3696  %tmp_2222_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2222_i_i"/></StgValue>
</operation>

<operation id="4649" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3702  %tmp802 = add i16 %tmp_178_12_28_i_i, %p_accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name="tmp802"/></StgValue>
</operation>

<operation id="4650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3704  %tmp1218_cast = zext i2 %tmp803 to i16

]]></Node>
<StgValue><ssdm name="tmp1218_cast"/></StgValue>
</operation>

<operation id="4651" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3705  %tmp804 = add i16 %tmp802, %tmp1218_cast

]]></Node>
<StgValue><ssdm name="tmp804"/></StgValue>
</operation>

<operation id="4652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3711  %tmp1219_cast = zext i3 %tmp807 to i16

]]></Node>
<StgValue><ssdm name="tmp1219_cast"/></StgValue>
</operation>

<operation id="4653" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3712  %tmp808 = add i16 %tmp804, %tmp1219_cast

]]></Node>
<StgValue><ssdm name="tmp808"/></StgValue>
</operation>

<operation id="4654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:3726  %tmp1222_cast = zext i4 %tmp815 to i16

]]></Node>
<StgValue><ssdm name="tmp1222_cast"/></StgValue>
</operation>

<operation id="4655" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3727  %tmp816 = add i16 %tmp808, %tmp1222_cast

]]></Node>
<StgValue><ssdm name="tmp816"/></StgValue>
</operation>

<operation id="4656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4025" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:3758  %tmp1229_cast = zext i5 %tmp832 to i16

]]></Node>
<StgValue><ssdm name="tmp1229_cast"/></StgValue>
</operation>

<operation id="4657" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3759  %accu_0_12_V = add i16 %tmp816, %tmp1229_cast

]]></Node>
<StgValue><ssdm name="accu_0_12_V"/></StgValue>
</operation>

<operation id="4658" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4027" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3760  %empty_789 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2222_i_i)

]]></Node>
<StgValue><ssdm name="empty_789"/></StgValue>
</operation>

<operation id="4659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4030" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3763  %tmp_2223_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2223_i_i"/></StgValue>
</operation>

<operation id="4660" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3769  %empty_790 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2223_i_i)

]]></Node>
<StgValue><ssdm name="empty_790"/></StgValue>
</operation>

<operation id="4661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4037" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3770  %tmp_2224_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2224_i_i"/></StgValue>
</operation>

<operation id="4662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4043" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3776  %empty_791 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2224_i_i)

]]></Node>
<StgValue><ssdm name="empty_791"/></StgValue>
</operation>

<operation id="4663" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4044" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3777  %tmp_2225_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2225_i_i"/></StgValue>
</operation>

<operation id="4664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3783  %empty_792 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2225_i_i)

]]></Node>
<StgValue><ssdm name="empty_792"/></StgValue>
</operation>

<operation id="4665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4051" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3784  %tmp_2226_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2226_i_i"/></StgValue>
</operation>

<operation id="4666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4057" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3790  %empty_793 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2226_i_i)

]]></Node>
<StgValue><ssdm name="empty_793"/></StgValue>
</operation>

<operation id="4667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4058" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3791  %tmp_2227_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2227_i_i"/></StgValue>
</operation>

<operation id="4668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3797  %empty_794 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2227_i_i)

]]></Node>
<StgValue><ssdm name="empty_794"/></StgValue>
</operation>

<operation id="4669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4065" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3798  %tmp_2228_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2228_i_i"/></StgValue>
</operation>

<operation id="4670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4071" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3804  %empty_795 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2228_i_i)

]]></Node>
<StgValue><ssdm name="empty_795"/></StgValue>
</operation>

<operation id="4671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4072" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3805  %tmp_2229_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2229_i_i"/></StgValue>
</operation>

<operation id="4672" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4078" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3811  %empty_796 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2229_i_i)

]]></Node>
<StgValue><ssdm name="empty_796"/></StgValue>
</operation>

<operation id="4673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4079" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3812  %tmp_2230_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2230_i_i"/></StgValue>
</operation>

<operation id="4674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3818  %empty_797 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2230_i_i)

]]></Node>
<StgValue><ssdm name="empty_797"/></StgValue>
</operation>

<operation id="4675" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3819  %tmp_2231_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2231_i_i"/></StgValue>
</operation>

<operation id="4676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4092" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3825  %empty_798 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2231_i_i)

]]></Node>
<StgValue><ssdm name="empty_798"/></StgValue>
</operation>

<operation id="4677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4093" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3826  %tmp_2232_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2232_i_i"/></StgValue>
</operation>

<operation id="4678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4099" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3832  %empty_799 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2232_i_i)

]]></Node>
<StgValue><ssdm name="empty_799"/></StgValue>
</operation>

<operation id="4679" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3833  %tmp_2233_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2233_i_i"/></StgValue>
</operation>

<operation id="4680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3839  %empty_802 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2233_i_i)

]]></Node>
<StgValue><ssdm name="empty_802"/></StgValue>
</operation>

<operation id="4681" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3840  %tmp_2234_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2234_i_i"/></StgValue>
</operation>

<operation id="4682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3846  %empty_803 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2234_i_i)

]]></Node>
<StgValue><ssdm name="empty_803"/></StgValue>
</operation>

<operation id="4683" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3847  %tmp_2235_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2235_i_i"/></StgValue>
</operation>

<operation id="4684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3853  %empty_804 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2235_i_i)

]]></Node>
<StgValue><ssdm name="empty_804"/></StgValue>
</operation>

<operation id="4685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3854  %tmp_2236_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2236_i_i"/></StgValue>
</operation>

<operation id="4686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3860  %empty_805 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2236_i_i)

]]></Node>
<StgValue><ssdm name="empty_805"/></StgValue>
</operation>

<operation id="4687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3861  %tmp_2237_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2237_i_i"/></StgValue>
</operation>

<operation id="4688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3867  %empty_806 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2237_i_i)

]]></Node>
<StgValue><ssdm name="empty_806"/></StgValue>
</operation>

<operation id="4689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3868  %tmp_2238_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2238_i_i"/></StgValue>
</operation>

<operation id="4690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3874  %empty_807 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2238_i_i)

]]></Node>
<StgValue><ssdm name="empty_807"/></StgValue>
</operation>

<operation id="4691" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3875  %tmp_2239_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2239_i_i"/></StgValue>
</operation>

<operation id="4692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3881  %empty_808 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2239_i_i)

]]></Node>
<StgValue><ssdm name="empty_808"/></StgValue>
</operation>

<operation id="4693" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3882  %tmp_2240_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2240_i_i"/></StgValue>
</operation>

<operation id="4694" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3888  %empty_809 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2240_i_i)

]]></Node>
<StgValue><ssdm name="empty_809"/></StgValue>
</operation>

<operation id="4695" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3889  %tmp_2241_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2241_i_i"/></StgValue>
</operation>

<operation id="4696" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3895  %empty_810 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2241_i_i)

]]></Node>
<StgValue><ssdm name="empty_810"/></StgValue>
</operation>

<operation id="4697" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3896  %tmp_2242_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2242_i_i"/></StgValue>
</operation>

<operation id="4698" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3902  %empty_811 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2242_i_i)

]]></Node>
<StgValue><ssdm name="empty_811"/></StgValue>
</operation>

<operation id="4699" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3903  %tmp_2243_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2243_i_i"/></StgValue>
</operation>

<operation id="4700" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3909  %empty_812 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2243_i_i)

]]></Node>
<StgValue><ssdm name="empty_812"/></StgValue>
</operation>

<operation id="4701" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3910  %tmp_2244_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2244_i_i"/></StgValue>
</operation>

<operation id="4702" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3916  %empty_813 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2244_i_i)

]]></Node>
<StgValue><ssdm name="empty_813"/></StgValue>
</operation>

<operation id="4703" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3917  %tmp_2245_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2245_i_i"/></StgValue>
</operation>

<operation id="4704" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3923  %empty_814 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2245_i_i)

]]></Node>
<StgValue><ssdm name="empty_814"/></StgValue>
</operation>

<operation id="4705" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3924  %tmp_2246_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2246_i_i"/></StgValue>
</operation>

<operation id="4706" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3930  %empty_815 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2246_i_i)

]]></Node>
<StgValue><ssdm name="empty_815"/></StgValue>
</operation>

<operation id="4707" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4198" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3931  %tmp_2247_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2247_i_i"/></StgValue>
</operation>

<operation id="4708" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3937  %empty_816 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2247_i_i)

]]></Node>
<StgValue><ssdm name="empty_816"/></StgValue>
</operation>

<operation id="4709" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3938  %tmp_2248_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2248_i_i"/></StgValue>
</operation>

<operation id="4710" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3944  %empty_817 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2248_i_i)

]]></Node>
<StgValue><ssdm name="empty_817"/></StgValue>
</operation>

<operation id="4711" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3945  %tmp_2249_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2249_i_i"/></StgValue>
</operation>

<operation id="4712" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3951  %empty_818 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2249_i_i)

]]></Node>
<StgValue><ssdm name="empty_818"/></StgValue>
</operation>

<operation id="4713" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3952  %tmp_2250_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2250_i_i"/></StgValue>
</operation>

<operation id="4714" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3958  %empty_819 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2250_i_i)

]]></Node>
<StgValue><ssdm name="empty_819"/></StgValue>
</operation>

<operation id="4715" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3959  %tmp_2251_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2251_i_i"/></StgValue>
</operation>

<operation id="4716" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3965  %empty_820 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2251_i_i)

]]></Node>
<StgValue><ssdm name="empty_820"/></StgValue>
</operation>

<operation id="4717" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3966  %tmp_2252_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2252_i_i"/></StgValue>
</operation>

<operation id="4718" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4238" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:3971  %tmp_178_13_28_i_i = zext i1 %tmp_177_13_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_13_28_i_i"/></StgValue>
</operation>

<operation id="4719" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3972  %empty_821 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2252_i_i)

]]></Node>
<StgValue><ssdm name="empty_821"/></StgValue>
</operation>

<operation id="4720" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3973  %tmp_2253_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2253_i_i"/></StgValue>
</operation>

<operation id="4721" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:3979  %empty_822 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2253_i_i)

]]></Node>
<StgValue><ssdm name="empty_822"/></StgValue>
</operation>

<operation id="4722" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:3980  %tmp_2254_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2254_i_i"/></StgValue>
</operation>

<operation id="4723" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3986  %tmp865 = add i16 %tmp_178_13_28_i_i, %p_accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name="tmp865"/></StgValue>
</operation>

<operation id="4724" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4255" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:3988  %tmp1311_cast = zext i2 %tmp866 to i16

]]></Node>
<StgValue><ssdm name="tmp1311_cast"/></StgValue>
</operation>

<operation id="4725" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3989  %tmp867 = add i16 %tmp865, %tmp1311_cast

]]></Node>
<StgValue><ssdm name="tmp867"/></StgValue>
</operation>

<operation id="4726" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4262" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:3995  %tmp1312_cast = zext i3 %tmp870 to i16

]]></Node>
<StgValue><ssdm name="tmp1312_cast"/></StgValue>
</operation>

<operation id="4727" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:3996  %tmp871 = add i16 %tmp867, %tmp1312_cast

]]></Node>
<StgValue><ssdm name="tmp871"/></StgValue>
</operation>

<operation id="4728" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4277" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4010  %tmp1315_cast = zext i4 %tmp878 to i16

]]></Node>
<StgValue><ssdm name="tmp1315_cast"/></StgValue>
</operation>

<operation id="4729" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4011  %tmp879 = add i16 %tmp871, %tmp1315_cast

]]></Node>
<StgValue><ssdm name="tmp879"/></StgValue>
</operation>

<operation id="4730" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4309" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4042  %tmp1322_cast = zext i5 %tmp895 to i16

]]></Node>
<StgValue><ssdm name="tmp1322_cast"/></StgValue>
</operation>

<operation id="4731" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4043  %accu_0_13_V = add i16 %tmp879, %tmp1322_cast

]]></Node>
<StgValue><ssdm name="accu_0_13_V"/></StgValue>
</operation>

<operation id="4732" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4044  %empty_823 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2254_i_i)

]]></Node>
<StgValue><ssdm name="empty_823"/></StgValue>
</operation>

<operation id="4733" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4047  %tmp_2255_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2255_i_i"/></StgValue>
</operation>

<operation id="4734" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4053  %empty_824 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2255_i_i)

]]></Node>
<StgValue><ssdm name="empty_824"/></StgValue>
</operation>

<operation id="4735" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4054  %tmp_2256_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2256_i_i"/></StgValue>
</operation>

<operation id="4736" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4060  %empty_825 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2256_i_i)

]]></Node>
<StgValue><ssdm name="empty_825"/></StgValue>
</operation>

<operation id="4737" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4061  %tmp_2257_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2257_i_i"/></StgValue>
</operation>

<operation id="4738" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4067  %empty_826 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2257_i_i)

]]></Node>
<StgValue><ssdm name="empty_826"/></StgValue>
</operation>

<operation id="4739" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4068  %tmp_2258_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2258_i_i"/></StgValue>
</operation>

<operation id="4740" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4074  %empty_827 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2258_i_i)

]]></Node>
<StgValue><ssdm name="empty_827"/></StgValue>
</operation>

<operation id="4741" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4075  %tmp_2259_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2259_i_i"/></StgValue>
</operation>

<operation id="4742" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4081  %empty_828 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2259_i_i)

]]></Node>
<StgValue><ssdm name="empty_828"/></StgValue>
</operation>

<operation id="4743" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4082  %tmp_2260_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2260_i_i"/></StgValue>
</operation>

<operation id="4744" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4088  %empty_829 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2260_i_i)

]]></Node>
<StgValue><ssdm name="empty_829"/></StgValue>
</operation>

<operation id="4745" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4089  %tmp_2261_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2261_i_i"/></StgValue>
</operation>

<operation id="4746" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4095  %empty_830 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2261_i_i)

]]></Node>
<StgValue><ssdm name="empty_830"/></StgValue>
</operation>

<operation id="4747" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4096  %tmp_2262_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2262_i_i"/></StgValue>
</operation>

<operation id="4748" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4102  %empty_831 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2262_i_i)

]]></Node>
<StgValue><ssdm name="empty_831"/></StgValue>
</operation>

<operation id="4749" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4103  %tmp_2263_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2263_i_i"/></StgValue>
</operation>

<operation id="4750" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4109  %empty_832 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2263_i_i)

]]></Node>
<StgValue><ssdm name="empty_832"/></StgValue>
</operation>

<operation id="4751" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4110  %tmp_2264_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2264_i_i"/></StgValue>
</operation>

<operation id="4752" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4116  %empty_833 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2264_i_i)

]]></Node>
<StgValue><ssdm name="empty_833"/></StgValue>
</operation>

<operation id="4753" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4117  %tmp_2265_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2265_i_i"/></StgValue>
</operation>

<operation id="4754" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4123  %empty_836 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2265_i_i)

]]></Node>
<StgValue><ssdm name="empty_836"/></StgValue>
</operation>

<operation id="4755" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4124  %tmp_2266_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2266_i_i"/></StgValue>
</operation>

<operation id="4756" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4130  %empty_837 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2266_i_i)

]]></Node>
<StgValue><ssdm name="empty_837"/></StgValue>
</operation>

<operation id="4757" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4131  %tmp_2267_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2267_i_i"/></StgValue>
</operation>

<operation id="4758" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4137  %empty_838 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2267_i_i)

]]></Node>
<StgValue><ssdm name="empty_838"/></StgValue>
</operation>

<operation id="4759" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4138  %tmp_2268_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2268_i_i"/></StgValue>
</operation>

<operation id="4760" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4144  %empty_839 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2268_i_i)

]]></Node>
<StgValue><ssdm name="empty_839"/></StgValue>
</operation>

<operation id="4761" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4145  %tmp_2269_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2269_i_i"/></StgValue>
</operation>

<operation id="4762" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4151  %empty_840 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2269_i_i)

]]></Node>
<StgValue><ssdm name="empty_840"/></StgValue>
</operation>

<operation id="4763" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4152  %tmp_2270_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2270_i_i"/></StgValue>
</operation>

<operation id="4764" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4158  %empty_841 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2270_i_i)

]]></Node>
<StgValue><ssdm name="empty_841"/></StgValue>
</operation>

<operation id="4765" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4159  %tmp_2271_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2271_i_i"/></StgValue>
</operation>

<operation id="4766" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4165  %empty_842 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2271_i_i)

]]></Node>
<StgValue><ssdm name="empty_842"/></StgValue>
</operation>

<operation id="4767" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4166  %tmp_2272_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2272_i_i"/></StgValue>
</operation>

<operation id="4768" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4172  %empty_843 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2272_i_i)

]]></Node>
<StgValue><ssdm name="empty_843"/></StgValue>
</operation>

<operation id="4769" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4440" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4173  %tmp_2273_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2273_i_i"/></StgValue>
</operation>

<operation id="4770" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4179  %empty_844 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2273_i_i)

]]></Node>
<StgValue><ssdm name="empty_844"/></StgValue>
</operation>

<operation id="4771" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4447" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4180  %tmp_2274_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2274_i_i"/></StgValue>
</operation>

<operation id="4772" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4186  %empty_845 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2274_i_i)

]]></Node>
<StgValue><ssdm name="empty_845"/></StgValue>
</operation>

<operation id="4773" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4187  %tmp_2275_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2275_i_i"/></StgValue>
</operation>

<operation id="4774" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4460" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4193  %empty_846 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2275_i_i)

]]></Node>
<StgValue><ssdm name="empty_846"/></StgValue>
</operation>

<operation id="4775" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4461" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4194  %tmp_2276_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2276_i_i"/></StgValue>
</operation>

<operation id="4776" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4200  %empty_847 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2276_i_i)

]]></Node>
<StgValue><ssdm name="empty_847"/></StgValue>
</operation>

<operation id="4777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4201  %tmp_2277_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2277_i_i"/></StgValue>
</operation>

<operation id="4778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4474" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4207  %empty_848 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2277_i_i)

]]></Node>
<StgValue><ssdm name="empty_848"/></StgValue>
</operation>

<operation id="4779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4208  %tmp_2278_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2278_i_i"/></StgValue>
</operation>

<operation id="4780" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4214  %empty_849 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2278_i_i)

]]></Node>
<StgValue><ssdm name="empty_849"/></StgValue>
</operation>

<operation id="4781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4482" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4215  %tmp_2279_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2279_i_i"/></StgValue>
</operation>

<operation id="4782" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4221  %empty_850 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2279_i_i)

]]></Node>
<StgValue><ssdm name="empty_850"/></StgValue>
</operation>

<operation id="4783" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4489" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4222  %tmp_2280_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2280_i_i"/></StgValue>
</operation>

<operation id="4784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4228  %empty_851 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2280_i_i)

]]></Node>
<StgValue><ssdm name="empty_851"/></StgValue>
</operation>

<operation id="4785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4496" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4229  %tmp_2281_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2281_i_i"/></StgValue>
</operation>

<operation id="4786" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4235  %empty_852 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2281_i_i)

]]></Node>
<StgValue><ssdm name="empty_852"/></StgValue>
</operation>

<operation id="4787" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4236  %tmp_2282_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2282_i_i"/></StgValue>
</operation>

<operation id="4788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4242  %empty_853 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2282_i_i)

]]></Node>
<StgValue><ssdm name="empty_853"/></StgValue>
</operation>

<operation id="4789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4510" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4243  %tmp_2283_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2283_i_i"/></StgValue>
</operation>

<operation id="4790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4249  %empty_854 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2283_i_i)

]]></Node>
<StgValue><ssdm name="empty_854"/></StgValue>
</operation>

<operation id="4791" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4250  %tmp_2284_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2284_i_i"/></StgValue>
</operation>

<operation id="4792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4522" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4255  %tmp_178_14_28_i_i = zext i1 %tmp_177_14_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_14_28_i_i"/></StgValue>
</operation>

<operation id="4793" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4256  %empty_855 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2284_i_i)

]]></Node>
<StgValue><ssdm name="empty_855"/></StgValue>
</operation>

<operation id="4794" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4257  %tmp_2285_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2285_i_i"/></StgValue>
</operation>

<operation id="4795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4530" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4263  %empty_856 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2285_i_i)

]]></Node>
<StgValue><ssdm name="empty_856"/></StgValue>
</operation>

<operation id="4796" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4264  %tmp_2286_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2286_i_i"/></StgValue>
</operation>

<operation id="4797" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4270  %tmp928 = add i16 %tmp_178_14_28_i_i, %p_accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name="tmp928"/></StgValue>
</operation>

<operation id="4798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4539" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4272  %tmp1404_cast = zext i2 %tmp929 to i16

]]></Node>
<StgValue><ssdm name="tmp1404_cast"/></StgValue>
</operation>

<operation id="4799" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4273  %tmp930 = add i16 %tmp928, %tmp1404_cast

]]></Node>
<StgValue><ssdm name="tmp930"/></StgValue>
</operation>

<operation id="4800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4546" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4279  %tmp1405_cast = zext i3 %tmp933 to i16

]]></Node>
<StgValue><ssdm name="tmp1405_cast"/></StgValue>
</operation>

<operation id="4801" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4280  %tmp934 = add i16 %tmp930, %tmp1405_cast

]]></Node>
<StgValue><ssdm name="tmp934"/></StgValue>
</operation>

<operation id="4802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4561" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4294  %tmp1408_cast = zext i4 %tmp941 to i16

]]></Node>
<StgValue><ssdm name="tmp1408_cast"/></StgValue>
</operation>

<operation id="4803" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4295  %tmp942 = add i16 %tmp934, %tmp1408_cast

]]></Node>
<StgValue><ssdm name="tmp942"/></StgValue>
</operation>

<operation id="4804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4593" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4326  %tmp1415_cast = zext i5 %tmp958 to i16

]]></Node>
<StgValue><ssdm name="tmp1415_cast"/></StgValue>
</operation>

<operation id="4805" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4327  %accu_0_14_V = add i16 %tmp942, %tmp1415_cast

]]></Node>
<StgValue><ssdm name="accu_0_14_V"/></StgValue>
</operation>

<operation id="4806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4328  %empty_857 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2286_i_i)

]]></Node>
<StgValue><ssdm name="empty_857"/></StgValue>
</operation>

<operation id="4807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4331  %tmp_2287_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2287_i_i"/></StgValue>
</operation>

<operation id="4808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4337  %empty_858 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2287_i_i)

]]></Node>
<StgValue><ssdm name="empty_858"/></StgValue>
</operation>

<operation id="4809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4605" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4338  %tmp_2288_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2288_i_i"/></StgValue>
</operation>

<operation id="4810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4344  %empty_859 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2288_i_i)

]]></Node>
<StgValue><ssdm name="empty_859"/></StgValue>
</operation>

<operation id="4811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4612" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4345  %tmp_2289_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2289_i_i"/></StgValue>
</operation>

<operation id="4812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4351  %empty_860 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2289_i_i)

]]></Node>
<StgValue><ssdm name="empty_860"/></StgValue>
</operation>

<operation id="4813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4619" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4352  %tmp_2290_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2290_i_i"/></StgValue>
</operation>

<operation id="4814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4358  %empty_861 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2290_i_i)

]]></Node>
<StgValue><ssdm name="empty_861"/></StgValue>
</operation>

<operation id="4815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4359  %tmp_2291_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2291_i_i"/></StgValue>
</operation>

<operation id="4816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4365  %empty_862 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2291_i_i)

]]></Node>
<StgValue><ssdm name="empty_862"/></StgValue>
</operation>

<operation id="4817" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4366  %tmp_2292_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2292_i_i"/></StgValue>
</operation>

<operation id="4818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4372  %empty_863 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2292_i_i)

]]></Node>
<StgValue><ssdm name="empty_863"/></StgValue>
</operation>

<operation id="4819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4373  %tmp_2293_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2293_i_i"/></StgValue>
</operation>

<operation id="4820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4379  %empty_864 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2293_i_i)

]]></Node>
<StgValue><ssdm name="empty_864"/></StgValue>
</operation>

<operation id="4821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4380  %tmp_2294_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2294_i_i"/></StgValue>
</operation>

<operation id="4822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4386  %empty_865 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2294_i_i)

]]></Node>
<StgValue><ssdm name="empty_865"/></StgValue>
</operation>

<operation id="4823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4387  %tmp_2295_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2295_i_i"/></StgValue>
</operation>

<operation id="4824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4393  %empty_866 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2295_i_i)

]]></Node>
<StgValue><ssdm name="empty_866"/></StgValue>
</operation>

<operation id="4825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4661" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4394  %tmp_2296_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2296_i_i"/></StgValue>
</operation>

<operation id="4826" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4400  %empty_867 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2296_i_i)

]]></Node>
<StgValue><ssdm name="empty_867"/></StgValue>
</operation>

<operation id="4827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4668" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4401  %tmp_2297_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2297_i_i"/></StgValue>
</operation>

<operation id="4828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4407  %empty_870 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2297_i_i)

]]></Node>
<StgValue><ssdm name="empty_870"/></StgValue>
</operation>

<operation id="4829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4408  %tmp_2298_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2298_i_i"/></StgValue>
</operation>

<operation id="4830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4414  %empty_871 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2298_i_i)

]]></Node>
<StgValue><ssdm name="empty_871"/></StgValue>
</operation>

<operation id="4831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4682" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4415  %tmp_2299_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2299_i_i"/></StgValue>
</operation>

<operation id="4832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4421  %empty_872 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2299_i_i)

]]></Node>
<StgValue><ssdm name="empty_872"/></StgValue>
</operation>

<operation id="4833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4689" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4422  %tmp_2300_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2300_i_i"/></StgValue>
</operation>

<operation id="4834" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4428  %empty_873 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2300_i_i)

]]></Node>
<StgValue><ssdm name="empty_873"/></StgValue>
</operation>

<operation id="4835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4696" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4429  %tmp_2301_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2301_i_i"/></StgValue>
</operation>

<operation id="4836" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4702" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4435  %empty_874 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2301_i_i)

]]></Node>
<StgValue><ssdm name="empty_874"/></StgValue>
</operation>

<operation id="4837" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4703" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4436  %tmp_2302_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2302_i_i"/></StgValue>
</operation>

<operation id="4838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4442  %empty_875 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2302_i_i)

]]></Node>
<StgValue><ssdm name="empty_875"/></StgValue>
</operation>

<operation id="4839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4443  %tmp_2303_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2303_i_i"/></StgValue>
</operation>

<operation id="4840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4449  %empty_876 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2303_i_i)

]]></Node>
<StgValue><ssdm name="empty_876"/></StgValue>
</operation>

<operation id="4841" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4717" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4450  %tmp_2304_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2304_i_i"/></StgValue>
</operation>

<operation id="4842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4456  %empty_877 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2304_i_i)

]]></Node>
<StgValue><ssdm name="empty_877"/></StgValue>
</operation>

<operation id="4843" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4457  %tmp_2305_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2305_i_i"/></StgValue>
</operation>

<operation id="4844" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4730" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4463  %empty_878 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2305_i_i)

]]></Node>
<StgValue><ssdm name="empty_878"/></StgValue>
</operation>

<operation id="4845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4731" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4464  %tmp_2306_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2306_i_i"/></StgValue>
</operation>

<operation id="4846" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4470  %empty_879 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2306_i_i)

]]></Node>
<StgValue><ssdm name="empty_879"/></StgValue>
</operation>

<operation id="4847" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4471  %tmp_2307_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2307_i_i"/></StgValue>
</operation>

<operation id="4848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4477  %empty_880 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2307_i_i)

]]></Node>
<StgValue><ssdm name="empty_880"/></StgValue>
</operation>

<operation id="4849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4478  %tmp_2308_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2308_i_i"/></StgValue>
</operation>

<operation id="4850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4484  %empty_881 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2308_i_i)

]]></Node>
<StgValue><ssdm name="empty_881"/></StgValue>
</operation>

<operation id="4851" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4485  %tmp_2309_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2309_i_i"/></StgValue>
</operation>

<operation id="4852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4491  %empty_882 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2309_i_i)

]]></Node>
<StgValue><ssdm name="empty_882"/></StgValue>
</operation>

<operation id="4853" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4492  %tmp_2310_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2310_i_i"/></StgValue>
</operation>

<operation id="4854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4498  %empty_883 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2310_i_i)

]]></Node>
<StgValue><ssdm name="empty_883"/></StgValue>
</operation>

<operation id="4855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4766" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4499  %tmp_2311_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2311_i_i"/></StgValue>
</operation>

<operation id="4856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4505  %empty_884 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2311_i_i)

]]></Node>
<StgValue><ssdm name="empty_884"/></StgValue>
</operation>

<operation id="4857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4773" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4506  %tmp_2312_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2312_i_i"/></StgValue>
</operation>

<operation id="4858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4512  %empty_885 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2312_i_i)

]]></Node>
<StgValue><ssdm name="empty_885"/></StgValue>
</operation>

<operation id="4859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4780" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4513  %tmp_2313_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2313_i_i"/></StgValue>
</operation>

<operation id="4860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4519  %empty_886 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2313_i_i)

]]></Node>
<StgValue><ssdm name="empty_886"/></StgValue>
</operation>

<operation id="4861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4787" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4520  %tmp_2314_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2314_i_i"/></StgValue>
</operation>

<operation id="4862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4526  %empty_887 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2314_i_i)

]]></Node>
<StgValue><ssdm name="empty_887"/></StgValue>
</operation>

<operation id="4863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4794" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4527  %tmp_2315_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2315_i_i"/></StgValue>
</operation>

<operation id="4864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4533  %empty_888 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2315_i_i)

]]></Node>
<StgValue><ssdm name="empty_888"/></StgValue>
</operation>

<operation id="4865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4534  %tmp_2316_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2316_i_i"/></StgValue>
</operation>

<operation id="4866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4806" bw="16" op_0_bw="1">
<![CDATA[
.critedge.0.i.i:4539  %tmp_178_15_28_i_i = zext i1 %tmp_177_15_28_i_i to i16

]]></Node>
<StgValue><ssdm name="tmp_178_15_28_i_i"/></StgValue>
</operation>

<operation id="4867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4540  %empty_889 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2316_i_i)

]]></Node>
<StgValue><ssdm name="empty_889"/></StgValue>
</operation>

<operation id="4868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4541  %tmp_2317_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2317_i_i"/></StgValue>
</operation>

<operation id="4869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4814" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4547  %empty_890 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2317_i_i)

]]></Node>
<StgValue><ssdm name="empty_890"/></StgValue>
</operation>

<operation id="4870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4815" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.critedge.0.i.i:4548  %tmp_2318_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_2318_i_i"/></StgValue>
</operation>

<operation id="4871" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4554  %tmp991 = add i16 %tmp_178_15_28_i_i, %p_accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name="tmp991"/></StgValue>
</operation>

<operation id="4872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4823" bw="16" op_0_bw="2">
<![CDATA[
.critedge.0.i.i:4556  %tmp1497_cast = zext i2 %tmp992 to i16

]]></Node>
<StgValue><ssdm name="tmp1497_cast"/></StgValue>
</operation>

<operation id="4873" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4557  %tmp993 = add i16 %tmp991, %tmp1497_cast

]]></Node>
<StgValue><ssdm name="tmp993"/></StgValue>
</operation>

<operation id="4874" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4830" bw="16" op_0_bw="3">
<![CDATA[
.critedge.0.i.i:4563  %tmp1498_cast = zext i3 %tmp996 to i16

]]></Node>
<StgValue><ssdm name="tmp1498_cast"/></StgValue>
</operation>

<operation id="4875" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4564  %tmp997 = add i16 %tmp993, %tmp1498_cast

]]></Node>
<StgValue><ssdm name="tmp997"/></StgValue>
</operation>

<operation id="4876" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4845" bw="16" op_0_bw="4">
<![CDATA[
.critedge.0.i.i:4578  %tmp1501_cast = zext i4 %tmp1004 to i16

]]></Node>
<StgValue><ssdm name="tmp1501_cast"/></StgValue>
</operation>

<operation id="4877" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4579  %tmp1005 = add i16 %tmp997, %tmp1501_cast

]]></Node>
<StgValue><ssdm name="tmp1005"/></StgValue>
</operation>

<operation id="4878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4877" bw="16" op_0_bw="5">
<![CDATA[
.critedge.0.i.i:4610  %tmp1508_cast = zext i5 %tmp1021 to i16

]]></Node>
<StgValue><ssdm name="tmp1508_cast"/></StgValue>
</operation>

<operation id="4879" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4611  %accu_0_15_V = add i16 %tmp1005, %tmp1508_cast

]]></Node>
<StgValue><ssdm name="accu_0_15_V"/></StgValue>
</operation>

<operation id="4880" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4879" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.critedge.0.i.i:4612  %empty_891 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_2318_i_i)

]]></Node>
<StgValue><ssdm name="empty_891"/></StgValue>
</operation>

<operation id="4881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4883" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4616  store i16 %accu_0_15_V, i16* %accu_V_0_15_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4882" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4884" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4617  store i16 %accu_0_14_V, i16* %accu_V_0_14_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4883" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4885" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4618  store i16 %accu_0_13_V, i16* %accu_V_0_13_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4884" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4886" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4619  store i16 %accu_0_12_V, i16* %accu_V_0_12_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4885" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4887" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4620  store i16 %accu_0_11_V, i16* %accu_V_0_11_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4888" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4621  store i16 %accu_0_10_V, i16* %accu_V_0_10_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4889" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4622  store i16 %accu_0_9_V, i16* %accu_V_0_9_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4890" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4623  store i16 %accu_0_8_V, i16* %accu_V_0_8_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4889" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4891" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4624  store i16 %accu_0_7_V, i16* %accu_V_0_7_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4892" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4625  store i16 %accu_0_6_V, i16* %accu_V_0_6_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4891" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4893" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4626  store i16 %accu_0_5_V, i16* %accu_V_0_5_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4892" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4894" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4627  store i16 %accu_0_4_V, i16* %accu_V_0_4_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4893" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4895" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4628  store i16 %accu_0_3_V, i16* %accu_V_0_3_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4894" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4896" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4629  store i16 %accu_0_2_V, i16* %accu_V_0_2_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4897" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4630  store i16 %accu_0_1_V, i16* %accu_V_0_1_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4898" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.critedge.0.i.i:4631  store i16 %accu_0_0_V, i16* %accu_V_0_0_i_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4897" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4908" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:3  %threshs3_m_threshold_17 = load i16* %threshs3_m_threshold_16, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_17"/></StgValue>
</operation>

<operation id="4898" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4911" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:6  %threshs3_m_threshold_19 = load i16* %threshs3_m_threshold_18, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_19"/></StgValue>
</operation>

<operation id="4899" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4914" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:9  %threshs3_m_threshold_21 = load i16* %threshs3_m_threshold_20, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_21"/></StgValue>
</operation>

<operation id="4900" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4917" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:12  %threshs3_m_threshold_23 = load i16* %threshs3_m_threshold_22, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_23"/></StgValue>
</operation>

<operation id="4901" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4920" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:15  %threshs3_m_threshold_25 = load i16* %threshs3_m_threshold_24, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_25"/></StgValue>
</operation>

<operation id="4902" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4923" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:18  %threshs3_m_threshold_27 = load i16* %threshs3_m_threshold_26, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_27"/></StgValue>
</operation>

<operation id="4903" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4926" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:21  %threshs3_m_threshold_29 = load i16* %threshs3_m_threshold_28, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_29"/></StgValue>
</operation>

<operation id="4904" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4929" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:24  %threshs3_m_threshold_31 = load i16* %threshs3_m_threshold_30, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_31"/></StgValue>
</operation>

<operation id="4905" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4932" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:27  %threshs3_m_threshold_33 = load i16* %threshs3_m_threshold_32, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_33"/></StgValue>
</operation>

<operation id="4906" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4935" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:30  %threshs3_m_threshold_35 = load i16* %threshs3_m_threshold_34, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_35"/></StgValue>
</operation>

<operation id="4907" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4938" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:33  %threshs3_m_threshold_37 = load i16* %threshs3_m_threshold_36, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_37"/></StgValue>
</operation>

<operation id="4908" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4941" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:36  %threshs3_m_threshold_39 = load i16* %threshs3_m_threshold_38, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_39"/></StgValue>
</operation>

<operation id="4909" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4944" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:39  %threshs3_m_threshold_41 = load i16* %threshs3_m_threshold_40, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_41"/></StgValue>
</operation>

<operation id="4910" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4947" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:42  %threshs3_m_threshold_43 = load i16* %threshs3_m_threshold_42, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_43"/></StgValue>
</operation>

<operation id="4911" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4950" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:45  %threshs3_m_threshold_45 = load i16* %threshs3_m_threshold_44, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_45"/></StgValue>
</operation>

<operation id="4912" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4953" bw="16" op_0_bw="3">
<![CDATA[
.preheader11.0.i.i:48  %threshs3_m_threshold_47 = load i16* %threshs3_m_threshold_46, align 2

]]></Node>
<StgValue><ssdm name="threshs3_m_threshold_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="4913" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4909" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:4  %tmp_i_i_i = icmp slt i16 %threshs3_m_threshold_17, %accu_0_0_V

]]></Node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="4914" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4912" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:7  %tmp_i1267_i_i = icmp slt i16 %threshs3_m_threshold_19, %accu_0_1_V

]]></Node>
<StgValue><ssdm name="tmp_i1267_i_i"/></StgValue>
</operation>

<operation id="4915" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4915" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:10  %tmp_i1268_i_i = icmp slt i16 %threshs3_m_threshold_21, %accu_0_2_V

]]></Node>
<StgValue><ssdm name="tmp_i1268_i_i"/></StgValue>
</operation>

<operation id="4916" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4918" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:13  %tmp_i1269_i_i = icmp slt i16 %threshs3_m_threshold_23, %accu_0_3_V

]]></Node>
<StgValue><ssdm name="tmp_i1269_i_i"/></StgValue>
</operation>

<operation id="4917" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:16  %tmp_i1270_i_i = icmp slt i16 %threshs3_m_threshold_25, %accu_0_4_V

]]></Node>
<StgValue><ssdm name="tmp_i1270_i_i"/></StgValue>
</operation>

<operation id="4918" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4924" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:19  %tmp_i1271_i_i = icmp slt i16 %threshs3_m_threshold_27, %accu_0_5_V

]]></Node>
<StgValue><ssdm name="tmp_i1271_i_i"/></StgValue>
</operation>

<operation id="4919" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4927" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:22  %tmp_i1272_i_i = icmp slt i16 %threshs3_m_threshold_29, %accu_0_6_V

]]></Node>
<StgValue><ssdm name="tmp_i1272_i_i"/></StgValue>
</operation>

<operation id="4920" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4930" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:25  %tmp_i1273_i_i = icmp slt i16 %threshs3_m_threshold_31, %accu_0_7_V

]]></Node>
<StgValue><ssdm name="tmp_i1273_i_i"/></StgValue>
</operation>

<operation id="4921" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4933" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:28  %tmp_i1274_i_i = icmp slt i16 %threshs3_m_threshold_33, %accu_0_8_V

]]></Node>
<StgValue><ssdm name="tmp_i1274_i_i"/></StgValue>
</operation>

<operation id="4922" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4936" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:31  %tmp_i1275_i_i = icmp slt i16 %threshs3_m_threshold_35, %accu_0_9_V

]]></Node>
<StgValue><ssdm name="tmp_i1275_i_i"/></StgValue>
</operation>

<operation id="4923" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4939" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:34  %tmp_i1276_i_i = icmp slt i16 %threshs3_m_threshold_37, %accu_0_10_V

]]></Node>
<StgValue><ssdm name="tmp_i1276_i_i"/></StgValue>
</operation>

<operation id="4924" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4942" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:37  %tmp_i1277_i_i = icmp slt i16 %threshs3_m_threshold_39, %accu_0_11_V

]]></Node>
<StgValue><ssdm name="tmp_i1277_i_i"/></StgValue>
</operation>

<operation id="4925" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4945" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:40  %tmp_i1278_i_i = icmp slt i16 %threshs3_m_threshold_41, %accu_0_12_V

]]></Node>
<StgValue><ssdm name="tmp_i1278_i_i"/></StgValue>
</operation>

<operation id="4926" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4948" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:43  %tmp_i1279_i_i = icmp slt i16 %threshs3_m_threshold_43, %accu_0_13_V

]]></Node>
<StgValue><ssdm name="tmp_i1279_i_i"/></StgValue>
</operation>

<operation id="4927" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4951" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:46  %tmp_i1280_i_i = icmp slt i16 %threshs3_m_threshold_45, %accu_0_14_V

]]></Node>
<StgValue><ssdm name="tmp_i1280_i_i"/></StgValue>
</operation>

<operation id="4928" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4954" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader11.0.i.i:49  %tmp_i1281_i_i = icmp slt i16 %threshs3_m_threshold_47, %accu_0_15_V

]]></Node>
<StgValue><ssdm name="tmp_i1281_i_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="4929" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4955" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
.preheader11.0.i.i:50  %tmp_V_61 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_i1281_i_i, i1 %tmp_i1280_i_i, i1 %tmp_i1279_i_i, i1 %tmp_i1278_i_i, i1 %tmp_i1277_i_i, i1 %tmp_i1276_i_i, i1 %tmp_i1275_i_i, i1 %tmp_i1274_i_i, i1 %tmp_i1273_i_i, i1 %tmp_i1272_i_i, i1 %tmp_i1271_i_i, i1 %tmp_i1270_i_i, i1 %tmp_i1269_i_i, i1 %tmp_i1268_i_i, i1 %tmp_i1267_i_i, i1 %tmp_i_i_i)

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>

<operation id="4930" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4956" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader11.0.i.i:51  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_61)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4931" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_48_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4964" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.0.i.i:59  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="4932" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4969" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
