<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="system_design_rst_ps7_0_100M_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_auto_pc_3_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_processing_system7_0_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_xfft_0_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_xfft_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_system_ila_0_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_axi_smc_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_axi_dma_0_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_DMA_DATA_0_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_DMA_DATA_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="system_design_xbar_3_synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/system_design_xbar_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="system_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_design_auto_pc_3_synth_1"/>
		<Parent Id="system_design_processing_system7_0_0_synth_1"/>
		<Parent Id="system_design_xfft_0_0_synth_1"/>
		<Parent Id="system_design_system_ila_0_0_synth_1"/>
		<Parent Id="system_design_axi_smc_0_synth_1"/>
		<Parent Id="system_design_axi_dma_0_0_synth_1"/>
		<Parent Id="system_design_DMA_DATA_0_synth_1"/>
		<Parent Id="system_design_xbar_3_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/lukes/Documents/Final_Year_Project/Architecture/FFT_axi/vhdl/xilinxprj/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="system_design_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="system_design_auto_pc_3_synth_1"/>
		<Parent Id="system_design_processing_system7_0_0_synth_1"/>
		<Parent Id="system_design_xfft_0_0_synth_1"/>
		<Parent Id="system_design_system_ila_0_0_synth_1"/>
		<Parent Id="system_design_axi_smc_0_synth_1"/>
		<Parent Id="system_design_axi_dma_0_0_synth_1"/>
		<Parent Id="system_design_DMA_DATA_0_synth_1"/>
		<Parent Id="system_design_xbar_3_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

