// Seed: 1514995631
module module_0 ();
  always id_1[1'b0 :-1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  timeunit 1ps;
  wire id_20;
  module_0 modCall_1 ();
  assign id_5 = !id_12;
  wand id_21;
  wire id_22;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_3,
      id_4,
      id_5,
      id_8,
      id_9
  );
  assign id_12 = id_21;
endmodule
