# Test_VerilogCode
// Pretend Project (VHDL w/ testbench)

****
VHDL:
  > Ripple carry adder that recevies two values "A" and "b" (each 4-bits) 
    and generates a 5-bit output in Verilog VHDL
    
Test:
  > Design under test.
