PPA Report for hierarchical_arbiter.v (Module: hierarchical_arbiter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 32
IO Count: 18
Cell Count: 84

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1052.63 MHz
Reg-to-Reg Critical Path Delay: 0.808 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
