{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731002508026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731002508026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 15:01:47 2024 " "Processing started: Thu Nov 07 15:01:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731002508026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1731002508026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R8 -c R8 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off R8 -c R8 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1731002508026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1731002508191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1731002508191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r8.vhd 12 5 " "Found 12 design units, including 5 entities, in source file r8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R8 " "Found design unit 1: R8" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 R8-body " "Found design unit 2: R8-body" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 register16-register16 " "Found design unit 3: register16-register16" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 reg_bank-reg_bank " "Found design unit 4: reg_bank-reg_bank" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 datapath-datapath " "Found design unit 5: datapath-datapath" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 control_unit-control_unit " "Found design unit 6: control_unit-control_unit" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 313 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 processor-processor " "Found design unit 7: processor-processor" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 517 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_bank " "Found entity 2: reg_bank" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_unit " "Found entity 4: control_unit" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor " "Found entity 5: processor" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731002522791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1731002522791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1731002522812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "R8.vhd" "dp" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731002522812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intr_address R8.vhd(189) " "Verilog HDL or VHDL warning at R8.vhd(189): object \"intr_address\" assigned a value but never read" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731002522823 "|processor|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank datapath:dp\|reg_bank:REGS " "Elaborating entity \"reg_bank\" for hierarchy \"datapath:dp\|reg_bank:REGS\"" {  } { { "R8.vhd" "REGS" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731002522823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 datapath:dp\|reg_bank:REGS\|register16:\\r1:0:rx " "Elaborating entity \"register16\" for hierarchy \"datapath:dp\|reg_bank:REGS\|register16:\\r1:0:rx\"" {  } { { "R8.vhd" "\\r1:0:rx" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731002522823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl\"" {  } { { "R8.vhd" "ctrl" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1731002522832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_la1 R8.vhd(484) " "VHDL Process Statement warning at R8.vhd(484): signal \"inst_la1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731002522839 "|processor|control_unit:ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_la2 R8.vhd(484) " "VHDL Process Statement warning at R8.vhd(484): signal \"inst_la2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "R8.vhd" "" { Text "C:/Users/22006563/Downloads/R8_restored/R8.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731002522839 "|processor|control_unit:ctrl"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731002522950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 15:02:02 2024 " "Processing ended: Thu Nov 07 15:02:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731002522950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731002522950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731002522950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1731002522950 ""}
