-- VHDL for IBM SMS ALD page 14.16.01.1
-- Title: AR BUS GATED OUTPUT TO AR CHANNEL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/21/2020 1:29:17 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_16_01_1_AR_BUS_GATED_OUTPUT_TO_AR_CHANNEL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_THP0B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_HP0B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TTHP0B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TP0B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_UP0B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_4_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_8_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_1_DIGIT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_HP1B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_THP1B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TTHP1B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_UP1B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TP1B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_2_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_5_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_9_DIGIT:	 in STD_LOGIC;
		MS_RTC_BUSY_9_INSERT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TTHP2B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_HP2B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_THP2B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_3_DIGIT:	 in STD_LOGIC;
		MS_ADDR_EXIT_0_INSERT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_UP2B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TP2B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_6_DIGIT:	 in STD_LOGIC;
		PS_AR_CH_0_BIT_STAR_VAL_CHK:	 out STD_LOGIC;
		PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR:	 out STD_LOGIC;
		PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR:	 out STD_LOGIC;
		PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR:	 out STD_LOGIC;
		PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR:	 out STD_LOGIC);
end ALD_14_16_01_1_AR_BUS_GATED_OUTPUT_TO_AR_CHANNEL;

architecture behavioral of ALD_14_16_01_1_AR_BUS_GATED_OUTPUT_TO_AR_CHANNEL is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_L: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_B: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_3F_R: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_2H_A: STD_LOGIC;
	signal OUT_4I_C: STD_LOGIC;
	signal OUT_DOT_3B: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MS_AR_BUS_GTD_OUT_THP0B AND MS_AR_BUS_GTD_OUT_HP0B AND MS_AR_BUS_GTD_OUT_TTHP0B );
	OUT_4B_G <= NOT(MS_REAL_TIME_CLOCK_1_DIGIT AND MS_AR_BUS_GTD_OUT_TP0B AND MS_AR_BUS_GTD_OUT_UP0B );
	OUT_2B_L <= OUT_DOT_3B;
	OUT_4C_D <= NOT(MS_REAL_TIME_CLOCK_2_DIGIT AND MS_REAL_TIME_CLOCK_4_DIGIT AND MS_REAL_TIME_CLOCK_8_DIGIT );
	OUT_4D_G <= NOT(MS_AR_BUS_GTD_OUT_HP1B AND MS_AR_BUS_GTD_OUT_THP1B AND MS_AR_BUS_GTD_OUT_TTHP1B );
	OUT_4E_G <= NOT(MS_REAL_TIME_CLOCK_1_DIGIT AND MS_AR_BUS_GTD_OUT_UP1B AND MS_AR_BUS_GTD_OUT_TP1B );
	OUT_2E_B <= OUT_DOT_3E;
	OUT_4F_E <= NOT(MS_REAL_TIME_CLOCK_3_DIGIT AND MS_REAL_TIME_CLOCK_5_DIGIT AND MS_REAL_TIME_CLOCK_9_DIGIT );
	OUT_3F_R <= NOT MS_RTC_BUSY_9_INSERT;
	OUT_4G_G <= NOT(MS_AR_BUS_GTD_OUT_TTHP2B AND MS_AR_BUS_GTD_OUT_HP2B AND MS_AR_BUS_GTD_OUT_THP2B );
	OUT_4H_G <= NOT(MS_ADDR_EXIT_0_INSERT AND MS_AR_BUS_GTD_OUT_UP2B AND MS_AR_BUS_GTD_OUT_TP2B );
	OUT_2H_A <= OUT_DOT_3G;
	OUT_4I_C <= NOT(MS_REAL_TIME_CLOCK_2_DIGIT AND MS_REAL_TIME_CLOCK_3_DIGIT AND MS_REAL_TIME_CLOCK_6_DIGIT );
	OUT_DOT_3B <= OUT_4A_G OR OUT_4C_D OR OUT_4B_G;
	OUT_DOT_3E <= OUT_4D_G OR OUT_4E_G OR OUT_4F_E OR OUT_3F_R;
	OUT_DOT_3G <= OUT_4G_G OR OUT_4H_G OR OUT_4I_C;

	PS_AR_CH_0_BIT_STAR_VAL_CHK <= OUT_2B_L;
	PS_AR_CH_1_BIT_STAR_VAL_CHK_STAR <= OUT_2E_B;
	PS_AR_CH_1_BIT_STAR_TRANSLATOR_STAR <= OUT_2E_B;
	PS_AR_CH_2_BIT_STAR_TRANSLATOR_STAR <= OUT_2H_A;
	PS_AR_CH_2_BIT_STAR_VAL_CHK_STAR <= OUT_2H_A;


end;
