Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Nov 19 00:32:29 2025


Cell Usage:
GTP_APM_E2                    4 uses
GTP_DFF                     116 uses
GTP_DFF_C                   611 uses
GTP_DFF_CE                  127 uses
GTP_DFF_P                    23 uses
GTP_DFF_R                    28 uses
GTP_DFF_RE                   11 uses
GTP_DRM36K_E1                50 uses
GTP_GPLL                      2 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      1 use
GTP_LUT2                     10 uses
GTP_LUT3                     14 uses
GTP_LUT4                     41 uses
GTP_LUT5                     89 uses
GTP_LUT6                    109 uses
GTP_LUT6CARRY               312 uses
GTP_LUT6D                   111 uses
GTP_OSERDES_E2                8 uses

I/O ports: 5
GTP_INBUF                   1 use
GTP_OUTBUFDS                4 uses

Mapping Summary:
Total LUTs: 687 of 17800 (3.86%)
	LUTs as dram: 0 of 5500 (0.00%)
	LUTs as logic: 687
Total Registers: 916 of 35600 (2.57%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 50.0 of 55 (90.91%)

APMs:
Total APMs = 4.00 of 80 (5.00%)

Total I/O ports = 9 of 150 (6.00%)


Overview of Control Sets:

Number of unique control sets : 17

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 2        | 1                 1
  [12, 14)    | 5        | 1                 4
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 1                 6
--------------------------------------------------------------
  The maximum fanout: 587
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 116
  NO              NO                YES                634
  NO              YES               NO                 28
  YES             NO                NO                 0
  YES             NO                YES                127
  YES             YES               NO                 11
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_picture_binarization_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                         | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_picture_binarization                | 687     | 916     | 0                   | 4       | 50      | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 2        | 0        | 0          | 9      | 0         | 0          | 312           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + sync_vg                                | 87      | 48      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 31            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_dvi_transmitter                      | 191     | 137     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 8      | 0         | 0          | 33            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_b                            | 67      | 49      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 11            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_g                            | 63      | 43      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 13            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + encoder_r                            | 60      | 43      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 9             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + reset_syn                            | 1       | 2       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_b                         | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_clk                       | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_g                         | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + serializer_r                         | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 2      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll_0                                | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_pll_1                                | 0       | 0       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 1        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + video_display                          | 391     | 717     | 0                   | 4       | 50      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 235           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + blk_mem_gen_0                        | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + U_ipm2l_rom_blk_mem_gen_0          | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + U_ipm2l_spram                    | 0       | 0       | 0                   | 0       | 48      | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_RGB2YCbCr                          | 0       | 8       | 0                   | 3       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_area_bin                           | 254     | 337     | 0                   | 1       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 173           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|     + u_matrix_3x3                       | 182     | 316     | 0                   | 0       | 2       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 101           | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + fifo_line_buf1                   | 73      | 106     | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_fifo_line_buf     | 73      | 106     | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_fifo_ctrl            | 73      | 106     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_sdpram               | 0       | 0       | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|       + fifo_line_buf2                   | 73      | 106     | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|         + U_ipm2l_fifo_fifo_line_buf     | 73      | 106     | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_fifo_ctrl            | 73      | 106     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 39            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|           + U_ipm2l_sdpram               | 0       | 0       | 0                   | 0       | 1       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_binarization                       | 1       | 1       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_data_delay_bin                     | 0       | 5       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_data_delay_grey                    | 0       | 16      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_data_delay_previous                | 0       | 216     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
|   + u_signal_delay                       | 0       | 27      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                  
*****************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                           
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                      14           0  {u_pll_0/u_gpll/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                    1014           1  {u_pll_0/u_gpll/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/CLKOUT0} 
=================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    322.2688 MHz       100.2020         3.1030         97.099
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    193.8360 MHz         6.7340         5.1590          1.575
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz    452.6935 MHz         1.3460         2.2090         -0.863
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.099       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.575       0.000              0           2778
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -2.285    -102.661             48             48
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                    -0.863      -6.648              8              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.758       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.619       0.000              0           2778
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.218       0.000              0             48
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     1.809       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.584       0.000              0             45
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -4.102   -2321.983            823            823
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.820       0.000              0             45
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     1.942       0.000              0            823
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0             14
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0           1014
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       5.406         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185       5.591 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467       6.058         _N2877           
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.096       6.154 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=822)      1.205       7.359         sync_vg/N0_cpy_rnmt
                                                                                   N45/I1 (GTP_LUT2)
                                   td                    0.224       7.583 r       N45/Z (GTP_LUT2) 
                                   net (fanout=1)        0.000       7.583         N45[0]           
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   7.583         Logic Levels: 3  
                                                                                   Logic: 0.708ns(25.133%), Route: 2.109ns(74.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   7.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.099                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[13]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.458         rstn_1ms[0]      
                                                                                   N12_0_1/I0 (GTP_LUT6CARRY)
                                   td                    0.165       5.623 f       N12_0_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.623         _N1888           
                                                                                   N12_0_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.645 f       N12_0_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.645         _N1889           
                                                                                   N12_0_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.667 f       N12_0_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.667         _N1890           
                                                                                   N12_0_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.689 f       N12_0_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.689         _N1891           
                                                                                   N12_0_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.711 f       N12_0_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.711         _N1892           
                                                                                   N12_0_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.733 f       N12_0_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.733         _N1893           
                                                                                   N12_0_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.755 f       N12_0_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.755         _N1894           
                                                                                   N12_0_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.777 f       N12_0_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.777         _N1895           
                                                                                   N12_0_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.799 f       N12_0_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.799         _N1896           
                                                                                   N12_0_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.821 f       N12_0_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.821         _N1897           
                                                                                   N12_0_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.843 f       N12_0_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.843         _N1898           
                                                                                   N12_0_12/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.865 f       N12_0_12/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.865         _N1899           
                                                                                   N12_0_13/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.933 r       N12_0_13/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.933         N12[13]          
                                                                           r       rstn_1ms[13]/D (GTP_DFF_R)

 Data arrival time                                                   5.933         Logic Levels: 4  
                                                                                   Logic: 0.678ns(58.098%), Route: 0.489ns(41.902%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   5.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.749                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[12]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       4.969 r       rstn_1ms[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.458         rstn_1ms[0]      
                                                                                   N12_0_1/I0 (GTP_LUT6CARRY)
                                   td                    0.165       5.623 f       N12_0_1/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.623         _N1888           
                                                                                   N12_0_2/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.645 f       N12_0_2/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.645         _N1889           
                                                                                   N12_0_3/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.667 f       N12_0_3/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.667         _N1890           
                                                                                   N12_0_4/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.689 f       N12_0_4/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.689         _N1891           
                                                                                   N12_0_5/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.711 f       N12_0_5/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.711         _N1892           
                                                                                   N12_0_6/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.733 f       N12_0_6/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.733         _N1893           
                                                                                   N12_0_7/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.755 f       N12_0_7/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.755         _N1894           
                                                                                   N12_0_8/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.777 f       N12_0_8/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.777         _N1895           
                                                                                   N12_0_9/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.799 f       N12_0_9/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.799         _N1896           
                                                                                   N12_0_10/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.821 f       N12_0_10/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.821         _N1897           
                                                                                   N12_0_11/CIN (GTP_LUT6CARRY)
                                   td                    0.022       5.843 f       N12_0_11/COUT (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.843         _N1898           
                                                                                   N12_0_12/CIN (GTP_LUT6CARRY)
                                   td                    0.068       5.911 r       N12_0_12/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.911         N12[12]          
                                                                           r       rstn_1ms[12]/D (GTP_DFF_R)

 Data arrival time                                                   5.911         Logic Levels: 3  
                                                                                   Logic: 0.656ns(57.293%), Route: 0.489ns(42.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 sys_clk                                                 0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960     101.162 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320     102.482         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066     102.548 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420     104.968         cfg_clk          
                                                                           r       rstn_1ms[12]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000     104.968                          
 clock uncertainty                                      -0.150     104.818                          

 Setup time                                             -0.136     104.682                          

 Data required time                                                104.682                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.682                          
 Data arrival time                                                   5.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.771                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       5.388         rstn_1ms[3]      
                                                                                   N12_0_3/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.484 r       N12_0_3/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.484         N12[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.484         Logic Levels: 1  
                                                                                   Logic: 0.281ns(39.136%), Route: 0.437ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[5]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[5]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[5]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[5]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       5.388         rstn_1ms[5]      
                                                                                   N12_0_5/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.484 r       N12_0_5/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.484         N12[5]           
                                                                           r       rstn_1ms[5]/D (GTP_DFF_R)

 Data arrival time                                                   5.484         Logic Levels: 1  
                                                                                   Logic: 0.281ns(39.136%), Route: 0.437ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[6]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.766
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       5.388         rstn_1ms[6]      
                                                                                   N12_0_6/I0 (GTP_LUT6CARRY)
                                   td                    0.096       5.484 r       N12_0_6/Z (GTP_LUT6CARRY)
                                   net (fanout=1)        0.000       5.484         N12[6]           
                                                                           r       rstn_1ms[6]/D (GTP_DFF_R)

 Data arrival time                                                   5.484         Logic Levels: 1  
                                                                                   Logic: 0.281ns(39.136%), Route: 0.437ns(60.864%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.766                          
 clock uncertainty                                       0.000       4.766                          

 Hold time                                              -0.040       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)
Endpoint    : video_display/u_RGB2YCbCr/N14/X[0] (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)

                                   tco                   1.664       6.428 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)
                                   net (fanout=1)        0.000       6.428         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
                                                                                   video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)
                                   td                    0.149       6.577 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.702       8.279         video_display/rom_rd_data [16]
                                                                           r       video_display/u_RGB2YCbCr/N14/X[0] (GTP_APM_E2)

 Data arrival time                                                   8.279         Logic Levels: 1  
                                                                                   Logic: 1.813ns(51.579%), Route: 1.702ns(48.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -1.494       9.854                          

 Data required time                                                  9.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.854                          
 Data arrival time                                                   8.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)
Endpoint    : video_display/u_RGB2YCbCr/N14/X[1] (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)

                                   tco                   1.664       6.428 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)
                                   net (fanout=1)        0.000       6.428         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [17]
                                                                                   video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)
                                   td                    0.149       6.577 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[17].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.702       8.279         video_display/rom_rd_data [17]
                                                                           r       video_display/u_RGB2YCbCr/N14/X[1] (GTP_APM_E2)

 Data arrival time                                                   8.279         Logic Levels: 1  
                                                                                   Logic: 1.813ns(51.579%), Route: 1.702ns(48.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -1.494       9.854                          

 Data required time                                                  9.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.854                          
 Data arrival time                                                   8.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)
Endpoint    : video_display/u_RGB2YCbCr/N14/X[2] (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/CLKA (GTP_DRM36K_E1)

                                   tco                   1.664       6.428 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_0/COUTA (GTP_DRM36K_E1)
                                   net (fanout=1)        0.000       6.428         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [18]
                                                                                   video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/CINA (GTP_DRM36K_E1)
                                   td                    0.149       6.577 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[18].U_GTP_DRM36K_E1_1/DOA[0] (GTP_DRM36K_E1)
                                   net (fanout=2)        1.702       8.279         video_display/rom_rd_data [18]
                                                                           r       video_display/u_RGB2YCbCr/N14/X[2] (GTP_APM_E2)

 Data arrival time                                                   8.279         Logic Levels: 1  
                                                                                   Logic: 1.813ns(51.579%), Route: 1.702ns(48.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Setup time                                             -1.494       9.854                          

 Data required time                                                  9.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.854                          
 Data arrival time                                                   8.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.575                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/hs_out/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c0_q/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/hs_out/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       video_display/hs_out/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         hs_out           
                                                                           f       u_dvi_transmitter/encoder_b/c0_q/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c0_reg/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_q/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/encoder_b/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         u_dvi_transmitter/encoder_b/c0_q
                                                                           f       u_dvi_transmitter/encoder_b/c0_reg/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/vs_out/CLK (GTP_DFF)
Endpoint    : u_dvi_transmitter/encoder_b/c1_q/D (GTP_DFF)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/vs_out/CLK (GTP_DFF)

                                   tco                   0.185       4.949 f       video_display/vs_out/Q (GTP_DFF)
                                   net (fanout=1)        0.385       5.334         vs_out           
                                                                           f       u_dvi_transmitter/encoder_b/c1_q/D (GTP_DFF)

 Data arrival time                                                   5.334         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/c1_q/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Hold time                                              -0.049       4.715                          

 Data required time                                                  4.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.715                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[0]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   N42_14/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       N42_14/Z (GTP_LUT6)
                                   net (fanout=36)       0.653    1710.241         rstn_out         
                                                                                   sync_vg/x_act[0]_1/I0 (GTP_LUT2)
                                   td                    0.224    1710.465 r       sync_vg/x_act[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000    1710.465         sync_vg/x_act[0]_1
                                                                           r       sync_vg/x_act[0]/D (GTP_DFF_R)

 Data arrival time                                                1710.465         Logic Levels: 3  
                                                                                   Logic: 0.708ns(31.258%), Route: 1.557ns(68.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.285                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[1]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   N42_14/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       N42_14/Z (GTP_LUT6)
                                   net (fanout=36)       0.653    1710.241         rstn_out         
                                                                                   sync_vg/x_act[1]_1/I0 (GTP_LUT2)
                                   td                    0.224    1710.465 r       sync_vg/x_act[1]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000    1710.465         sync_vg/x_act[1]_1
                                                                           r       sync_vg/x_act[1]/D (GTP_DFF_R)

 Data arrival time                                                1710.465         Logic Levels: 3  
                                                                                   Logic: 0.708ns(31.258%), Route: 1.557ns(68.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.285                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/x_act[2]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   N42_14/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       N42_14/Z (GTP_LUT6)
                                   net (fanout=36)       0.653    1710.241         rstn_out         
                                                                                   sync_vg/x_act[2]_1/I0 (GTP_LUT2)
                                   td                    0.224    1710.465 r       sync_vg/x_act[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000    1710.465         sync_vg/x_act[2]_1
                                                                           r       sync_vg/x_act[2]/D (GTP_DFF_R)

 Data arrival time                                                1710.465         Logic Levels: 3  
                                                                                   Logic: 0.708ns(31.258%), Route: 1.557ns(68.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       sync_vg/x_act[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.136    1708.180                          

 Data required time                                               1708.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.180                          
 Data arrival time                                                1710.465                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.285                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/de_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.089         sync_vg/N0       
                                                                           f       sync_vg/de_out/R (GTP_DFF_R)

 Data arrival time                                                   6.089         Logic Levels: 1  
                                                                                   Logic: 0.345ns(26.077%), Route: 0.978ns(73.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       sync_vg/de_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.218                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/hs_out/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.089         sync_vg/N0       
                                                                           f       sync_vg/hs_out/R (GTP_DFF_R)

 Data arrival time                                                   6.089         Logic Levels: 1  
                                                                                   Logic: 0.345ns(26.077%), Route: 0.978ns(73.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       sync_vg/hs_out/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.218                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : sync_vg/v_count[0]/R (GTP_DFF_RE)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   sync_vg/N0/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       sync_vg/N0/Z (GTP_LUT6)
                                   net (fanout=13)       0.489       6.089         sync_vg/N0       
                                                                           f       sync_vg/v_count[0]/R (GTP_DFF_RE)

 Data arrival time                                                   6.089         Logic Levels: 1  
                                                                                   Logic: 0.345ns(26.077%), Route: 0.978ns(73.923%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       sync_vg/v_count[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Hold time                                              -0.043       4.871                          

 Data required time                                                  4.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.871                          
 Data arrival time                                                   6.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.218                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.424 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.744         u_dvi_transmitter/serializer_b/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.744         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       4.932         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.996 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.416         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                      -0.150       7.266                          

 Setup time                                             -0.385       6.881                          

 Data required time                                                  6.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.881                          
 Data arrival time                                                   7.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.424 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.744         u_dvi_transmitter/serializer_clk/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.744         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       4.932         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.996 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.416         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                      -0.150       7.266                          

 Setup time                                             -0.385       6.881                          

 Data required time                                                  6.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.881                          
 Data arrival time                                                   7.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.354       6.424 r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT0 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.744         u_dvi_transmitter/serializer_g/OSHIFTIN0
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN0 (GTP_OSERDES_E2)

 Data arrival time                                                   7.744         Logic Levels: 0  
                                                                                   Logic: 0.354ns(21.147%), Route: 1.320ns(78.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 sys_clk                                                 0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       2.306 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       3.626         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.690 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       4.932         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       4.996 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       7.416         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       7.416                          
 clock uncertainty                                      -0.150       7.266                          

 Setup time                                             -0.385       6.881                          

 Data required time                                                  6.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.881                          
 Data arrival time                                                   7.744                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.863                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.421 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.741         u_dvi_transmitter/serializer_b/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.741         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       6.070                          
 clock uncertainty                                       0.000       6.070                          

 Hold time                                              -0.138       5.932                          

 Data required time                                                  5.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.932                          
 Data arrival time                                                   7.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.421 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.741         u_dvi_transmitter/serializer_clk/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.741         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       6.070                          
 clock uncertainty                                       0.000       6.070                          

 Hold time                                              -0.138       5.932                          

 Data required time                                                  5.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.932                          
 Data arrival time                                                   7.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.070
  Launch Clock Delay      :  6.070
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OCLK (GTP_OSERDES_E2)

                                   tco                   0.351       6.421 r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_slave/OSHIFTOUT1 (GTP_OSERDES_E2)
                                   net (fanout=1)        1.320       7.741         u_dvi_transmitter/serializer_g/OSHIFTIN1
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OSHIFTIN1 (GTP_OSERDES_E2)

 Data arrival time                                                   7.741         Logic Levels: 0  
                                                                                   Logic: 0.351ns(21.005%), Route: 1.320ns(78.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_g/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
 clock pessimism                                         0.000       6.070                          
 clock uncertainty                                       0.000       6.070                          

 Hold time                                              -0.138       5.932                          

 Data required time                                                  5.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.932                          
 Data arrival time                                                   7.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.203       4.967 r       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.538         u_dvi_transmitter/reset
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.538         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.227%), Route: 0.571ns(73.773%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 sys_clk                                                 0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       7.694 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       9.014         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       9.078 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420      11.498         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.498                          
 clock uncertainty                                      -0.150      11.348                          

 Recovery time                                          -0.226      11.122                          

 Data required time                                                 11.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.122                          
 Data arrival time                                                   5.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.584                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.764
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.185       4.949 f       u_dvi_transmitter/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=45)       0.571       5.520         u_dvi_transmitter/reset
                                                                           f       u_dvi_transmitter/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.520         Logic Levels: 0  
                                                                                   Logic: 0.185ns(24.471%), Route: 0.571ns(75.529%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.000       4.764                          

 Removal time                                           -0.064       4.700                          

 Data required time                                                  4.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.700                          
 Data arrival time                                                   5.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.820                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/u_RGB2YCbCr/N42/RSTP (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=822)      2.140    1711.728         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/u_RGB2YCbCr/N42/RSTP (GTP_APM_E2)

 Data arrival time                                                1711.728         Logic Levels: 2  
                                                                                   Logic: 0.484ns(13.719%), Route: 3.044ns(86.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N42/CLK (GTP_APM_E2)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.690    1707.626                          

 Data required time                                               1707.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.626                          
 Data arrival time                                                1711.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.102                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/u_RGB2YCbCr/N14/RSTM (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=822)      2.140    1711.728         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/u_RGB2YCbCr/N14/RSTM (GTP_APM_E2)

 Data arrival time                                                1711.728         Logic Levels: 2  
                                                                                   Logic: 0.484ns(13.719%), Route: 3.044ns(86.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N14/CLK (GTP_APM_E2)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.578    1707.738                          

 Data required time                                               1707.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.738                          
 Data arrival time                                                1711.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.990                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : video_display/u_RGB2YCbCr/N28/RSTM (GTP_APM_E2)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 sys_clk                                                 0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.394 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.714         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066    1705.780 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420    1708.200         cfg_clk          
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.203    1708.403 r       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437    1708.840         rstn_1ms[6]      
                                                                                   N42_10/I0 (GTP_LUT4)
                                   td                    0.185    1709.025 r       N42_10/Z (GTP_LUT4)
                                   net (fanout=3)        0.467    1709.492         _N2877           
                                                                                   sync_vg/N0_cpy/I4 (GTP_LUT6)
                                   td                    0.096    1709.588 r       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=822)      2.140    1711.728         sync_vg/N0_cpy_rnmt
                                                                           r       video_display/u_RGB2YCbCr/N28/RSTM (GTP_APM_E2)

 Data arrival time                                                1711.728         Logic Levels: 2  
                                                                                   Logic: 0.484ns(13.719%), Route: 3.044ns(86.281%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 sys_clk                                                 0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1704.662 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320    1705.982         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064    1706.046 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420    1708.466         pix_clk          
                                                                           r       video_display/u_RGB2YCbCr/N28/CLK (GTP_APM_E2)
 clock pessimism                                         0.000    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Recovery time                                          -0.578    1707.738                          

 Data required time                                               1707.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.738                          
 Data arrival time                                                1711.728                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.990                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   N42_14/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       N42_14/Z (GTP_LUT6)
                                   net (fanout=36)       0.653       6.253         rstn_out         
                                                                                   u_dvi_transmitter/reset_syn/N0/I2 (GTP_LUT3)
                                   td                    0.154       6.407 f       u_dvi_transmitter/reset_syn/N0/Z (GTP_LUT3)
                                   net (fanout=2)        0.385       6.792         u_dvi_transmitter/reset_syn/N0
                                                                           f       u_dvi_transmitter/reset_syn/reset_1/P (GTP_DFF_P)

 Data arrival time                                                   6.792         Logic Levels: 2  
                                                                                   Logic: 0.499ns(24.630%), Route: 1.527ns(75.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_1/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.942                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : u_dvi_transmitter/reset_syn/reset_2/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   N42_14/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       N42_14/Z (GTP_LUT6)
                                   net (fanout=36)       0.653       6.253         rstn_out         
                                                                                   u_dvi_transmitter/reset_syn/N0/I2 (GTP_LUT3)
                                   td                    0.154       6.407 f       u_dvi_transmitter/reset_syn/N0/Z (GTP_LUT3)
                                   net (fanout=2)        0.385       6.792         u_dvi_transmitter/reset_syn/N0
                                                                           f       u_dvi_transmitter/reset_syn/reset_2/P (GTP_DFF_P)

 Data arrival time                                                   6.792         Logic Levels: 2  
                                                                                   Logic: 0.499ns(24.630%), Route: 1.527ns(75.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       u_dvi_transmitter/reset_syn/reset_2/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.942                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : video_display/pixel_data[0]/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.764
  Launch Clock Delay      :  4.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.066       2.346 r       u_pll_0/u_gpll/CLKOUT1 (GTP_GPLL)
                                   net (fanout=14)       2.420       4.766         cfg_clk          
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.185       4.951 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       5.440         rstn_1ms[4]      
                                                                                   sync_vg/N0_cpy/I0 (GTP_LUT6)
                                   td                    0.160       5.600 f       sync_vg/N0_cpy/Z (GTP_LUT6)
                                   net (fanout=822)      1.205       6.805         sync_vg/N0_cpy_rnmt
                                                                           f       video_display/pixel_data[0]/P (GTP_DFF_P)

 Data arrival time                                                   6.805         Logic Levels: 1  
                                                                                   Logic: 0.345ns(16.920%), Route: 1.694ns(83.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     2.420       4.764         pix_clk          
                                                                           r       video_display/pixel_data[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.764                          
 clock uncertainty                                       0.150       4.914                          

 Removal time                                           -0.064       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   6.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.955                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.499 f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.499         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.682 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.682         tmds_clk_n       
 tmds_clk_n                                                                r       tmds_clk_n (port)

 Data arrival time                                                   8.682         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.499 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.499         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.682 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/O (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.682         tmds_clk_p       
 tmds_clk_p                                                                r       tmds_clk_p (port)

 Data arrival time                                                   8.682         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.280         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.344 r       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.586         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.650 r       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       6.070         pix_clk_x5       
                                                                           r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.499 f       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.499         u_dvi_transmitter/serializer_b/tx_data_out
                                                                                   u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.183       8.682 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.682         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            r       tmds_data_n[0] (port)

 Data arrival time                                                   8.682         Logic Levels: 1  
                                                                                   Logic: 2.612ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.487         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.551 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.971         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.400 r       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.400         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.559 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.559         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   8.559         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.487         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.551 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.971         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.400 f       u_dvi_transmitter/serializer_clk/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.400         u_dvi_transmitter/serializer_clk/tx_data_out
                                                                                   u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.559 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/O (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.559         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   8.559         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_sys_clk       
                                                                                   u_pll_0/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       2.245 f       u_pll_0/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=1015)     1.242       3.487         pix_clk          
                                                                                   u_pll_1/u_gpll/CLKIN1 (GTP_GPLL)
                                   td                    0.064       3.551 f       u_pll_1/u_gpll/CLKOUT0 (GTP_GPLL)
                                   net (fanout=16)       2.420       5.971         pix_clk_x5       
                                                                           f       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK (GTP_OSERDES_E2)

                                   tco                   0.429       6.400 r       u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/DO (GTP_OSERDES_E2)
                                   net (fanout=1)        0.000       6.400         u_dvi_transmitter/serializer_b/tx_data_out
                                                                                   u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/I (GTP_OUTBUFDS)
                                   td                    2.159       8.559 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/OB (GTP_OUTBUFDS)
                                   net (fanout=1)        0.000       8.559         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   8.559         Logic Levels: 1  
                                                                                   Logic: 2.588ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width                          rstn_1ms[0]/CLK
 49.901      50.101          0.200           Low Pulse Width                           rstn_1ms[0]/CLK
 49.901      50.101          0.200           High Pulse Width                          rstn_1ms[1]/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width                           u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLKDIV
 1.767       3.367           1.600           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_slave/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK
 0.257       0.673           0.416           Low Pulse Width                           u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/OCLK
 0.257       0.673           0.416           High Pulse Width                          u_dvi_transmitter/serializer_b/GTP_OSERDES_E2_data_master/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                       
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/compile/hdmi_picture_binarization_comp.adf               
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/constraint/16_HDMI_picture_binarization.fdc                      
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/synthesize/hdmi_picture_binarization_syn.adf             
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/synthesize/hdmi_picture_binarization_syn.vm              
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/synthesize/hdmi_picture_binarization_controlsets.txt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/synthesize/snr.db                                        
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/16_HDMI_picture_binarization/project/synthesize/hdmi_picture_binarization.snr                 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 340 MB
Total CPU time to synthesize completion : 0h:0m:11s
Process Total CPU time to synthesize completion : 0h:0m:12s
Total real time to synthesize completion : 0h:0m:13s
