<profile>

<section name = "Vivado HLS Report for 'gradient_z_calc'" level="0">
<item name = "Date">Tue Apr 14 19:36:11 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">optical-flow</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v2000tfhg1761-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.939, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">54, 54, 54, 54, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- GRAD_Z_OUTER_GRAD_Z_INNER">52, 52, 4, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 4, 0, 272</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 111</column>
<column name="Register">0, -, 161, 32</column>
<specialColumn name="Available SLR">646, 540, 610800, 305400</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0</specialColumn>
<specialColumn name="Available">2584, 2160, 2443200, 1221600</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_fu_205_p2">*, 4, 0, 22, 33, 24</column>
<column name="indvar_flatten_next_fu_126_p2">+, 0, 0, 15, 6, 1</column>
<column name="p_Val2_2_fu_170_p2">+, 0, 0, 13, 13, 13</column>
<column name="neg_mul_fu_221_p2">-, 0, 0, 64, 1, 57</column>
<column name="neg_ti_fu_250_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_Val2_3_fu_180_p2">-, 0, 0, 13, 13, 13</column>
<column name="p_Val2_s_fu_148_p2">-, 0, 0, 19, 12, 12</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_120_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="gradient_z_V_din">select, 0, 0, 32, 1, 32</column>
<column name="tmp_23_fu_243_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="frame1_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame2_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame3_b_V_blk_n">9, 2, 1, 2</column>
<column name="frame4_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame5_a_V_blk_n">9, 2, 1, 2</column>
<column name="gradient_z_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_109">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_264">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_109">6, 0, 6, 0</column>
<column name="mul_reg_284">46, 0, 57, 11</column>
<column name="p_Val2_3_reg_273">13, 0, 13, 0</column>
<column name="tmp_27_reg_278">1, 0, 1, 0</column>
<column name="tmp_27_reg_278_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="tmp_29_reg_289">21, 0, 21, 0</column>
<column name="exitcond_flatten_reg_264">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gradient_z_calc, return value</column>
<column name="frame1_a_V_dout">in, 8, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_empty_n">in, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_read">out, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame2_a_V_dout">in, 8, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_empty_n">in, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_read">out, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame3_b_V_dout">in, 8, ap_fifo, frame3_b_V, pointer</column>
<column name="frame3_b_V_empty_n">in, 1, ap_fifo, frame3_b_V, pointer</column>
<column name="frame3_b_V_read">out, 1, ap_fifo, frame3_b_V, pointer</column>
<column name="frame4_a_V_dout">in, 8, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_empty_n">in, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_read">out, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame5_a_V_dout">in, 8, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_empty_n">in, 1, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_read">out, 1, ap_fifo, frame5_a_V, pointer</column>
<column name="gradient_z_V_din">out, 32, ap_fifo, gradient_z_V, pointer</column>
<column name="gradient_z_V_full_n">in, 1, ap_fifo, gradient_z_V, pointer</column>
<column name="gradient_z_V_write">out, 1, ap_fifo, gradient_z_V, pointer</column>
</table>
</item>
</section>
</profile>
