INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_dri.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_dri
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sources_1/new/mdio_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mdio_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ZYNQ/ZYNQ_7020/FPGA_Design/mdio_test/mdio_test.srcs/sim_1/new/tb_mdio_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mdio_test
