==27668== Cachegrind, a cache and branch-prediction profiler
==27668== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27668== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27668== Command: ./mser .
==27668== 
--27668-- warning: L3 cache found, using its data for the LL simulation.
--27668-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27668-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27668== 
==27668== Process terminating with default action of signal 15 (SIGTERM)
==27668==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27668==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27668== 
==27668== I   refs:      1,844,204,473
==27668== I1  misses:      129,401,942
==27668== LLi misses:            1,282
==27668== I1  miss rate:          7.02%
==27668== LLi miss rate:          0.00%
==27668== 
==27668== D   refs:        769,511,543  (521,017,901 rd   + 248,493,642 wr)
==27668== D1  misses:       77,221,431  ( 58,314,560 rd   +  18,906,871 wr)
==27668== LLd misses:        1,247,406  (    162,290 rd   +   1,085,116 wr)
==27668== D1  miss rate:          10.0% (       11.2%     +         7.6%  )
==27668== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==27668== 
==27668== LL refs:         206,623,373  (187,716,502 rd   +  18,906,871 wr)
==27668== LL misses:         1,248,688  (    163,572 rd   +   1,085,116 wr)
==27668== LL miss rate:            0.0% (        0.0%     +         0.4%  )
