Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 17:25:54 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: count_in_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.034        0.000                      0                 4834        0.039        0.000                      0                 4834        3.500        0.000                       0                  2435  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                1.034        0.000                      0                 4834        0.039        0.000                      0                 4834        3.500        0.000                       0                  2435  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[3][31]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 3.110ns (36.214%)  route 5.478ns (63.786%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, routed)        1.569     5.077    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  main/distance_calc/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.419     5.496 r  main/distance_calc/i_reg[0]/Q
                         net (fo=65, routed)          1.587     7.083    main/distance_calc/i[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.299     7.382 r  main/distance_calc/intermediate_subs_out[3][3]_i_12/O
                         net (fo=4, routed)           1.366     8.748    main/distance_calc/vertex_pos_in[2]
    SLICE_X0Y57          LUT4 (Prop_lut4_I1_O)        0.124     8.872 r  main/distance_calc/intermediate_subs_out[3][31]_i_48/O
                         net (fo=1, routed)           0.000     8.872    main/distance_calc/intermediate_subs_out[3][31]_i_48_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.422 r  main/distance_calc/intermediate_subs_out_reg[3][31]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.422    main/distance_calc/intermediate_subs_out_reg[3][31]_i_33_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  main/distance_calc/intermediate_subs_out_reg[3][31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.536    main/distance_calc/intermediate_subs_out_reg[3][31]_i_24_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  main/distance_calc/intermediate_subs_out_reg[3][31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.650    main/distance_calc/intermediate_subs_out_reg[3][31]_i_15_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.764 r  main/distance_calc/intermediate_subs_out_reg[3][31]_i_11/CO[3]
                         net (fo=31, routed)          1.161    10.925    main/distance_calc/p_0_in
    SLICE_X2Y58          LUT2 (Prop_lut2_I1_O)        0.116    11.041 r  main/distance_calc/intermediate_subs_out[3][15]_i_2/O
                         net (fo=1, routed)           0.473    11.514    main/distance_calc/intermediate_subs_out[3][15]_i_2_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    12.103 r  main/distance_calc/intermediate_subs_out_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.103    main/distance_calc/intermediate_subs_out_reg[3][15]_i_1_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.217 r  main/distance_calc/intermediate_subs_out_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.217    main/distance_calc/intermediate_subs_out_reg[3][19]_i_1_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.331 r  main/distance_calc/intermediate_subs_out_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.331    main/distance_calc/intermediate_subs_out_reg[3][23]_i_1_n_0
    SLICE_X3Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.445 r  main/distance_calc/intermediate_subs_out_reg[3][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.445    main/distance_calc/intermediate_subs_out_reg[3][27]_i_1_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.774 r  main/distance_calc/intermediate_subs_out_reg[3][31]_i_2/O[3]
                         net (fo=4, routed)           0.891    13.665    main/distance_calc/intermediate_subs_out0_in[31]
    SLICE_X10Y62         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, routed)        1.437    14.766    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[3][31]/C
                         clock pessimism              0.179    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X10Y62         FDRE (Setup_fdre_C_D)       -0.210    14.699    main/distance_calc/intermediate_subs_out_reg[3][31]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 main/pq/tag_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/queue_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.800%)  route 0.232ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, routed)        0.562     1.430    main/pq/clk_100mhz_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  main/pq/tag_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  main/pq/tag_out_reg[18]/Q
                         net (fo=15, routed)          0.232     1.803    main/checked/tag_out[18]
    SLICE_X37Y50         FDRE                                         r  main/checked/queue_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2434, routed)        0.830     1.944    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  main/checked/queue_reg[4][18]/C
                         clock pessimism             -0.250     1.694    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     1.764    main/checked/queue_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8  main/gmem/ptr_mem/BRAM_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X1Y45  count_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y45  count_in_reg[0]/C



