// Seed: 3554697904
module module_0;
  wire id_1 = id_1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output logic id_2
);
  assign id_2 = id_1;
  always @(negedge 1) begin : LABEL_0
    id_2 <= -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  input wire id_38;
  output wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  module_0 modCall_1 ();
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  always @(-1) begin : LABEL_0
    id_2 <= id_18;
  end
endmodule
