<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="207" />
   <irq preferredWidth="47" />
   <export preferredWidth="237" />
   <inputclock preferredWidth="100" />
   <name preferredWidth="241" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="356" />
   <clocksource preferredWidth="355" />
   <frequency preferredWidth="347" />
  </columns>
 </clocktable>
 <window width="1932" height="1052" x="-6" y="-6" />
 <library
   expandedCategories="Library/Peripherals/Microcontroller Peripherals,Library,Project,Library/Peripherals" />
 <hdlexample language="VERILOG" />
</preferences>
