OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 2240 10080
[INFO GPL-0005] CoreAreaUxUy: 4322080 4314240
[INFO GPL-0006] NumInstances: 49819
[INFO GPL-0007] NumPlaceInstances: 45315
[INFO GPL-0008] NumFixedInstances: 4504
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 57693
[INFO GPL-0011] NumPins: 155252
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 4325030 4325030
[INFO GPL-0014] CoreAreaLxLy: 2240 10080
[INFO GPL-0015] CoreAreaUxUy: 4322080 4314240
[INFO GPL-0016] CoreArea: 18593282534400
[INFO GPL-0017] NonPlaceInstsArea: 101696716800
[INFO GPL-0018] PlaceInstsArea: 10344479846400
[INFO GPL-0019] Util(%): 55.94
[INFO GPL-0020] StdInstsArea: 10344479846400
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 81369
[INFO GPL-0032] FillerInit: NumGNets: 57693
[INFO GPL-0033] FillerInit: NumGPins: 155252
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 228279374
[INFO GPL-0025] IdealBinArea: 228279376
[INFO GPL-0026] IdealBinCnt: 81449
[INFO GPL-0027] TotalBinArea: 18593282534400
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 16875 16814
[INFO GPL-0030] NumBins: 65536
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 1120 10080
[INFO GPL-0004] CoreAreaLxLy: 2240 10080
[INFO GPL-0005] CoreAreaUxUy: 4322080 4314240
[INFO GPL-0006] NumInstances: 49819
[INFO GPL-0007] NumPlaceInstances: 45315
[INFO GPL-0008] NumFixedInstances: 4504
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 57693
[INFO GPL-0011] NumPins: 155252
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 4325030 4325030
[INFO GPL-0014] CoreAreaLxLy: 2240 10080
[INFO GPL-0015] CoreAreaUxUy: 4322080 4314240
[INFO GPL-0016] CoreArea: 18593282534400
[INFO GPL-0017] NonPlaceInstsArea: 101696716800
[INFO GPL-0018] PlaceInstsArea: 10344479846400
[INFO GPL-0019] Util(%): 55.94
[INFO GPL-0020] StdInstsArea: 10344479846400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00262180 HPWL: 5487832888
[InitialPlace]  Iter: 2 CG residual: 0.00124578 HPWL: 2467415836
[InitialPlace]  Iter: 3 CG residual: 0.00026588 HPWL: 2489186284
[InitialPlace]  Iter: 4 CG residual: 0.00009693 HPWL: 2499476008
[InitialPlace]  Iter: 5 CG residual: 0.00008132 HPWL: 2510186305
[InitialPlace]  Iter: 6 CG residual: 0.00008411 HPWL: 2516731184
[InitialPlace]  Iter: 7 CG residual: 0.00006717 HPWL: 2521627813
[InitialPlace]  Iter: 8 CG residual: 0.00007617 HPWL: 2524230520
[InitialPlace]  Iter: 9 CG residual: 0.00007405 HPWL: 2526399796
[InitialPlace]  Iter: 10 CG residual: 0.00008535 HPWL: 2527521418
[InitialPlace]  Iter: 11 CG residual: 0.00009008 HPWL: 2528256292
[InitialPlace]  Iter: 12 CG residual: 0.00009048 HPWL: 2528615539
[InitialPlace]  Iter: 13 CG residual: 0.00011052 HPWL: 2528794306
[InitialPlace]  Iter: 14 CG residual: 0.00009938 HPWL: 2528513167
[InitialPlace]  Iter: 15 CG residual: 0.00010405 HPWL: 2528235612
[InitialPlace]  Iter: 16 CG residual: 0.00009316 HPWL: 2527840092
[InitialPlace]  Iter: 17 CG residual: 0.00011325 HPWL: 2527346344
[InitialPlace]  Iter: 18 CG residual: 0.00009822 HPWL: 2526888924
[InitialPlace]  Iter: 19 CG residual: 0.00011143 HPWL: 2526218946
[InitialPlace]  Iter: 20 CG residual: 0.00010129 HPWL: 2525636101
[INFO GPL-0031] FillerInit: NumGCells: 53344
[INFO GPL-0032] FillerInit: NumGNets: 57693
[INFO GPL-0033] FillerInit: NumGPins: 155252
[INFO GPL-0023] TargetDensity: 0.66
[INFO GPL-0024] AveragePlaceInstArea: 228279374
[INFO GPL-0025] IdealBinArea: 347175872
[INFO GPL-0026] IdealBinCnt: 53555
[INFO GPL-0027] TotalBinArea: 18593282534400
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 33749 33627
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.991568 HPWL: 563844758
[NesterovSolve] Iter: 10 overflow: 0.983364 HPWL: 650192781
[NesterovSolve] Iter: 20 overflow: 0.978396 HPWL: 658113888
[NesterovSolve] Iter: 30 overflow: 0.973747 HPWL: 659283391
[NesterovSolve] Iter: 40 overflow: 0.970961 HPWL: 662090604
[NesterovSolve] Iter: 50 overflow: 0.968509 HPWL: 662635569
[NesterovSolve] Iter: 60 overflow: 0.965713 HPWL: 662460498
[NesterovSolve] Iter: 70 overflow: 0.963553 HPWL: 663599951
[NesterovSolve] Iter: 80 overflow: 0.962024 HPWL: 666014974
[NesterovSolve] Iter: 90 overflow: 0.961102 HPWL: 668815248
[NesterovSolve] Iter: 100 overflow: 0.960274 HPWL: 671253867
[NesterovSolve] Iter: 110 overflow: 0.959871 HPWL: 673178427
[NesterovSolve] Iter: 120 overflow: 0.959673 HPWL: 675499888
[NesterovSolve] Iter: 130 overflow: 0.959506 HPWL: 681040714
[NesterovSolve] Iter: 140 overflow: 0.959429 HPWL: 695292314
[NesterovSolve] Iter: 150 overflow: 0.95929 HPWL: 726021076
[NesterovSolve] Iter: 160 overflow: 0.957901 HPWL: 779416973
[NesterovSolve] Iter: 170 overflow: 0.954429 HPWL: 857136555
[NesterovSolve] Iter: 180 overflow: 0.949494 HPWL: 957713933
[NesterovSolve] Iter: 190 overflow: 0.941032 HPWL: 1078105244
[NesterovSolve] Iter: 200 overflow: 0.928434 HPWL: 1216752463
[NesterovSolve] Iter: 210 overflow: 0.910805 HPWL: 1371733550
[NesterovSolve] Iter: 220 overflow: 0.887163 HPWL: 1546441105
[NesterovSolve] Iter: 230 overflow: 0.858451 HPWL: 1744561422
[NesterovSolve] Iter: 240 overflow: 0.825012 HPWL: 1963807920
[NesterovSolve] Iter: 250 overflow: 0.789392 HPWL: 2191794388
[INFO GPL-0100] worst slack -1.25e-10
[INFO GPL-0103] Weighted 5769 nets.
[NesterovSolve] Iter: 260 overflow: 0.753454 HPWL: 2394474748
[NesterovSolve] Iter: 270 overflow: 0.717636 HPWL: 2607650704
[NesterovSolve] Iter: 280 overflow: 0.679246 HPWL: 2805596578
[NesterovSolve] Iter: 290 overflow: 0.640058 HPWL: 3004112064
[INFO GPL-0100] worst slack -2.23e-10
[INFO GPL-0103] Weighted 5761 nets.
[NesterovSolve] Iter: 300 overflow: 0.600227 HPWL: 3187497814
[NesterovSolve] Snapshot saved at iter = 300
[NesterovSolve] Iter: 310 overflow: 0.56534 HPWL: 3353289184
[NesterovSolve] Iter: 320 overflow: 0.528328 HPWL: 3480698867
[NesterovSolve] Iter: 330 overflow: 0.492279 HPWL: 3567136196
[INFO GPL-0100] worst slack -1.44e-10
[INFO GPL-0103] Weighted 5761 nets.
[NesterovSolve] Iter: 340 overflow: 0.465959 HPWL: 3596142745
[NesterovSolve] Iter: 350 overflow: 0.440476 HPWL: 3633471053
[NesterovSolve] Iter: 360 overflow: 0.404933 HPWL: 3642968133
[NesterovSolve] Iter: 370 overflow: 0.375516 HPWL: 3619828471
[NesterovSolve] Iter: 380 overflow: 0.338039 HPWL: 3651945232
[NesterovSolve] Iter: 390 overflow: 0.306808 HPWL: 3662448947
[INFO GPL-0100] worst slack 1.01e-10
[INFO GPL-0103] Weighted 5760 nets.
[NesterovSolve] Iter: 400 overflow: 0.2796 HPWL: 3650849305
[NesterovSolve] Iter: 410 overflow: 0.251573 HPWL: 3648791291
[NesterovSolve] Iter: 420 overflow: 0.225348 HPWL: 3652041628
[INFO GPL-0100] worst slack 1.74e-10
[INFO GPL-0103] Weighted 5769 nets.
[NesterovSolve] Iter: 430 overflow: 0.199451 HPWL: 3654443796
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 16800 16800
[INFO GPL-0038] TileCnt: 257 257
[INFO GPL-0039] numRoutingLayers: 5
[INFO GPL-0040] NumTiles: 66049
[INFO GPL-0063] TotalRouteOverflowH2: 0.6071426868438721
[INFO GPL-0064] TotalRouteOverflowV2: 0.5714285373687744
[INFO GPL-0065] OverflowTileCnt2: 9
[INFO GPL-0066] 0.5%RC: 1.0009761136444435
[INFO GPL-0067] 1.0%RC: 1.0004880568222219
[INFO GPL-0068] 2.0%RC: 0.9684214946683938
[INFO GPL-0069] 5.0%RC: 0.9121276844518218
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0007321
[NesterovSolve] Iter: 440 overflow: 0.17528 HPWL: 3659365982
[NesterovSolve] Iter: 450 overflow: 0.150622 HPWL: 3662221852
[INFO GPL-0100] worst slack 6.44e-11
[INFO GPL-0103] Weighted 5769 nets.
[NesterovSolve] Iter: 460 overflow: 0.129411 HPWL: 3668389902
[NesterovSolve] Iter: 470 overflow: 0.111352 HPWL: 3672286513
[NesterovSolve] Finished with Overflow: 0.099381

==========================================================================
global place check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -80333.37

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -39.59

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -39.59

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097312_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.05    0.02    1.62 ^ _097312_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: _096521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _100892_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _096521_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v _096521_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rle.dstrb (net)
                  0.06    0.00    0.36 v _100892_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _100892_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.40    0.16    1.76 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    8.03   library recovery time
                                  8.03   data required time
-----------------------------------------------------------------------------
                                  8.03   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: _097312_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098383_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   193    2.93   10.31    6.16    6.16 ^ _097312_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 10.38    0.48    6.64 ^ _073891_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
  1257   18.10   71.56   19.93   26.57 v _073891_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _009674_ (net)
                 71.71    5.42   31.98 v _077062_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    1.79   14.77   46.75 v _077062_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011806_ (net)
                  1.79    0.00   46.75 v _077064_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.70    0.57   47.32 v _077064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001921_ (net)
                  0.70    0.00   47.32 v _098383_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 47.32   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _098383_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.27    7.73   library setup time
                                  7.73   data required time
-----------------------------------------------------------------------------
                                  7.73   data required time
                                -47.32   data arrival time
-----------------------------------------------------------------------------
                                -39.59   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.40    0.16    1.76 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    8.03   library recovery time
                                  8.03   data required time
-----------------------------------------------------------------------------
                                  8.03   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: _097312_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098383_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   193    2.93   10.31    6.16    6.16 ^ _097312_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 10.38    0.48    6.64 ^ _073891_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
  1257   18.10   71.56   19.93   26.57 v _073891_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _009674_ (net)
                 71.71    5.42   31.98 v _077062_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    1.79   14.77   46.75 v _077062_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011806_ (net)
                  1.79    0.00   46.75 v _077064_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.70    0.57   47.32 v _077064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001921_ (net)
                  0.70    0.00   47.32 v _098383_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 47.32   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _098383_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.27    7.73   library setup time
                                  7.73   data required time
-----------------------------------------------------------------------------
                                  7.73   data required time
                                -47.32   data arrival time
-----------------------------------------------------------------------------
                                -39.59   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e+00   2.14e-01   1.29e-06   1.27e+00   7.2%
Combinational          1.25e+01   3.80e+00   9.56e-06   1.63e+01  92.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.36e+01   4.01e+00   1.08e-05   1.76e+01 100.0%
                          77.2%      22.8%       0.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 2104777 u^2 45% utilization.

Elapsed time: 1:06.37[h:]min:sec. CPU time: user 87.27 sys 0.19 (131%). Peak memory: 650480KB.
