{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Matched_Filter_Tx": {
      "attributes": {
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Matched_Filter_Tx.v:1.1-109.10"
      },
      "ports": {
        "clk_32M768": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clk_16M384": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk_1M024": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "rst_n_32M768": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "psk_1M_data_tdata": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "psk_1M_data_tvalid": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "psk_1M_data_tready": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "psk_1M_data_tlast": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "psk_1M_data_tuser": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "psk_16M_RRC_data_tdata": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "psk_16M_RRC_data_tvalid": {
          "direction": "output",
          "bits": [ 50 ]
        },
        "psk_16M_RRC_data_tready": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "psk_16M_RRC_data_tlast": {
          "direction": "output",
          "bits": [ 52 ]
        },
        "psk_16M_RRC_data_tuser": {
          "direction": "output",
          "bits": [ 53 ]
        },
        "psk_16M_data_tdata": {
          "direction": "output",
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "psk_16M_data_tvalid": {
          "direction": "output",
          "bits": [ 62 ]
        },
        "psk_16M_data_tready": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "psk_16M_data_tlast": {
          "direction": "output",
          "bits": [ 64 ]
        },
        "psk_16M_data_tuser": {
          "direction": "output",
          "bits": [ 65 ]
        }
      },
      "cells": {
        "$auto$proc_dff.cc:220:proc_dff$55": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 66 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$60": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 67 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$65": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 68 ]
          }
        },
        "$eq${workspace}/verilog/Matched_Filter_Tx.v:69$17": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.46-69.91"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "Y": [ 70 ]
          }
        },
        "$eq${workspace}/verilog/Matched_Filter_Tx.v:70$19": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:70.46-70.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "Y": [ 71 ]
          }
        },
        "$logic_not${workspace}/verilog/Matched_Filter_Tx.v:58$14": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:58.13-58.26"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5 ],
            "Y": [ 72 ]
          }
        },
        "$not${workspace}/verilog/Matched_Filter_Tx.v:69$15": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.64-69.82"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 17 ],
            "Y": [ 73 ]
          }
        },
        "$procdff$59": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 2 ],
            "D": [ 74 ],
            "Q": [ 75 ]
          }
        },
        "$procdff$64": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 2 ],
            "D": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
            "Q": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ]
          }
        },
        "$procdff$69": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 5 ],
            "CLK": [ 2 ],
            "D": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "Q": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
          }
        },
        "$procmux$23": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:68.21-68.39|{workspace}/verilog/Matched_Filter_Tx.v:68.17-75.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ],
            "S": [ 14 ],
            "Y": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ]
          }
        },
        "$procmux$25": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:63.17-63.26|{workspace}/verilog/Matched_Filter_Tx.v:63.13-81.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "B": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
            "S": [ 4 ],
            "Y": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ]
          }
        },
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:68.21-68.39|{workspace}/verilog/Matched_Filter_Tx.v:68.17-75.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
            "S": [ 14 ],
            "Y": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ]
          }
        },
        "$procmux$31": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:63.17-63.26|{workspace}/verilog/Matched_Filter_Tx.v:63.13-81.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
            "B": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
            "S": [ 4 ],
            "Y": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ]
          }
        },
        "$procmux$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:63.17-63.26|{workspace}/verilog/Matched_Filter_Tx.v:63.13-81.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 14 ],
            "S": [ 4 ],
            "Y": [ 74 ]
          }
        },
        "$shiftx${workspace}/verilog/Matched_Filter_Tx.v:0$16": {
          "hide_name": 1,
          "type": "$shiftx",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:0.0-0.0"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
            "B": [ 73 ],
            "Y": [ 69 ]
          }
        },
        "$ternary${workspace}/verilog/Matched_Filter_Tx.v:69$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.45-69.117"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1", "1", "1", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1" ],
            "S": [ 69 ],
            "Y": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ]
          }
        },
        "$ternary${workspace}/verilog/Matched_Filter_Tx.v:70$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:70.45-70.100"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1", "1", "1", "0", "1", "1", "1", "0", "1", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "1", "0", "0", "1", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1" ],
            "S": [ 7 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ]
          }
        },
        "Matched_Filter_Tx": {
          "hide_name": 0,
          "type": "RRC_Tx_Filter",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:89.19-100.6"
          },
          "port_directions": {
            "aclk": "input",
            "aclken": "input",
            "aresetn": "input",
            "m_axis_data_tdata": "output",
            "m_axis_data_tuser": "output",
            "m_axis_data_tvalid": "output",
            "s_axis_data_tdata": "input",
            "s_axis_data_tready": "output",
            "s_axis_data_tuser": "input",
            "s_axis_data_tvalid": "input"
          },
          "connections": {
            "aclk": [ 2 ],
            "aclken": [ 3 ],
            "aresetn": [ 5 ],
            "m_axis_data_tdata": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
            "m_axis_data_tuser": [ 53, 52 ],
            "m_axis_data_tvalid": [ 50 ],
            "s_axis_data_tdata": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "s_axis_data_tready": [ 15 ],
            "s_axis_data_tuser": [ 17, 16 ],
            "s_axis_data_tvalid": [ 75 ]
          }
        },
        "u_skidbuf_1m_to_16m": {
          "hide_name": 0,
          "type": "skid_buffer_1m_16m",
          "parameters": {
            "DATA_WIDTH": "00000000000000000000000000001000",
            "USER_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:30.7-45.6"
          },
          "port_directions": {
            "ce_16m": "input",
            "ce_1m": "input",
            "clk": "input",
            "m_axis_tdata": "output",
            "m_axis_tlast": "output",
            "m_axis_tready": "input",
            "m_axis_tuser": "output",
            "m_axis_tvalid": "output",
            "rst_n": "input",
            "s_axis_tdata": "input",
            "s_axis_tlast": "input",
            "s_axis_tready": "output",
            "s_axis_tuser": "input",
            "s_axis_tvalid": "input"
          },
          "connections": {
            "ce_16m": [ 3 ],
            "ce_1m": [ 4 ],
            "clk": [ 2 ],
            "m_axis_tdata": [ 54, 55, 56, 57, 58, 59, 60, 61 ],
            "m_axis_tlast": [ 64 ],
            "m_axis_tready": [ 63 ],
            "m_axis_tuser": [ 65 ],
            "m_axis_tvalid": [ 62 ],
            "rst_n": [ 5 ],
            "s_axis_tdata": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
            "s_axis_tlast": [ 16 ],
            "s_axis_tready": [ 15 ],
            "s_axis_tuser": [ 17 ],
            "s_axis_tvalid": [ 14 ]
          }
        }
      },
      "netnames": {
        "$0\\psk_1M_I_level_tdata[15:0]": {
          "hide_name": 1,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          }
        },
        "$0\\psk_1M_Q_level_tdata[15:0]": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          }
        },
        "$0\\psk_1M_level_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:57.5-83.8"
          }
        },
        "$auto$rtlil.cc:2739:Not$56": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$61": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$66": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$58": {
          "hide_name": 1,
          "bits": [ 66 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$63": {
          "hide_name": 1,
          "bits": [ 67 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$68": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
          }
        },
        "$eq${workspace}/verilog/Matched_Filter_Tx.v:69$17_Y": {
          "hide_name": 1,
          "bits": [ 70 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.46-69.91"
          }
        },
        "$eq${workspace}/verilog/Matched_Filter_Tx.v:70$19_Y": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:70.46-70.74"
          }
        },
        "$logic_not${workspace}/verilog/Matched_Filter_Tx.v:58$14_Y": {
          "hide_name": 1,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:58.13-58.26"
          }
        },
        "$not${workspace}/verilog/Matched_Filter_Tx.v:69$15_Y": {
          "hide_name": 1,
          "bits": [ 73 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.64-69.82"
          }
        },
        "$procmux$23_Y": {
          "hide_name": 1,
          "bits": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
          }
        },
        "$procmux$24_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$25_Y": {
          "hide_name": 1,
          "bits": [ 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
          }
        },
        "$procmux$26_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$29_Y": {
          "hide_name": 1,
          "bits": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203 ],
          "attributes": {
          }
        },
        "$procmux$30_CMP": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "$procmux$31_Y": {
          "hide_name": 1,
          "bits": [ 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
          }
        },
        "$procmux$32_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$34_Y": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
          }
        },
        "$procmux$35_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$shiftx${workspace}/verilog/Matched_Filter_Tx.v:0$16_Y": {
          "hide_name": 1,
          "bits": [ 69 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:0.0-0.0"
          }
        },
        "$ternary${workspace}/verilog/Matched_Filter_Tx.v:69$18_Y": {
          "hide_name": 1,
          "bits": [ 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:69.45-69.117"
          }
        },
        "$ternary${workspace}/verilog/Matched_Filter_Tx.v:70$20_Y": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:70.45-70.100"
          }
        },
        "clk_16M384": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:3.19-3.29"
          }
        },
        "clk_1M024": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:4.19-4.28"
          }
        },
        "clk_32M768": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:2.19-2.29"
          }
        },
        "psk_16M_RRC_data_tdata": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:13.19-13.41"
          }
        },
        "psk_16M_RRC_data_tlast": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:16.19-16.41"
          }
        },
        "psk_16M_RRC_data_tready": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:15.19-15.42"
          }
        },
        "psk_16M_RRC_data_tuser": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:17.19-17.41"
          }
        },
        "psk_16M_RRC_data_tvalid": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:14.19-14.42"
          }
        },
        "psk_16M_RRC_tuser_2x": {
          "hide_name": 0,
          "bits": [ 53, 52 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:55.17-55.37"
          }
        },
        "psk_16M_data_tdata": {
          "hide_name": 0,
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:19.19-19.37"
          }
        },
        "psk_16M_data_tlast": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:22.19-22.37"
          }
        },
        "psk_16M_data_tready": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:21.19-21.38"
          }
        },
        "psk_16M_data_tuser": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:23.19-23.37"
          }
        },
        "psk_16M_data_tvalid": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:20.19-20.38"
          }
        },
        "psk_1M_I_level_tdata": {
          "hide_name": 0,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:53.17-53.37"
          }
        },
        "psk_1M_Q_level_tdata": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:54.17-54.37"
          }
        },
        "psk_1M_data_tdata": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:7.19-7.36"
          }
        },
        "psk_1M_data_tlast": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:10.19-10.36"
          }
        },
        "psk_1M_data_tready": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:9.19-9.37"
          }
        },
        "psk_1M_data_tuser": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:11.19-11.36"
          }
        },
        "psk_1M_data_tvalid": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:8.19-8.37"
          }
        },
        "psk_1M_level_tdata": {
          "hide_name": 0,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:49.17-49.35"
          }
        },
        "psk_1M_level_tready": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:51.17-51.36"
          }
        },
        "psk_1M_level_tuser": {
          "hide_name": 0,
          "bits": [ 17, 16 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:52.17-52.35"
          }
        },
        "psk_1M_level_tvalid": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:50.17-50.36"
          }
        },
        "rst_n_32M768": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "{workspace}/verilog/Matched_Filter_Tx.v:5.19-5.31"
          }
        }
      }
    },
    "RRC_Tx_Filter": {
      "attributes": {
        "BLOCK_STUB": "true",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:8.1-63.10"
      },
      "ports": {
        "aresetn": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "aclk": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "aclken": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "s_axis_data_tvalid": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "s_axis_data_tready": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "s_axis_data_tlast": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "s_axis_data_tuser": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "s_axis_data_tdata": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ]
        },
        "m_axis_data_tvalid": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "m_axis_data_tready": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "m_axis_data_tlast": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "m_axis_data_tuser": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "m_axis_data_tdata": {
          "direction": "output",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clock:1.0 aclk_intf CLK",
            "X_INTERFACE_MODE": "slave aclk_intf",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA:S_AXIS_RELOAD, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN , ASSOCIATED_PORT , INSERT_VIP 0",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:31.9-31.13"
          }
        },
        "aclken": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:clockenable:1.0 aclken_intf CE",
            "X_INTERFACE_MODE": "slave aclken_intf",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME aclken_intf, POLARITY ACTIVE_HIGH",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:35.9-35.15"
          }
        },
        "aresetn": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:signal:reset:1.0 aresetn_intf RST",
            "X_INTERFACE_MODE": "slave aresetn_intf",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME aresetn_intf, POLARITY ACTIVE_LOW, INSERT_VIP 0",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:27.9-27.16"
          }
        },
        "m_axis_data_tdata": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 M_AXIS_DATA TDATA",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:59.16-59.33"
          }
        },
        "m_axis_data_tlast": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 M_AXIS_DATA TLAST",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:55.10-55.27"
          }
        },
        "m_axis_data_tready": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 M_AXIS_DATA TREADY",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:53.9-53.27"
          }
        },
        "m_axis_data_tuser": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 M_AXIS_DATA TUSER",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:57.15-57.32"
          }
        },
        "m_axis_data_tvalid": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 M_AXIS_DATA TVALID",
            "X_INTERFACE_MODE": "master M_AXIS_DATA",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME M_AXIS_DATA, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN , LAYERED_METADATA undef, INSERT_VIP 0",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:51.10-51.28"
          }
        },
        "s_axis_data_tdata": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 S_AXIS_DATA TDATA",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:47.15-47.32"
          }
        },
        "s_axis_data_tlast": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 S_AXIS_DATA TLAST",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:43.9-43.26"
          }
        },
        "s_axis_data_tready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 S_AXIS_DATA TREADY",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:41.10-41.28"
          }
        },
        "s_axis_data_tuser": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 S_AXIS_DATA TUSER",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:45.14-45.31"
          }
        },
        "s_axis_data_tvalid": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "X_INTERFACE_INFO": "xilinx.com:interface:axis:1.0 S_AXIS_DATA TVALID",
            "X_INTERFACE_MODE": "slave S_AXIS_DATA",
            "X_INTERFACE_PARAMETER": "XIL_INTERFACENAME S_AXIS_DATA, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN , LAYERED_METADATA undef, INSERT_VIP 0",
            "src": "{workspace}/ip/Matched_Filter/RRC_Tx_Filter/RRC_Tx_Filter_bmstub.v:39.9-39.27"
          }
        }
      }
    },
    "skid_buffer_1m_16m": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:3.1-89.10"
      },
      "parameter_default_values": {
        "DATA_WIDTH": "00000000000000000000000000100000",
        "USER_WIDTH": "00000000000000000000000000000001"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "s_axis_tdata": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "s_axis_tvalid": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "s_axis_tready": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "s_axis_tlast": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "s_axis_tuser": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "m_axis_tdata": {
          "direction": "output",
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
        },
        "m_axis_tvalid": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "m_axis_tready": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "m_axis_tlast": {
          "direction": "output",
          "bits": [ 74 ]
        },
        "m_axis_tuser": {
          "direction": "output",
          "bits": [ 75 ]
        },
        "ce_1m": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "ce_16m": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
        "$auto$proc_dff.cc:220:proc_dff$70": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 78 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$75": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 79 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$80": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 80 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$85": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 81 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$90": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 82 ]
          }
        },
        "$auto$proc_dff.cc:220:proc_dff$95": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 83 ]
          }
        },
        "$eq${workspace}/verilog/utils/skid_buffer_1m_16m.v:79$11": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "Y": [ 85 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:35$1": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:35.25-35.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 37 ],
            "Y": [ 86 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:35$2": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:35.25-35.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 76 ],
            "Y": [ 87 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:36$3": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:36.23-36.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 72 ],
            "B": [ 73 ],
            "Y": [ 88 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:36$4": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:36.23-36.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 88 ],
            "B": [ 77 ],
            "Y": [ 89 ]
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:79$12": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 87 ],
            "Y": [ 90 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:40$6": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:40.13-40.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 91 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:52$8": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:52.13-52.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 92 ]
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:73$10": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:73.13-73.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 93 ]
          }
        },
        "$procdff$74": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
            "Q": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
          }
        },
        "$procdff$79": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 126 ],
            "Q": [ 74 ]
          }
        },
        "$procdff$84": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 127 ],
            "Q": [ 75 ]
          }
        },
        "$procdff$89": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:51.5-67.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 128 ],
            "Q": [ 37 ]
          }
        },
        "$procdff$94": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:51.5-67.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 129 ],
            "Q": [ 72 ]
          }
        },
        "$procdff$99": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:39.5-48.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 130 ],
            "Q": [ 84 ]
          }
        },
        "$procmux$36": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.47|{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 39 ],
            "S": [ 90 ],
            "Y": [ 127 ]
          }
        },
        "$procmux$38": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.47|{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 38 ],
            "S": [ 90 ],
            "Y": [ 126 ]
          }
        },
        "$procmux$40": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.47|{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.13-83.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "S": [ 90 ],
            "Y": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ]
          }
        },
        "$procmux$42": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:56.13-65.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 84, 131 ],
            "Y": [ 128 ]
          }
        },
        "$procmux$44_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:56.13-65.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "Y": [ 131 ]
          }
        },
        "$procmux$45": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:56.13-65.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1", "0" ],
            "S": [ 84, 132 ],
            "Y": [ 129 ]
          }
        },
        "$procmux$47_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:56.13-65.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "Y": [ 132 ]
          }
        },
        "$procmux$48": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:45.28-45.38|{workspace}/verilog/utils/skid_buffer_1m_16m.v:45.24-45.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ "0" ],
            "S": [ 89 ],
            "Y": [ 133 ]
          }
        },
        "$procmux$50": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:43.13-46.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 133, 134 ],
            "S": [ 84, 135 ],
            "Y": [ 130 ]
          }
        },
        "$procmux$52": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:44.28-44.40|{workspace}/verilog/utils/skid_buffer_1m_16m.v:44.24-44.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ "1" ],
            "S": [ 87 ],
            "Y": [ 134 ]
          }
        },
        "$procmux$54_CMP0": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:0.0-0.0|{workspace}/verilog/utils/skid_buffer_1m_16m.v:43.13-46.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "Y": [ 135 ]
          }
        }
      },
      "netnames": {
        "$0\\m_axis_tdata[31:0]": {
          "hide_name": 1,
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          }
        },
        "$0\\m_axis_tlast[0:0]": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          }
        },
        "$0\\m_axis_tuser[0:0]": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:72.5-87.8"
          }
        },
        "$0\\m_axis_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:51.5-67.8"
          }
        },
        "$0\\s_axis_tready[0:0]": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:51.5-67.8"
          }
        },
        "$0\\state[0:0]": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:39.5-48.8"
          }
        },
        "$auto$rtlil.cc:2739:Not$71": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$76": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$81": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$86": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$91": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$96": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$73": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$78": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$83": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$88": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$93": {
          "hide_name": 1,
          "bits": [ 82 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$98": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
          }
        },
        "$eq${workspace}/verilog/utils/skid_buffer_1m_16m.v:79$11_Y": {
          "hide_name": 1,
          "bits": [ 85 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.31"
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:35$1_Y": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:35.25-35.55"
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:35$2_Y": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:35.25-35.64"
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:36$3_Y": {
          "hide_name": 1,
          "bits": [ 88 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:36.23-36.53"
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:36$4_Y": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:36.23-36.63"
          }
        },
        "$logic_and${workspace}/verilog/utils/skid_buffer_1m_16m.v:79$12_Y": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:79.17-79.47"
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:40$6_Y": {
          "hide_name": 1,
          "bits": [ 91 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:40.13-40.19"
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:52$8_Y": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:52.13-52.19"
          }
        },
        "$logic_not${workspace}/verilog/utils/skid_buffer_1m_16m.v:73$10_Y": {
          "hide_name": 1,
          "bits": [ 93 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:73.13-73.19"
          }
        },
        "$procmux$36_Y": {
          "hide_name": 1,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "$procmux$37_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$38_Y": {
          "hide_name": 1,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "$procmux$39_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$40_Y": {
          "hide_name": 1,
          "bits": [ 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125 ],
          "attributes": {
          }
        },
        "$procmux$41_CMP": {
          "hide_name": 1,
          "bits": [ 90 ],
          "attributes": {
          }
        },
        "$procmux$42_Y": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "$procmux$43_CMP": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$procmux$44_CMP": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
          }
        },
        "$procmux$45_Y": {
          "hide_name": 1,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "$procmux$46_CMP": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$procmux$47_CMP": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "$procmux$48_Y": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
          }
        },
        "$procmux$49_CMP": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
          }
        },
        "$procmux$50_Y": {
          "hide_name": 1,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "$procmux$51_CMP": {
          "hide_name": 1,
          "bits": [ 84 ],
          "attributes": {
          }
        },
        "$procmux$52_Y": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "$procmux$53_CMP": {
          "hide_name": 1,
          "bits": [ 87 ],
          "attributes": {
          }
        },
        "$procmux$54_CMP": {
          "hide_name": 1,
          "bits": [ 135 ],
          "attributes": {
          }
        },
        "ce_16m": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:26.16-26.22"
          }
        },
        "ce_1m": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:25.16-25.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:7.16-7.19"
          }
        },
        "m_axis_tdata": {
          "hide_name": 0,
          "bits": [ 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:18.34-18.46"
          }
        },
        "m_axis_tlast": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:21.34-21.46"
          }
        },
        "m_axis_tready": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:20.34-20.47"
          }
        },
        "m_axis_tuser": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:22.34-22.46"
          }
        },
        "m_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:19.34-19.47"
          }
        },
        "master_write": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:35.10-35.22"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:8.16-8.21"
          }
        },
        "s_axis_tdata": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:11.34-11.46"
          }
        },
        "s_axis_tlast": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:14.34-14.46"
          }
        },
        "s_axis_tready": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:13.34-13.47"
          }
        },
        "s_axis_tuser": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:15.34-15.46"
          }
        },
        "s_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:12.34-12.47"
          }
        },
        "slave_read": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:36.10-36.20"
          }
        },
        "state": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "{workspace}/verilog/utils/skid_buffer_1m_16m.v:32.10-32.15"
          }
        }
      }
    }
  }
}
