<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cordiccart2pol</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.870</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>39</Best-caseLatency>
            <Average-caseLatency>39</Average-caseLatency>
            <Worst-caseLatency>39</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
            <Interval-min>40</Interval-min>
            <Interval-max>40</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>1</DSP>
            <FF>283</FF>
            <LUT>691</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cordiccart2pol</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cordiccart2pol</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cordiccart2pol_Pipeline_VITIS_LOOP_45_1_fu_98</InstName>
                    <ModuleName>cordiccart2pol_Pipeline_VITIS_LOOP_45_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>98</ID>
                    <BindInstances>add_ln45_fu_130_p2 x_V_1_fu_179_p2 y_V_2_fu_185_p2 add_ln712_fu_231_p2 x_V_2_fu_191_p2 y_V_3_fu_197_p2 sub_ln712_fu_237_p2 angles_V_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>x_V_fu_116_p2 y_V_fu_122_p2 theta mul_mul_16s_12ns_28_4_1_U6</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cordiccart2pol_Pipeline_VITIS_LOOP_45_1</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.870</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>103</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>369</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_130_p2" SOURCE="cordic_optimized2/solution1/cordiccart2pol.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_1_fu_179_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_2_fu_185_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_231_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_2_fu_191_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="y_V_3_fu_197_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln712_fu_237_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sub_ln712"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="angles_V_U" SOURCE="" URAM="0" VARIABLE="angles_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cordiccart2pol</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.870</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>39</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>39</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>283</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>691</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="x_V_fu_116_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="y_V_fu_122_p2" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="theta" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_12ns_28_4_1_U6" SOURCE="E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1168" URAM="0" VARIABLE="mul_ln1168"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export version="2.0.1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="x" index="0" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="y" index="1" direction="in" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="y" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="r" index="2" direction="out" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="r" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="r_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="theta" index="3" direction="inout" srcType="ap_fixed&lt;16, 4, AP_TRN, AP_WRAP, 0&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="theta" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="theta_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="x" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="16" name="x" access="W" description="Bit 15 to 0 of x"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="y" access="W" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="16" name="y" access="W" description="Bit 15 to 0 of y"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="r" access="R" description="Data signal of r" range="32">
                    <fields>
                        <field offset="0" width="16" name="r" access="R" description="Bit 15 to 0 of r"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x24" name="r_ctrl" access="R" description="Control signal of r" range="32">
                    <fields>
                        <field offset="0" width="1" name="r_ap_vld" access="R" description="Control signal r_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="theta" access="R" description="Data signal of theta" range="32">
                    <fields>
                        <field offset="0" width="16" name="theta" access="R" description="Bit 15 to 0 of theta"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x34" name="theta_ctrl" access="R" description="Control signal of theta" range="32">
                    <fields>
                        <field offset="0" width="1" name="theta_ap_vld" access="R" description="Control signal theta_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="x"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="r"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="theta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">x, 0x10, 32, W, Data signal of x, </column>
                    <column name="s_axi_control">y, 0x18, 32, W, Data signal of y, </column>
                    <column name="s_axi_control">r, 0x20, 32, R, Data signal of r, </column>
                    <column name="s_axi_control">r_ctrl, 0x24, 32, R, Control signal of r, 0=r_ap_vld</column>
                    <column name="s_axi_control">theta, 0x30, 32, R, Data signal of theta, </column>
                    <column name="s_axi_control">theta_ctrl, 0x34, 32, R, Control signal of theta, 0=theta_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="x">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="y">in, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;</column>
                    <column name="r">out, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;&amp;</column>
                    <column name="theta">inout, ap_fixed&lt;16 4 AP_TRN AP_WRAP 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="x">s_axi_control, register, name=x offset=0x10 range=32</column>
                    <column name="y">s_axi_control, register, name=y offset=0x18 range=32</column>
                    <column name="r">s_axi_control, register, name=r offset=0x20 range=32</column>
                    <column name="r">s_axi_control, register, name=r_ctrl offset=0x24 range=32</column>
                    <column name="theta">s_axi_control, register, name=theta offset=0x30 range=32</column>
                    <column name="theta">s_axi_control, register, name=theta_ctrl offset=0x34 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="cordic_optimized2/solution1/cordiccart2pol.cpp:21" status="valid" parentFunction="cordiccart2pol" variable="x" isDirective="0" options="s_axilite port=x"/>
        <Pragma type="interface" location="cordic_optimized2/solution1/cordiccart2pol.cpp:22" status="valid" parentFunction="cordiccart2pol" variable="y" isDirective="0" options="s_axilite port=y"/>
        <Pragma type="interface" location="cordic_optimized2/solution1/cordiccart2pol.cpp:23" status="valid" parentFunction="cordiccart2pol" variable="r" isDirective="0" options="s_axilite port=r"/>
        <Pragma type="interface" location="cordic_optimized2/solution1/cordiccart2pol.cpp:24" status="valid" parentFunction="cordiccart2pol" variable="theta" isDirective="0" options="s_axilite port=theta"/>
        <Pragma type="interface" location="cordic_optimized2/solution1/cordiccart2pol.cpp:25" status="valid" parentFunction="cordiccart2pol" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
    </PragmaReport>
</profile>

