name: ADC1
description: ADC1
groupName: ADC
baseAddress: 1107460096
registers:
- name: ADC_ISR
  displayName: ADC_ISR
  description: ADC interrupt and status register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADRDY
    description: "ADC ready\nThis bit is set by hardware after the ADC has been enabled
      (bit ADEN = 1) and when the ADC reaches a state where it is ready to accept
      conversion requests.\nIt is cleared by software writing 1 to it."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC not yet ready to start conversion (or the flag event was 
        already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: ADC is ready to start conversion
      value: 1
  - name: EOSMP
    description: "End of sampling flag\nThis bit is set by hardware during the conversion
      of any channel (only for regular channels), at the end of the sampling phase."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: not at the end of the sampling phase (or the flag event was 
        already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: End of sampling phase reached
      value: 1
  - name: EOC
    description: "End of conversion flag\nThis bit is set by hardware at the end of
      each regular conversion of a channel when a new data is available in the ADC_DR
      register. It is cleared by software writing 1 to it or by reading the ADC_DR
      register"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular channel conversion not complete (or the flag event 
        was already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Regular channel conversion complete
      value: 1
  - name: EOS
    description: "End of regular sequence flag\nThis bit is set by hardware at the
      end of the conversions of a regular sequence of channels. It is cleared by software
      writing 1 to it."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular Conversions sequence not complete (or the flag event 
        was already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Regular Conversions sequence complete
      value: 1
  - name: OVR
    description: "ADC overrun\nThis bit is set by hardware when an overrun occurs
      on a regular channel, meaning that a new conversion has completed while the
      EOC flag was already set. It is cleared by software writing 1 to it."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No overrun occurred (or the flag event was already 
        acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Overrun has occurred
      value: 1
  - name: JEOC
    description: "Injected channel end of conversion flag\nThis bit is set by hardware
      at the end of each injected conversion of a channel when a new data is available
      in the corresponding ADC_JDRy register. It is cleared by software writing 1
      to it or by reading the corresponding ADC_JDRy register"
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Injected channel conversion not complete (or the flag event 
        was already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Injected channel conversion complete
      value: 1
  - name: JEOS
    description: "Injected channel end of sequence flag\nThis bit is set by hardware
      at the end of the conversions of all injected channels in the group. It is cleared
      by software writing 1 to it."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Injected conversion sequence not complete (or the flag event 
        was already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Injected conversions complete
      value: 1
  - name: AWD1
    description: "Analog watchdog 1 flag\nThis bit is set by hardware when the converted
      voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0]
      of ADC_LTR1, & ADC_HTR1 register. It is cleared by software. writing 1 to it."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No analog watchdog 1 event occurred (or the flag event was 
        already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Analog watchdog 1 event occurred
      value: 1
  - name: AWD2
    description: "Analog watchdog 2 flag\nThis bit is set by hardware when the converted
      voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of
      ADC_LTR2 & ADC_HTR2 register. It is cleared by software writing 1 to it."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No analog watchdog 2 event occurred (or the flag event was 
        already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Analog watchdog 2 event occurred
      value: 1
  - name: AWD3
    description: "Analog watchdog 3 flag\nThis bit is set by hardware when the converted
      voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of
      ADC_LTR3 & ADC_HTR3 register. It is cleared by software writing 1 to it."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No analog watchdog 3 event occurred (or the flag event was 
        already acknowledged and cleared by software)
      value: 0
    - name: B_0x1
      description: Analog watchdog 3 event occurred
      value: 1
  - name: LDORDY
    description: "ADC voltage regulator ready\nThis bit is set by hardware. It indicates
      that the ADC internal supply is ready. The ADC is available after tADCVREG_SETUP
      time."
    bitOffset: 12
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: ADC voltage regulator disabled
      value: 0
    - name: B_0x1
      description: ADC voltage regulator enabled
      value: 1
- name: ADC_IER
  displayName: ADC_IER
  description: ADC interrupt enable register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADRDYIE
    description: "ADC ready interrupt enable\nThis bit is set and cleared by software
      to enable/disable the ADC Ready interrupt.\nNote: Software is allowed to write
      this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion
      is ongoing)."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADRDY interrupt disabled
      value: 0
    - name: B_0x1
      description: ADRDY interrupt enabled. An interrupt is generated when the 
        ADRDY bit is set.
      value: 1
  - name: EOSMPIE
    description: "End of sampling flag interrupt enable for regular conversions\n\
      This bit is set and cleared by software to enable/disable the end of the sampling
      phase interrupt for regular conversions.\nNote: Software is allowed to write
      this bit only when ADSTART = 0 (which ensures that no regular conversion is
      ongoing)."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: EOSMP interrupt disabled.
      value: 0
    - name: B_0x1
      description: EOSMP interrupt enabled. An interrupt is generated when the 
        EOSMP bit is set.
      value: 1
  - name: EOCIE
    description: "End of regular conversion interrupt enable\nThis bit is set and
      cleared by software to enable/disable the end of a regular conversion interrupt.\n\
      Note: Software is allowed to write this bit only when ADSTART = 0 (which ensures
      that no regular conversion is ongoing)."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: EOC interrupt disabled.
      value: 0
    - name: B_0x1
      description: EOC interrupt enabled. An interrupt is generated when the EOC
        bit is set.
      value: 1
  - name: EOSIE
    description: "End of regular sequence of conversions interrupt enable\nThis bit
      is set and cleared by software to enable/disable the end of regular sequence
      of conversions interrupt.\nNote: Software is allowed to write this bit only
      when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: EOS interrupt disabled
      value: 0
    - name: B_0x1
      description: EOS interrupt enabled. An interrupt is generated when the EOS
        bit is set.
      value: 1
  - name: OVRIE
    description: "Overrun interrupt enable\nThis bit is set and cleared by software
      to enable/disable the Overrun interrupt of a regular conversion.\nNote: Software
      is allowed to write this bit only when ADSTART = 0 (which ensures that no regular
      conversion is ongoing)."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Overrun interrupt disabled
      value: 0
    - name: B_0x1
      description: Overrun interrupt enabled. An interrupt is generated when the
        OVR bit is set.
      value: 1
  - name: JEOCIE
    description: "End of injected conversion interrupt enable\nThis bit is set and
      cleared by software to enable/disable the end of an injected conversion interrupt.\n\
      Note: Software is allowed to write this bit only when JADSTART = 0 (which ensures
      that no regular conversion is ongoing)."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: JEOC interrupt disabled.
      value: 0
    - name: B_0x1
      description: JEOC interrupt enabled. An interrupt is generated when the 
        JEOC bit is set.
      value: 1
  - name: JEOSIE
    description: "End of injected sequence of conversions interrupt enable\nThis bit
      is set and cleared by software to enable/disable the end of injected sequence
      of conversions interrupt.\nNote: Software is allowed to write this bit only
      when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: JEOS interrupt disabled
      value: 0
    - name: B_0x1
      description: JEOS interrupt enabled. An interrupt is generated when the 
        JEOS bit is set.
      value: 1
  - name: AWD1IE
    description: "Analog watchdog 1 interrupt enable\nThis bit is set and cleared
      by software to enable/disable the analog watchdog 1 interrupt.\nNote: Software
      is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 1 interrupt disabled
      value: 0
    - name: B_0x1
      description: Analog watchdog 1 interrupt enabled
      value: 1
  - name: AWD2IE
    description: "Analog watchdog 2 interrupt enable\nThis bit is set and cleared
      by software to enable/disable the analog watchdog 2 interrupt.\nNote: Software
      is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 2 interrupt disabled
      value: 0
    - name: B_0x1
      description: Analog watchdog 2 interrupt enabled
      value: 1
  - name: AWD3IE
    description: "Analog watchdog 3 interrupt enable\nThis bit is set and cleared
      by software to enable/disable the analog watchdog 2 interrupt.\nNote: Software
      is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 3 interrupt disabled
      value: 0
    - name: B_0x1
      description: Analog watchdog 3 interrupt enabled
      value: 1
- name: ADC_CR
  displayName: ADC_CR
  description: ADC control register
  addressOffset: 8
  size: 32
  resetValue: 536870912
  resetMask: 4294967295
  fields:
  - name: ADEN
    description: "ADC enable control\nThis bit is set by software to enable the ADC.
      The ADC is effectively ready to operate once the flag ADRDY has been set.\n\
      It is cleared by hardware when the ADC is disabled, after the execution of the
      ADDIS command.\nNote: The software is allowed to set ADEN only when all bits
      of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0,
      ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software
      must have wait for the startup time of the voltage regulator)"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC is disabled (OFF state)
      value: 0
    - name: B_0x1
      description: Write 1 to enable the ADC.
      value: 1
  - name: ADDIS
    description: "ADC disable command\nThis bit is set by software to disable the
      ADC (ADDIS command) and put it into power-down state (OFF state).\nIt is cleared
      by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware
      at this time).\nNote: The software is allowed to set ADDIS only when ADEN = 1
      and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: no ADDIS command ongoing
      value: 0
    - name: B_0x1
      description: Write 1 to disable the ADC. Read 1 means that an ADDIS 
        command is in progress.
      value: 1
  - name: ADSTART
    description: "ADC start of regular conversion\nThis bit is set by software to
      start ADC conversion of regular channels. Depending on the configuration bits
      EXTEN[1:0], a conversion starts immediately (software trigger configuration)
      or once a regular hardware trigger event occurs (hardware trigger configuration).\n\
      It is cleared by hardware:\n in Single conversion mode (CONT = 0, DISCEN = 0)
      when software trigger is selected (EXTEN[1:0] = 0x0): at the assertion of the
      end of regular conversion sequence (EOS) flag.\nIn Discontinuous conversion
      mode (CONT = 0, DISCEN = 1), when the software trigger is selected (EXTEN[1:0] = 0x0):
      at the end of conversion (EOC) flag.\nin all other cases: after the execution
      of the ADSTP command, at the same time that ADSTP is cleared by hardware.\n\
      Note: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0
      (ADC is enabled and there is no pending request to disable the ADC)\nIn Auto-injection
      mode (JAUTO = 1), regular and auto-injected conversions are started by setting
      bit ADSTART (JADSTART must be kept cleared)"
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ADC regular conversion is ongoing.
      value: 0
    - name: B_0x1
      description: Write 1 to start regular conversions. Read 1 means that the 
        ADC is operating and eventually converting a regular channel.
      value: 1
  - name: JADSTART
    description: "ADC start of injected conversion\nThis bit is set by software to
      start ADC conversion of injected channels. Depending on the configuration bits
      JEXTEN[1:0], a conversion starts immediately (software trigger configuration)
      or once an injected hardware trigger event occurs (hardware trigger configuration).\n\
      It is cleared by hardware:\nin Single conversion mode when software trigger
      is selected (JEXTSEL = 0x0): at the assertion of the end of injected conversion
      sequence (JEOS) flag.\nin all cases: after the execution of the JADSTP command,
      at the same time as JADSTP is cleared by hardware.\nNote: The software is allowed
      to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is
      no pending request to disable the ADC).\nIn Auto-injection mode (JAUTO = 1),
      regular and auto-injected conversions are started by setting bit ADSTART (JADSTART
      must be kept cleared)"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ADC injected conversion is ongoing.
      value: 0
    - name: B_0x1
      description: Write 1 to start injected conversions. Read 1 means that the 
        ADC is operating and eventually converting an injected channel.
      value: 1
  - name: ADSTP
    description: "ADC stop of regular conversion command\nThis bit is set by software
      to stop and discard an ongoing regular conversion (ADSTP Command).\nIt is cleared
      by hardware when the conversion is effectively discarded and the ADC regular
      sequence and triggers can be re-configured. The ADC is then ready to accept
      a new start of regular conversions (ADSTART command).\nNote: The software is
      allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and
      eventually converting a regular conversion and there is no pending request to
      disable the ADC).\nIn Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts
      both regular and injected conversions (do not use JADSTP)."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ADC stop regular conversion command ongoing
      value: 0
    - name: B_0x1
      description: Write 1 to stop regular conversions ongoing. Read 1 means 
        that an ADSTP command is in progress.
      value: 1
  - name: JADSTP
    description: "ADC stop of injected conversion command\nThis bit is set by software
      to stop and discard an ongoing injected conversion (JADSTP Command).\nIt is
      cleared by hardware when the conversion is effectively discarded and the ADC
      injected sequence and triggers can be re-configured. The ADC is then ready to
      accept a new start of injected conversions (JADSTART command).\nNote: The software
      is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled
      and eventually converting an injected conversion and there is no pending request
      to disable the ADC).\nIn Auto-injection mode (JAUTO = 1), setting ADSTP bit
      aborts both regular and injected conversions (do not use JADSTP)"
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No ADC stop injected conversion command ongoing
      value: 0
    - name: B_0x1
      description: Write 1 to stop injected conversions ongoing. Read 1 means 
        that an ADSTP command is in progress.
      value: 1
  - name: ADCALLIN
    description: "Linearity calibration\nThis bit is set and cleared by software to
      enable the linearity calibration.\nNote: The software is allowed to write this
      bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0,
      JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing ADCAL launches a calibration without the linearity 
        calibration.
      value: 0
    - name: B_0x1
      description: Writing ADCAL launches a calibration with he linearity 
        calibration.
      value: 1
  - name: CALINDEX
    description: "Calibration factor\nThis bitfield controls the calibration factor
      to be read or written.\nCalibration index 0 is dedicated to single-ended and
      differential offsets, calibration index 1 to 7 to the linearity calibration
      factors, and index 8 to the internal offset:\nOthers: Reserved, must not be
      used\nNote: ADC_CALFACT2[31:0] correspond to the location of CALINDEX[3:0] calibration
      factor data (see  for details)."
    bitOffset: 24
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset calibration factor
      value: 0
    - name: B_0x1
      description: linearity calibration factor 1
      value: 1
    - name: B_0x2
      description: linearity calibration factor 2
      value: 2
    - name: B_0x3
      description: linearity calibration factor 3
      value: 3
    - name: B_0x4
      description: linearity calibration factor 4
      value: 4
    - name: B_0x5
      description: linearity calibration factor 5
      value: 5
    - name: B_0x6
      description: linearity calibration factor 6
      value: 6
    - name: B_0x7
      description: linearity calibration factor 7 and internal offset (write 
        access only)
      value: 7
    - name: B_0x8
      description: internal offset (read access only)
      value: 8
  - name: ADVREGEN
    description: "ADC voltage regulator enable\nThis bits is set by software to enable
      the ADC voltage regulator.\nBefore performing any operation such as launching
      a calibration or enabling the ADC, the ADC voltage regulator must first be enabled
      and the software must wait for the regulator start-up time.\nFor more details
      about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN).\n\
      The software can program this bit field only when the ADC is disabled (ADCAL = 0,
      JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC Voltage regulator disabled
      value: 0
    - name: B_0x1
      description: ADC Voltage regulator enabled.
      value: 1
  - name: DEEPPWD
    description: "Deep-power-down enable\nThis bit is set and cleared by software
      to put the ADC in Deep-power-down mode.\nNote: The software is allowed to write
      this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0,
      ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC not in deep-power down
      value: 0
    - name: B_0x1
      description: ADC in Deep-power-down (default reset state)
      value: 1
  - name: ADCAL
    description: "ADC calibration\nThis bit is set by software to start the ADC calibration.\n\
      It is cleared by hardware after calibration is complete.\nNote: The software
      is allowed to launch a calibration by setting ADCAL only when ADEN = 0."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Calibration complete
      value: 0
    - name: B_0x1
      description: Write 1 to calibrate the ADC. Read at 1 means that a 
        calibration in progress.
      value: 1
- name: ADC_CFGR1
  displayName: ADC_CFGR1
  description: ADC configuration register
  addressOffset: 12
  size: 32
  resetValue: 2147483648
  resetMask: 4294967295
  fields:
  - name: DMNGT
    description: "Data management configuration\nThis bit is set and cleared by software
      to select how the ADC interface output data are managed.\nNote: The software
      is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular conversion data stored in DR only
      value: 0
    - name: B_0x1
      description: DMA One -shot mode selected
      value: 1
    - name: B_0x2
      description: MDF mode selected
      value: 2
    - name: B_0x3
      description: DMA Circular mode selected
      value: 3
  - name: RES
    description: "Data resolution\nThese bits are written by software to select the
      resolution of the conversion.\nNote: The software is allowed to write these
      bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion
      is ongoing)."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 14 bits
      value: 0
    - name: B_0x1
      description: 12 bits
      value: 1
    - name: B_0x2
      description: 10 bits
      value: 2
    - name: B_0x3
      description: 8bits
      value: 3
  - name: EXTSEL
    description: "External trigger selection for regular group\nThese bits select
      the external event used to trigger the start of conversion of a regular group:\n\
      ...\nRefer to the ADC external trigger for regular channels in signals for details
      on trigger mapping.\nNote: The software is allowed to write these bits only
      when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 5
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: adc_ext_trg0
      value: 0
    - name: B_0x1
      description: adc_ext_trg1
      value: 1
  - name: EXTEN
    description: "External trigger enable and polarity selection for regular channels\n\
      These bits are set and cleared by software to select the external trigger polarity
      and enable the trigger of a regular group.\nNote: The software is allowed to
      write these bits only when ADSTART = 0 (which ensures that no regular conversion
      is ongoing)."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Hardware trigger detection disabled (conversions can be 
        launched by software)
      value: 0
    - name: B_0x1
      description: Hardware trigger detection on the rising edge
      value: 1
    - name: B_0x2
      description: Hardware trigger detection on the falling edge
      value: 2
    - name: B_0x3
      description: Hardware trigger detection on both the rising and falling 
        edges
      value: 3
  - name: OVRMOD
    description: "Overrun Mode\nThis bit is set and cleared by software and configure
      the way data overrun is managed.\nNote: The software is allowed to write this
      bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC_DR register is preserved with the old data when an 
        overrun is detected.
      value: 0
    - name: B_0x1
      description: ADC_DR register is overwritten with the last conversion 
        result when an overrun is detected.
      value: 1
  - name: CONT
    description: "Single / continuous conversion mode for regular conversions\nThis
      bit is set and cleared by software. If it is set, regular conversion takes place
      continuously until it is cleared.\nNote: It is not possible to have both discontinuous
      mode and continuous mode enabled: it is forbidden to set both DISCEN = 1 and
      CONT = 1.\nThe software is allowed to write this bit only when ADSTART = 0 (which
      ensures that no regular conversion is ongoing)."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Single conversion mode
      value: 0
    - name: B_0x1
      description: Continuous conversion mode
      value: 1
  - name: AUTDLY
    description: "Delayed conversion mode\nThis bit is set and cleared by software
      to enable/disable the Auto Delayed Conversion mode..\nNote: The software is
      allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Auto-delayed conversion mode off
      value: 0
    - name: B_0x1
      description: Auto-delayed conversion mode on
      value: 1
  - name: DISCEN
    description: "Discontinuous mode for regular channels\nThis bit is set and cleared
      by software to enable/disable Discontinuous mode for regular channels.\nNote:
      It is not possible to have both discontinuous mode and continuous mode enabled:
      it is forbidden to set both DISCEN = 1 and CONT = 1.\nIt is not possible to
      use both auto-injected mode and discontinuous mode simultaneously: the bits
      DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nThe
      software is allowed to write this bit only when ADSTART = 0 (which ensures that
      no regular conversion is ongoing)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Discontinuous mode for regular channels disabled
      value: 0
    - name: B_0x1
      description: Discontinuous mode for regular channels enabled
      value: 1
  - name: DISCNUM
    description: "Discontinuous mode channel count\nThese bits are written by software
      to define the number of regular channels to be converted in discontinuous mode,
      after receiving an external trigger.\n...\nNote: The software is allowed to
      write these bits only when ADSTART = 0 (which ensures that no regular conversion
      is ongoing)."
    bitOffset: 17
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 channel
      value: 0
    - name: B_0x1
      description: 2 channels
      value: 1
    - name: B_0x7
      description: 8 channels
      value: 7
  - name: JDISCEN
    description: "Discontinuous mode on injected channels\nThis bit is set and cleared
      by software to enable/disable discontinuous mode on the injected channels of
      a group.\nNote: The software is allowed to write this bit only when JADSTART = 0
      (which ensures that no injected conversion is ongoing).\nIt is not possible
      to use both auto-injected mode and discontinuous mode simultaneously: the bits
      DISCEN and JDISCEN must be kept cleared by software when JAUTO is set."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Discontinuous mode on injected channels disabled
      value: 0
    - name: B_0x1
      description: Discontinuous mode on injected channels enabled
      value: 1
  - name: AWD1SGL
    description: "Enable the watchdog 1 on a single channel or on all channels\nThis
      bit is set and cleared by software to enable the analog watchdog on the channel
      identified by the AWD1CH[4:0] bits or on all the channels\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 1 enabled on all channels
      value: 0
    - name: B_0x1
      description: Analog watchdog 1 enabled on a single channel
      value: 1
  - name: AWD1EN
    description: "Analog watchdog 1 enable on regular channels\nThis bit is set and
      cleared by software\nNote: The software is allowed to write this bit only when
      ADSTART = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 1 disabled on regular channels
      value: 0
    - name: B_0x1
      description: Analog watchdog 1 enabled on regular channels
      value: 1
  - name: JAWD1EN
    description: "Analog watchdog 1 enable on injected channels\nThis bit is set and
      cleared by software\nNote: The software is allowed to write this bit only when
      JADSTART = 0 (which ensures that no injected conversion is ongoing)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Analog watchdog 1 disabled on injected channels
      value: 0
    - name: B_0x1
      description: Analog watchdog 1 enabled on injected channels
      value: 1
  - name: JAUTO
    description: "Automatic injected group conversion\nThis bit is set and cleared
      by software to enable/disable automatic injected group conversion after regular
      group conversion.\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion
      is ongoing)."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Automatic injected group conversion disabled
      value: 0
    - name: B_0x1
      description: Automatic injected group conversion enabled
      value: 1
  - name: AWD1CH
    description: "Analog watchdog 1 channel selection\nThese bits are set and cleared
      by software. They select the input channel to be guarded by the analog watchdog.\n\
      .....\nOthers: Reserved, must not be used\nNote: The channel selected by AWD1CH
      must be also selected into the SQRi or JSQRi registers.\nSoftware is allowed
      to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that
      no conversion is ongoing)."
    bitOffset: 26
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: ADC analog input channel-0 monitored by AWD1
      value: 0
    - name: B_0x1
      description: ADC analog input channel-1 monitored by AWD1
      value: 1
    - name: B_0x13
      description: ADC analog input channel-19 monitored by AWD1
      value: 19
- name: ADC_CFGR2
  displayName: ADC_CFGR2
  description: ADC configuration register 2
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ROVSE
    description: "Regular Oversampling Enable\nThis bit is set and cleared by software
      to enable regular oversampling.\nNote: The software is allowed to write this
      bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion
      is ongoing)"
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular Oversampling disabled
      value: 0
    - name: B_0x1
      description: Regular Oversampling enabled
      value: 1
  - name: JOVSE
    description: "Injected Oversampling Enable\nThis bit is set and cleared by software
      to enable injected oversampling.\nNote: The software is allowed to write this
      bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion
      is ongoing)"
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Injected oversampling disabled
      value: 0
    - name: B_0x1
      description: Injected oversampling enabled
      value: 1
  - name: OVSS
    description: "Oversampling right shift\nThis bit field is set and cleared by software
      to define the right shifting applied to the raw oversampling result.\nOthers:
      Reserved, must not be used.\nNote: The software is allowed to write these bits
      only when ADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 5
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No right shift
      value: 0
    - name: B_0x1
      description: 1-bit right shift
      value: 1
    - name: B_0x2
      description: 2-bit right shift
      value: 2
    - name: B_0x3
      description: 3-bit right shift
      value: 3
    - name: B_0x4
      description: 4-bit right shift
      value: 4
    - name: B_0x5
      description: 5-bit right shift
      value: 5
    - name: B_0x6
      description: 6-bit right shift
      value: 6
    - name: B_0x7
      description: 7-bit right shift
      value: 7
    - name: B_0x8
      description: 8-bit right shift
      value: 8
    - name: B_0x9
      description: 9-bit right shift
      value: 9
    - name: B_0xA
      description: 10-bit right shift
      value: 10
    - name: B_0xB
      description: 11-bit right shift
      value: 11
  - name: TROVS
    description: "Triggered Regular Oversampling\nThis bit is set and cleared by software
      to enable triggered oversampling\nNote: The software is allowed to write this
      bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: All oversampled conversions for a channel are done 
        consecutively following a trigger
      value: 0
    - name: B_0x1
      description: Each oversampled conversion for a channel needs a new trigger
      value: 1
  - name: ROVSM
    description: "Regular Oversampling mode\nThis bit is set and cleared by software
      to select the regular oversampling mode.\nNote: The software is allowed to write
      this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 'Continued mode: When injected conversions are triggered, the oversampling
        is temporary stopped and continued after the injection sequence (oversampling
        buffer is maintained during injected sequence)'
      value: 0
    - name: B_0x1
      description: 'Resumed mode: When injected conversions are triggered, the current
        oversampling is aborted and resumed from start after the injection sequence
        (oversampling buffer is zeroed by injected sequence start)'
      value: 1
  - name: BULB
    description: "Bulb sampling mode\nThis bit is set and cleared by software to select
      the bulb sampling mode.\nSMPTRIG bit must not be set when the BULB bit is set.\n\
      The very first ADC conversion is performed with the sampling time specified
      in SMPx bits.\nNote: The software is allowed to write this bit only when ADSTART
      = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bulb sampling mode disabled
      value: 0
    - name: B_0x1
      description: Bulb sampling mode enabled. The sampling period starts just 
        after the previous end of the conversion.
      value: 1
  - name: SWTRIG
    description: "Software trigger bit for sampling time control trigger mode\nThis
      bit is set and cleared by software to enable the bulb sampling mode.\nNote:
      The software is allowed to write this bit only when ADSTART = 0 (which ensures
      that no conversion is ongoing)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Software trigger starts the conversion for sampling time 
        control trigger mode
      value: 0
    - name: B_0x1
      description: Software trigger starts the sampling for sampling time 
        control trigger mode.
      value: 1
  - name: SMPTRIG
    description: "Sampling time control trigger mode\nThis bit is set and cleared
      by software to enable the sampling time control trigger mode.\nThe sampling
      time starts on the trigger rising edge, and the conversion on the trigger falling
      edge.\nEXTEN[1:0] bits must be set to 01. BULB bit must not be set when the
      SMPTRIG bit is set.\nWhen EXTEN[1:0] bits is set to 00, set SWTRIG to start
      the sampling and clear SWTRIG bit to start the conversion.\nNote: The software
      is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion
      is ongoing)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Sampling time control trigger mode disabled
      value: 0
    - name: B_0x1
      description: Sampling time control trigger mode enabled
      value: 1
  - name: OSR
    description: "Oversampling ratio\nThis bitfield is set and cleared by software
      to define the oversampling ratio.\n2: 3x\n...\n1023: 1024x\nNote: The software
      is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion
      is ongoing)."
    bitOffset: 16
    bitWidth: 10
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1x (no oversampling)
      value: 0
    - name: B_0x1
      description: 2x
      value: 1
  - name: LFTRIG
    description: "Low-frequency trigger\nThis bit is set and cleared by software\n\
      Note: The software is allowed to write this bit only when ADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Low-frequency trigger mode disabled
      value: 0
    - name: B_0x1
      description: Low-frequency trigger mode enabled
      value: 1
  - name: LSHIFT
    description: "Left shift factor\nThis bitfield is set and cleared by software
      to define the left shifting applied to the final result with or without oversampling.\n\
      Note: The software is allowed to write this bit only when ADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 28
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No left shift
      value: 0
    - name: B_0x1
      description: 1-bit left shift
      value: 1
    - name: B_0x2
      description: 2-bit left shift
      value: 2
    - name: B_0x3
      description: 3-bit left shift
      value: 3
    - name: B_0x4
      description: 4-bit left shift
      value: 4
    - name: B_0x5
      description: 5-bit left shift
      value: 5
    - name: B_0x6
      description: 6-bit left shift
      value: 6
    - name: B_0x7
      description: 7-bit left shift
      value: 7
    - name: B_0x8
      description: 8-bit left shift
      value: 8
    - name: B_0x9
      description: 9-bit left shift
      value: 9
    - name: B_0xA
      description: 10-bit left shift
      value: 10
    - name: B_0xB
      description: 11-bit left shift
      value: 11
    - name: B_0xC
      description: 12-bit left shift
      value: 12
    - name: B_0xD
      description: 13-bit left shift
      value: 13
    - name: B_0xE
      description: 14-bit left shift
      value: 14
    - name: B_0xF
      description: 15-bit left shift
      value: 15
- name: ADC_SMPR1
  displayName: ADC_SMPR1
  description: ADC sample time register 1
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SMP0
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP1
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 3
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP2
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 6
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP3
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 9
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP4
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP5
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 15
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP6
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 18
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP7
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 21
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP8
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP9
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sample cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 27
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
- name: ADC_SMPR2
  displayName: ADC_SMPR2
  description: ADC sample time register 2
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SMP10
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP11
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 3
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP12
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 6
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP13
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 9
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP14
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP15
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 15
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP16
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 18
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP17
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 21
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP18
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
  - name: SMP19
    description: "Channel x sampling time selection (x = 0 to 9)\nThese bits are written
      by software to select the sampling time individually for each channel. During
      sampling cycles, the channel selection bits must remain unchanged.\nNote: The
      software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 27
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 5 ADC clock cycles
      value: 0
    - name: B_0x1
      description: 6 ADC clock cycles
      value: 1
    - name: B_0x2
      description: 12 ADC clock cycles
      value: 2
    - name: B_0x3
      description: 20 ADC clock cycles
      value: 3
    - name: B_0x4
      description: 36 ADC clock cycles
      value: 4
    - name: B_0x5
      description: 68 ADC clock cycles
      value: 5
    - name: B_0x6
      description: 391 ADC clock cycles
      value: 6
    - name: B_0x7
      description: 814 ADC clock cycles
      value: 7
- name: ADC_PCSEL
  displayName: ADC_PCSEL
  description: ADC channel preselection register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PCSEL0
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL1
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL2
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL3
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL4
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL5
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL6
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL7
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL8
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL9
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL10
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL11
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL12
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL13
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL14
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL15
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL16
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL17
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL18
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
  - name: PCSEL19
    description: "Channel i (VINP[i]) preselection\nThese bits are written by software
      to preselect the input channel I/O instance to be converted.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing)."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Input channel i (VINP[i]) is not preselected for conversion, 
        the ADC conversion of this channel shows a wrong result.
      value: 0
    - name: B_0x1
      description: Input channel i (VINP[i]) is preselected for conversion
      value: 1
- name: ADC_SQR1
  displayName: ADC_SQR1
  description: ADC regular sequence register 1
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: L
    description: "Regular channel sequence length\nThese bits are written by software
      to define the total number of conversions in the regular channel conversion
      sequence.\n...\nNote: The software is allowed to write these bits only when
      ADSTART = 0 (which ensures that no regular conversion is ongoing)."
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 conversion
      value: 0
    - name: B_0x1
      description: 2 conversions
      value: 1
    - name: B_0xF
      description: 16 conversions
      value: 15
  - name: SQ1
    description: "1st conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 1st in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 6
    bitWidth: 5
    access: read-write
  - name: SQ2
    description: "2nd conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 2nd in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 12
    bitWidth: 5
    access: read-write
  - name: SQ3
    description: "3rd conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 3rd in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 18
    bitWidth: 5
    access: read-write
  - name: SQ4
    description: "4th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 4th in the regular conversion
      sequence."
    bitOffset: 24
    bitWidth: 5
    access: read-write
- name: ADC_SQR2
  displayName: ADC_SQR2
  description: ADC regular sequence register 2
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SQ5
    description: "5th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 5th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: SQ6
    description: "6th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 6th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 6
    bitWidth: 5
    access: read-write
  - name: SQ7
    description: "7th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 7th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 12
    bitWidth: 5
    access: read-write
  - name: SQ8
    description: "8th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 8th in the regular conversion
      sequence\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 18
    bitWidth: 5
    access: read-write
  - name: SQ9
    description: "9th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 9th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 24
    bitWidth: 5
    access: read-write
- name: ADC_SQR3
  displayName: ADC_SQR3
  description: ADC regular sequence register 3
  addressOffset: 56
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SQ10
    description: "10th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 10th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: SQ11
    description: "11th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 11th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 6
    bitWidth: 5
    access: read-write
  - name: SQ12
    description: "12th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 12th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 12
    bitWidth: 5
    access: read-write
  - name: SQ13
    description: "13th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 13th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 18
    bitWidth: 5
    access: read-write
  - name: SQ14
    description: "14th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 14th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 24
    bitWidth: 5
    access: read-write
- name: ADC_SQR4
  displayName: ADC_SQR4
  description: ADC regular sequence register 4
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SQ15
    description: "15th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 15th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: SQ16
    description: "16th conversion in regular sequence\nThese bits are written by software
      with the channel number (0..19) assigned as the 16th in the regular conversion
      sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0
      (which ensures that no regular conversion is ongoing)."
    bitOffset: 6
    bitWidth: 5
    access: read-write
- name: ADC_DR
  displayName: ADC_DR
  description: ADC regular Data Register
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDATA
    description: "Regular data converted\nThese bits are read-only. They contain the
      conversion result from the last converted regular channel. The data are left-
      or right-aligned as described in ."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: ADC_JSQR
  displayName: ADC_JSQR
  description: ADC injected sequence register
  addressOffset: 76
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: JL
    description: "Injected channel sequence length\nThese bits are written by software
      to define the total number of conversions in the injected channel conversion
      sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0
      (which ensures that no injected conversion is ongoing."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 conversion
      value: 0
    - name: B_0x1
      description: 2 conversions
      value: 1
    - name: B_0x2
      description: 3 conversions
      value: 2
    - name: B_0x3
      description: 4 conversions
      value: 3
  - name: JEXTSEL
    description: "External trigger selection for injected group\nThese bits select
      the external event used to trigger the start of conversion of an injected group:\n\
      ...\nRefer to the ADC external trigger for injected channels in internal signals
      for details on trigger mapping.\nNote: The software is allowed to write these
      bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing."
    bitOffset: 2
    bitWidth: 5
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: adc_jext_trg0
      value: 0
    - name: B_0x1
      description: adc_jext_trg1
      value: 1
  - name: JEXTEN
    description: "External trigger enable and polarity selection for injected channels\n\
      These bits are set and cleared by software to select the external trigger polarity
      and enable the trigger of an injected group.\nNote: The software is allowed
      to write these bits only when JADSTART = 0 (which ensures that no injected conversion
      is ongoing."
    bitOffset: 7
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Hardware trigger detection disabled (conversions can be 
        launched by software)
      value: 0
    - name: B_0x1
      description: Hardware trigger detection on the rising edge
      value: 1
    - name: B_0x2
      description: Hardware trigger detection on the falling edge
      value: 2
    - name: B_0x3
      description: Hardware trigger detection on both the rising and falling 
        edges
      value: 3
  - name: JSQ1
    description: "1st conversion in the injected sequence\nThese bits are written
      by software with the channel number (0..19) assigned as the 1st in the injected
      conversion sequence.\nNote: The software is allowed to write these bits only
      when JADSTART = 0 (which ensures that no injected conversion is ongoing."
    bitOffset: 9
    bitWidth: 5
    access: read-write
  - name: JSQ2
    description: "2nd conversion in the injected sequence\nThese bits are written
      by software with the channel number (0..19) assigned as the 2nd in the injected
      conversion sequence.\nNote: The software is allowed to write these bits only
      when JADSTART = 0 (which ensures that no injected conversion is ongoing."
    bitOffset: 15
    bitWidth: 5
    access: read-write
  - name: JSQ3
    description: "3rd conversion in the injected sequence\nThese bits are written
      by software with the channel number (0..19) assigned as the 3rd in the injected
      conversion sequence.\nNote: The software is allowed to write these bits only
      when JADSTART = 0 (which ensures that no injected conversion is ongoing."
    bitOffset: 21
    bitWidth: 5
    access: read-write
  - name: JSQ4
    description: "4th conversion in the injected sequence\nThese bits are written
      by software with the channel number (0..19) assigned as the 4th in the injected
      conversion sequence.\nNote: The software is allowed to write these bits only
      when JADSTART = 0 (which ensures that no injected conversion is ongoing."
    bitOffset: 27
    bitWidth: 5
    access: read-write
- name: ADC_OFR1
  displayName: ADC_OFR1
  description: ADC offset register
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OFFSET
    description: "Data offset y for the channel programmed into OFFSETy_CH[4:0] bits\n\
      These bits are written by software to define the offset y to be subtracted from
      the raw converted data when converting a channel (regular or injected). The
      channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0]
      bits. The conversion result can be read from in the ADC_DR (regular conversion)
      or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[21:0]
      bitfield is reset, the offset compensation is disabled.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing).\nIf several offsets (OFFSETy) point
      to the same channel, only the offset with the lowest y value is considered for
      the subtraction.\nFor example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4,
      this is OFFSET1[25:0] that is subtracted when converting channel 4."
    bitOffset: 0
    bitWidth: 24
    access: read-write
  - name: POSOFF
    description: "offset sign\nThis bit is set and cleared by software to enable the
      positive offset.\nNote: The software is allowed to write these bits only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Negative offset
      value: 0
    - name: B_0x1
      description: Positive offset
      value: 1
  - name: USAT
    description: "Unsigned saturation enable\nThis bit is written by software to enable
      or disable the unsigned saturation feature.\nNote: The software is allowed to
      write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no
      conversion is ongoing)."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and keeping 
        converted data size
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: SSAT
    description: "Signed saturation enable\nThis bit is written by software to enable
      or disable the Signed saturation feature.\n(see OFFSETy_CH, OVSS, LSHIFT, USAT,
      SSAT) for details).\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and extending
        converted data size (9-bit and 15-bit signed format).
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: OFFSET_CH
    description: "Channel selection for the data offset y\nThese bits are written
      by software to define the channel to which the offset programmed into OFFSETy[25:0]
      bits applies.\nNote: The software is allowed to write these bits only when ADSTART = 0
      and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf OFFSETy_EN
      bit is set, it is not allowed to select the same channel in different ADC_OFRy
      registers."
    bitOffset: 27
    bitWidth: 5
    access: read-write
- name: ADC_OFR2
  displayName: ADC_OFR2
  description: ADC offset register
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OFFSET
    description: "Data offset y for the channel programmed into OFFSETy_CH[4:0] bits\n\
      These bits are written by software to define the offset y to be subtracted from
      the raw converted data when converting a channel (regular or injected). The
      channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0]
      bits. The conversion result can be read from in the ADC_DR (regular conversion)
      or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[21:0]
      bitfield is reset, the offset compensation is disabled.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing).\nIf several offsets (OFFSETy) point
      to the same channel, only the offset with the lowest y value is considered for
      the subtraction.\nFor example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4,
      this is OFFSET1[25:0] that is subtracted when converting channel 4."
    bitOffset: 0
    bitWidth: 24
    access: read-write
  - name: POSOFF
    description: "offset sign\nThis bit is set and cleared by software to enable the
      positive offset.\nNote: The software is allowed to write these bits only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Negative offset
      value: 0
    - name: B_0x1
      description: Positive offset
      value: 1
  - name: USAT
    description: "Unsigned saturation enable\nThis bit is written by software to enable
      or disable the unsigned saturation feature.\nNote: The software is allowed to
      write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no
      conversion is ongoing)."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and keeping 
        converted data size
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: SSAT
    description: "Signed saturation enable\nThis bit is written by software to enable
      or disable the Signed saturation feature.\n(see OFFSETy_CH, OVSS, LSHIFT, USAT,
      SSAT) for details).\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and extending
        converted data size (9-bit and 15-bit signed format).
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: OFFSET_CH
    description: "Channel selection for the data offset y\nThese bits are written
      by software to define the channel to which the offset programmed into OFFSETy[25:0]
      bits applies.\nNote: The software is allowed to write these bits only when ADSTART = 0
      and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf OFFSETy_EN
      bit is set, it is not allowed to select the same channel in different ADC_OFRy
      registers."
    bitOffset: 27
    bitWidth: 5
    access: read-write
- name: ADC_OFR3
  displayName: ADC_OFR3
  description: ADC offset register
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OFFSET
    description: "Data offset y for the channel programmed into OFFSETy_CH[4:0] bits\n\
      These bits are written by software to define the offset y to be subtracted from
      the raw converted data when converting a channel (regular or injected). The
      channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0]
      bits. The conversion result can be read from in the ADC_DR (regular conversion)
      or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[21:0]
      bitfield is reset, the offset compensation is disabled.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing).\nIf several offsets (OFFSETy) point
      to the same channel, only the offset with the lowest y value is considered for
      the subtraction.\nFor example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4,
      this is OFFSET1[25:0] that is subtracted when converting channel 4."
    bitOffset: 0
    bitWidth: 24
    access: read-write
  - name: POSOFF
    description: "offset sign\nThis bit is set and cleared by software to enable the
      positive offset.\nNote: The software is allowed to write these bits only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Negative offset
      value: 0
    - name: B_0x1
      description: Positive offset
      value: 1
  - name: USAT
    description: "Unsigned saturation enable\nThis bit is written by software to enable
      or disable the unsigned saturation feature.\nNote: The software is allowed to
      write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no
      conversion is ongoing)."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and keeping 
        converted data size
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: SSAT
    description: "Signed saturation enable\nThis bit is written by software to enable
      or disable the Signed saturation feature.\n(see OFFSETy_CH, OVSS, LSHIFT, USAT,
      SSAT) for details).\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and extending
        converted data size (9-bit and 15-bit signed format).
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: OFFSET_CH
    description: "Channel selection for the data offset y\nThese bits are written
      by software to define the channel to which the offset programmed into OFFSETy[25:0]
      bits applies.\nNote: The software is allowed to write these bits only when ADSTART = 0
      and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf OFFSETy_EN
      bit is set, it is not allowed to select the same channel in different ADC_OFRy
      registers."
    bitOffset: 27
    bitWidth: 5
    access: read-write
- name: ADC_OFR4
  displayName: ADC_OFR4
  description: ADC offset register
  addressOffset: 108
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OFFSET
    description: "Data offset y for the channel programmed into OFFSETy_CH[4:0] bits\n\
      These bits are written by software to define the offset y to be subtracted from
      the raw converted data when converting a channel (regular or injected). The
      channel to which the data offset y applies must be programmed to the OFFSETy_CH[4:0]
      bits. The conversion result can be read from in the ADC_DR (regular conversion)
      or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[21:0]
      bitfield is reset, the offset compensation is disabled.\nNote: The software
      is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which
      ensures that no conversion is ongoing).\nIf several offsets (OFFSETy) point
      to the same channel, only the offset with the lowest y value is considered for
      the subtraction.\nFor example, if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4,
      this is OFFSET1[25:0] that is subtracted when converting channel 4."
    bitOffset: 0
    bitWidth: 24
    access: read-write
  - name: POSOFF
    description: "offset sign\nThis bit is set and cleared by software to enable the
      positive offset.\nNote: The software is allowed to write these bits only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Negative offset
      value: 0
    - name: B_0x1
      description: Positive offset
      value: 1
  - name: USAT
    description: "Unsigned saturation enable\nThis bit is written by software to enable
      or disable the unsigned saturation feature.\nNote: The software is allowed to
      write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no
      conversion is ongoing)."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and keeping 
        converted data size
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: SSAT
    description: "Signed saturation enable\nThis bit is written by software to enable
      or disable the Signed saturation feature.\n(see OFFSETy_CH, OVSS, LSHIFT, USAT,
      SSAT) for details).\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Offset is subtracted maintaining data integrity and extending
        converted data size (9-bit and 15-bit signed format).
      value: 0
    - name: B_0x1
      description: Offset is subtracted and result is saturated to maintain 
        converted data size.
      value: 1
  - name: OFFSET_CH
    description: "Channel selection for the data offset y\nThese bits are written
      by software to define the channel to which the offset programmed into OFFSETy[25:0]
      bits applies.\nNote: The software is allowed to write these bits only when ADSTART = 0
      and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf OFFSETy_EN
      bit is set, it is not allowed to select the same channel in different ADC_OFRy
      registers."
    bitOffset: 27
    bitWidth: 5
    access: read-write
- name: ADC_GCOMP
  displayName: ADC_GCOMP
  description: ADC gain compensation register
  addressOffset: 112
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: GCOMPCOEFF
    description: "Gain compensation coefficient\nThese bits are set and cleared by
      software to program the gain compensation coefficient.\n...\n...\nThe coefficient
      is divided by 4096 to get the gain factor ranging from 0 to 3.999756.\nNote:
      This gain compensation is only applied when GCOMP bit of ADCx_CFGR2 register
      is 1."
    bitOffset: 0
    bitWidth: 14
    access: read-write
    enumeratedValues:
    - name: B_0x800
      description: gain factor of 0.5
      value: 2048
    - name: B_0x1000
      description: gain factor of 1
      value: 4096
    - name: B_0x2000
      description: gain factor of 2
      value: 8192
    - name: B_0x3000
      description: gain factor of 3
      value: 12288
  - name: GCOMP
    description: "Gain compensation mode\nThis bit is set and cleared by software
      to enable the gain compensation mode.\nNote: The software is allowed to write
      this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Regular ADC operating mode
      value: 0
    - name: B_0x1
      description: Gain compensation enabled and applied on all channels
      value: 1
- name: ADC_JDR1
  displayName: ADC_JDR1
  description: ADC injected data register
  addressOffset: 128
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: JDATA
    description: "Injected data\nThese bits are read-only. They contain the conversion
      result from injected channel y. The data are left -or right-aligned as described
      in ."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: ADC_JDR2
  displayName: ADC_JDR2
  description: ADC injected data register
  addressOffset: 132
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: JDATA
    description: "Injected data\nThese bits are read-only. They contain the conversion
      result from injected channel y. The data are left -or right-aligned as described
      in ."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: ADC_JDR3
  displayName: ADC_JDR3
  description: ADC injected data register
  addressOffset: 136
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: JDATA
    description: "Injected data\nThese bits are read-only. They contain the conversion
      result from injected channel y. The data are left -or right-aligned as described
      in ."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: ADC_JDR4
  displayName: ADC_JDR4
  description: ADC injected data register
  addressOffset: 140
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: JDATA
    description: "Injected data\nThese bits are read-only. They contain the conversion
      result from injected channel y. The data are left -or right-aligned as described
      in ."
    bitOffset: 0
    bitWidth: 32
    access: read-only
- name: ADC_AWD2CR
  displayName: ADC_AWD2CR
  description: ADC analog watchdog 2 configuration register
  addressOffset: 160
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: AWD2CH
    description: "Analog watchdog 2 channel selection\nThese bits are set and cleared
      by software. They enable and select the input channels to be guarded by the
      analog watchdog 2.\nAWD2CH[i] = 0: ADC analog input channel-i is not monitored
      by AWD2\nAWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2\nWhen
      AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled\nNote: The channels
      selected by AWD2CH must be also selected into the SQRi or JSQRi registers.\n\
      Software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: ADC_AWD3CR
  displayName: ADC_AWD3CR
  description: ADC analog watchdog 3 configuration register
  addressOffset: 164
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: AWD3CH
    description: "Analog watchdog 3 channel selection\nThese bits are set and cleared
      by software. They enable and select the input channels to be guarded by the
      analog watchdog 3.\nAWD3CH[i] = 0: ADC analog input channel-i is not monitored
      by AWD3\nAWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3\nWhen
      AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled\nNote: The channels
      selected by AWD3CH must be also selected into the SQRi or JSQRi registers.\n\
      The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0
      (which ensures that no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: ADC_LTR1
  displayName: ADC_LTR1
  description: ADC watchdog threshold register 1
  addressOffset: 168
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LTR1
    description: "Analog watchdog 1 lower threshold\nThese bits are written by software
      to define the lower threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH,
      AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
- name: ADC_HTR1
  displayName: ADC_HTR1
  description: ADC watchdog threshold register 1
  addressOffset: 172
  size: 32
  resetValue: 33554431
  resetMask: 4294967295
  fields:
  - name: HTR1
    description: "Analog watchdog 1 higher threshold\nThese bits are written by software
      to define the higher threshold for the analog watchdog 1.\nRefer to AWD2CH,
      AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
  - name: AWDFILT1
    description: "Analog watchdog filtering parameter\nThis bit is set and cleared
      by software.\n...\nNote: The software is allowed to write this bit only when
      ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
    bitOffset: 29
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No filtering
      value: 0
    - name: B_0x1
      description: two consecutive detection generates an AWDx flag or an 
        interrupt
      value: 1
    - name: B_0x7
      description: Eight consecutive detection generates an AWDx flag or an 
        interrupt
      value: 7
- name: ADC_LTR2
  displayName: ADC_LTR2
  description: ADC watchdog lower threshold register 2
  addressOffset: 176
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LTR2
    description: "Analog watchdog 2 lower threshold\nThese bits are written by software
      to define the lower threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH,
      AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
- name: ADC_HTR2
  displayName: ADC_HTR2
  description: ADC watchdog higher threshold register 2
  addressOffset: 180
  size: 32
  resetValue: 33554431
  resetMask: 4294967295
  fields:
  - name: HTR2
    description: "Analog watchdog 2 higher threshold\nThese bits are written by software
      to define the higher threshold for the analog watchdog 2.\nRefer to AWD2CH,
      AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
- name: ADC_LTR3
  displayName: ADC_LTR3
  description: ADC watchdog lower threshold register 3
  addressOffset: 184
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LTR3
    description: "Analog watchdog 3 lower threshold\nThese bits are written by software
      to define the lower threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH,
      AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
- name: ADC_HTR3
  displayName: ADC_HTR3
  description: ADC watchdog higher threshold register 3
  addressOffset: 188
  size: 32
  resetValue: 33554431
  resetMask: 4294967295
  fields:
  - name: HTR3
    description: "Analog watchdog 3 higher threshold\nThese bits are written by software
      to define the higher threshold for the analog watchdog 3.\nRefer to AWD2CH,
      AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)."
    bitOffset: 0
    bitWidth: 25
    access: read-write
- name: ADC_DIFSEL
  displayName: ADC_DIFSEL
  description: ADC differential mode selection register
  addressOffset: 192
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DIFSEL
    description: "Differential mode for channels 19 to 0\nThese bits are set and cleared
      by software. They allow selecting if a channel is configured as single ended
      or differential mode.\nDIFSEL[i] = 0: ADC analog input channel-i is configured
      in single ended mode\nDIFSEL[i] = 1: ADC analog input channel-i is configured
      in differential mode\nNote: The software is allowed to write these bits only
      when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0,
      ADSTP = 0, ADDIS = 0 and ADEN = 0)."
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: ADC_CALFACT
  displayName: ADC_CALFACT
  description: ADC user control register
  addressOffset: 196
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: I_APB_ADDR
    description: "Delayed write access address\nThis bitfield contains the address
      that is being written during delayed write accesses."
    bitOffset: 0
    bitWidth: 8
    access: read-only
  - name: I_APB_DATA
    description: "Delayed write access data\nThis bitfield contains the data that
      are being written during delayed write accesses."
    bitOffset: 8
    bitWidth: 8
    access: read-only
  - name: VALIDITY
    description: "Delayed write access status bit\nThis bit indicates the communication
      status between the ADC digital and analog blocks."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Operation still in progress
      value: 0
    - name: B_0x1
      description: Operation complete
      value: 1
  - name: LATCH_COEF
    description: "Calibration factor latch enable bit\nThis bit latches the calibration
      factor in the CALFACT[31:0] bits."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No effect
      value: 0
    - name: B_0x1
      description: Calibration factor latched in the analog block on LATCH_COEF 
        bit transition from 0 to 1. Prior to latching the calibration factor, 
        CALFACT[31:0] bits must be programmed with the content of CALINDEX[3:0] 
        bits.
      value: 1
  - name: CAPTURE_COEF
    description: "Calibration factor capture enable bit\nThis bit enables the internal
      calibration factor capture."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Calibration factor not captured
      value: 0
    - name: B_0x1
      description: Calibration factor available in CALFACT[31:0] bits, the 
        calibration factor index being defined by CALINDEX[3:0] bits
      value: 1
- name: ADC_CALFACT2
  displayName: ADC_CALFACT2
  description: ADC calibration factor register
  addressOffset: 200
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: CALFACT
    description: "Linearity or offset calibration factor\nThese bits can be written
      either by hardware or by software.\nThey contain the 32-bit offset or linearity
      calibration factor.\nWhen CAPTURE_COEF is set to 1, the calibration factor of
      the analog block is read back and stored in CALFACT[31:0], indexed by CALINDEX[3:0]
      bits.\nWhen LATCH_COEF is set to 1, the calibration factor of the analog block
      is updated with the value programmed in CALFACT[31:0], indexed by CALINDEX[3:0]
      bits.\nTo read all calibration factors, perform nine accesses to the ADC_CALFACT2
      register.\nTo write all calibration factors, perform eight accesses to the ADC_CALFACT2
      register.\nNote: The software is allowed to write these bits only when ADEN = 1,
      ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and
      no conversion is ongoing)."
    bitOffset: 0
    bitWidth: 32
    access: read-write
interrupts:
- name: ADC1
  description: ADC1 (16 bits) global interrupt
  value: 37
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
