#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 30 10:50:53 2018
# Process ID: 9862
# Current directory: /home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.runs/synth_1
# Command line: vivado -log ProcessorTop.vds -mode batch -messageDb vivado.pb -notrace -source ProcessorTop.tcl
# Log file: /home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.runs/synth_1/ProcessorTop.vds
# Journal file: /home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ProcessorTop.tcl -notrace
Command: synth_design -top ProcessorTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.926 ; gain = 153.918 ; free physical = 5547 ; free virtual = 9737
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ProcessorTop' [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ProcessorTop.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionFSM' [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/InstructionFSM.v:23]
	Parameter PROGRAM_LINE_COUNT bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ButtonDebounce' [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ButtonDebounce.v:23]
INFO: [Synth 8-226] default block is never used [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ButtonDebounce.v:32]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebounce' (1#1) [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ButtonDebounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionFSM' (2#1) [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/InstructionFSM.v:23]
INFO: [Synth 8-638] synthesizing module 'ProcessorFSM' [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ProcessorFSM.v:23]
	Parameter WAIT bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter STORE bound to: 3'b010 
	Parameter MOVE bound to: 3'b011 
	Parameter ADD bound to: 3'b100 
	Parameter SUB bound to: 3'b101 
	Parameter AND bound to: 3'b110 
	Parameter NOT bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'ProcessorFSM' (3#1) [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ProcessorFSM.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProcessorTop' (4#1) [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ProcessorTop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.301 ; gain = 192.293 ; free physical = 5506 ; free virtual = 9698
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.301 ; gain = 192.293 ; free physical = 5506 ; free virtual = 9697
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ProcessorTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ProcessorTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.504 ; gain = 0.000 ; free physical = 5337 ; free virtual = 9528
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9871 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.504 ; gain = 480.496 ; free physical = 5328 ; free virtual = 9520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.504 ; gain = 480.496 ; free physical = 5328 ; free virtual = 9520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.504 ; gain = 480.496 ; free physical = 5328 ; free virtual = 9519
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "executingProgram" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ProcessorFSM'
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "outputReg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                              000 |                              000
                    LOAD |                              001 |                              001
                   STORE |                              010 |                              010
                    MOVE |                              011 |                              011
                     ADD |                              100 |                              100
                     SUB |                              101 |                              101
                     AND |                              110 |                              110
                     NOT |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ProcessorFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.504 ; gain = 480.496 ; free physical = 5313 ; free virtual = 9504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ButtonDebounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module InstructionFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ProcessorFSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5313 ; free virtual = 9504
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5314 ; free virtual = 9505
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5314 ; free virtual = 9505

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5290 ; free virtual = 9481
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5290 ; free virtual = 9481

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5289 ; free virtual = 9480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5277 ; free virtual = 9468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5269 ; free virtual = 9460
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5269 ; free virtual = 9460

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5269 ; free virtual = 9460
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     8|
|3     |LUT3  |     3|
|4     |LUT4  |    16|
|5     |LUT6  |    22|
|6     |MUXF7 |     3|
|7     |FDRE  |    40|
|8     |IBUF  |    11|
|9     |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |   108|
|2     |  iFSM    |InstructionFSM |    40|
|3     |    btnDb |ButtonDebounce |     7|
|4     |  pFSM    |ProcessorFSM   |    52|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5268 ; free virtual = 9460
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.512 ; gain = 100.383 ; free physical = 5277 ; free virtual = 9468
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1330.512 ; gain = 480.504 ; free physical = 5277 ; free virtual = 9468
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.512 ; gain = 409.172 ; free physical = 5276 ; free virtual = 9467
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1362.520 ; gain = 0.000 ; free physical = 5276 ; free virtual = 9467
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 10:51:23 2018...
