// Seed: 182390525
`define pp_3 0
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  input id_1;
  logic id_3;
  assign id_2[1] = id_1;
  logic id_4;
  logic id_5;
  logic id_6 = id_4;
  type_1 id_7 ();
  always @(1 or 1) begin
    id_3 = 1;
  end
  type_12(
      id_6, 1, 1, (id_8), 1
  );
endmodule
