// Seed: 3245236469
module module_0;
  initial begin
    id_1 <= id_1;
    $display(1);
    disable id_2;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4
);
  assign id_1 = id_4;
  module_0();
  `define pp_6 0
  assign id_3 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  initial id_3 = #1 id_2;
  module_0();
endmodule
