Restore Archived Project report for Final_3002
Thu Dec 10 17:36:20 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Thu Dec 10 17:36:20 2020 ;
; Revision Name                   ; Final_3002                            ;
; Top-level Entity Name           ; Final_3002                            ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'F:/FPGADesign/Final/Final_3002.qar' into the 'F:\\FPGADesign\\Final/' directory
Info: Generated report 'Final_3002.restore.rpt'
Info (23030): Evaluation of Tcl script d:/intelfpga/20.1/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Thu Dec 10 17:36:20 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


+----------------------------------------------------------------------------+
; Files Restored                                                             ;
+----------------------------------------------------------------------------+
; File Name                                                                  ;
+----------------------------------------------------------------------------+
; qar_info.json                                                              ;
; quartus/Final_3002.cdf                                                     ;
; quartus/Final_3002.qpf                                                     ;
; quartus/Final_3002.qsf                                                     ;
; quartus/Final_3002.sdc                                                     ;
; quartus/assignment_defaults.qdf                                            ;
; quartus/db/pll_sim.cmp.rdb                                                 ;
; quartus/issp.qsys                                                          ;
; quartus/issp.sopcinfo                                                      ;
; quartus/issp/issp.cmp                                                      ;
; quartus/issp/issp.spd                                                      ;
; quartus/issp/simulation/issp.sip                                           ;
; quartus/issp/simulation/issp.v                                             ;
; quartus/issp/simulation/submodules/altsource_probe.v                       ;
; quartus/issp/synthesis/issp.debuginfo                                      ;
; quartus/issp/synthesis/issp.qip                                            ;
; quartus/issp/synthesis/issp.v                                              ;
; quartus/issp/synthesis/submodules/altsource_probe_top.v                    ;
; quartus/jtag_pll.qsys                                                      ;
; quartus/jtag_pll.sopcinfo                                                  ;
; quartus/jtag_pll/jtag_pll.cmp                                              ;
; quartus/jtag_pll/jtag_pll.spd                                              ;
; quartus/jtag_pll/simulation/jtag_pll.sip                                   ;
; quartus/jtag_pll/simulation/jtag_pll.v                                     ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_packets_to_master.v   ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_sc_fifo.v             ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_bytes_to_packets.v ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_clock_crosser.v    ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_inserter.v    ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_idle_remover.v     ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.sdc ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_jtag_interface.v   ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_packets_to_bytes.v ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_base.v    ;
; quartus/jtag_pll/simulation/submodules/altera_avalon_st_pipeline_stage.sv  ;
; quartus/jtag_pll/simulation/submodules/altera_jtag_dc_streaming.v          ;
; quartus/jtag_pll/simulation/submodules/altera_jtag_sld_node.v              ;
; quartus/jtag_pll/simulation/submodules/altera_jtag_streaming.v             ;
; quartus/jtag_pll/simulation/submodules/altera_merlin_master_translator.sv  ;
; quartus/jtag_pll/simulation/submodules/altera_merlin_slave_translator.sv   ;
; quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_core.v          ;
; quartus/jtag_pll/simulation/submodules/altera_pll_reconfig_top.v           ;
; quartus/jtag_pll/simulation/submodules/altera_reset_controller.sdc         ;
; quartus/jtag_pll/simulation/submodules/altera_reset_controller.v           ;
; quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v         ;
; quartus/jtag_pll/simulation/submodules/altera_std_synchronizer.v           ;
; quartus/jtag_pll/simulation/submodules/altera_std_synchronizer_nocut.v     ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_master_0.v                 ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_b2p_adapter.sv    ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_p2b_adapter.sv    ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_master_0_timing_adt.sv     ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_mm_interconnect_0.v        ;
; quartus/jtag_pll/simulation/submodules/jtag_pll_pll_0.vo                   ;
; quartus/jtag_pll/synthesis/jtag_pll.debuginfo                              ;
; quartus/jtag_pll/synthesis/jtag_pll.qip                                    ;
; quartus/jtag_pll/synthesis/jtag_pll.v                                      ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_packets_to_master.v    ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_sc_fifo.v              ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_bytes_to_packets.v  ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_clock_crosser.v     ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_inserter.v     ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_idle_remover.v      ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.sdc  ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_jtag_interface.v    ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_packets_to_bytes.v  ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_base.v     ;
; quartus/jtag_pll/synthesis/submodules/altera_avalon_st_pipeline_stage.sv   ;
; quartus/jtag_pll/synthesis/submodules/altera_jtag_dc_streaming.v           ;
; quartus/jtag_pll/synthesis/submodules/altera_jtag_sld_node.v               ;
; quartus/jtag_pll/synthesis/submodules/altera_jtag_streaming.v              ;
; quartus/jtag_pll/synthesis/submodules/altera_merlin_master_translator.sv   ;
; quartus/jtag_pll/synthesis/submodules/altera_merlin_slave_translator.sv    ;
; quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_core.v           ;
; quartus/jtag_pll/synthesis/submodules/altera_pll_reconfig_top.v            ;
; quartus/jtag_pll/synthesis/submodules/altera_reset_controller.sdc          ;
; quartus/jtag_pll/synthesis/submodules/altera_reset_controller.v            ;
; quartus/jtag_pll/synthesis/submodules/altera_reset_synchronizer.v          ;
; quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer.v            ;
; quartus/jtag_pll/synthesis/submodules/altera_std_synchronizer_nocut.v      ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0.v                  ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_b2p_adapter.sv     ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_p2b_adapter.sv     ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_master_0_timing_adt.sv      ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_mm_interconnect_0.v         ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.qip                   ;
; quartus/jtag_pll/synthesis/submodules/jtag_pll_pll_0.v                     ;
; quartus/pll.cmp                                                            ;
; quartus/pll.qip                                                            ;
; quartus/pll.sip                                                            ;
; quartus/pll.spd                                                            ;
; quartus/pll.v                                                              ;
; quartus/pll.vo                                                             ;
; quartus/pll/pll_0002.qip                                                   ;
; quartus/pll/pll_0002.v                                                     ;
; quartus/pll_sim/pll.vo                                                     ;
; source/Final_3002.v                                                        ;
; source/counter.v                                                           ;
; source/display.v                                                           ;
; source/issp.tcl                                                            ;
; source/pins.tcl                                                            ;
; source/pll.tcl                                                             ;
; source/prog.tcl                                                            ;
; source/tb.v                                                                ;
; source/params.vh                                                           ;
+----------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


