==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.c:1:
sikehls/fpx.c:3:23: error: unknown type name 'digit_t'
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                      ^
sikehls/fpx.c:3:41: error: unknown type name 'digit_t'
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                                        ^
sikehls/fpx.c:3:53: error: unknown type name 'digit_t'
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                                                    ^
sikehls/fpx.c:5:5: error: use of undeclared identifier 'digit_d'
    digit_d temp ;
    ^
sikehls/fpx.c:7:14: error: use of undeclared identifier 'temp'
    rdc_mont(temp, mc);
             ^
sikehls/fpx.c:11:23: error: unknown type name 'digit_t'
void fpsqr_mont(const digit_t ma, digit_t* mc)
                      ^
sikehls/fpx.c:11:35: error: unknown type name 'digit_t'
void fpsqr_mont(const digit_t ma, digit_t* mc)
                                  ^
sikehls/fpx.c:13:2: error: use of undeclared identifier 'digit_d'
 digit_d temp ;
 ^
sikehls/fpx.c:16:14: error: use of undeclared identifier 'temp'
    rdc_mont(temp, mc);
             ^
sikehls/fpx.c:20:17: error: unknown type name 'digit_t'
void fpinv_mont(digit_t* a)
                ^
sikehls/fpx.c:22:2: error: use of undeclared identifier 'digit_t'
 digit_t tt;
 ^
sikehls/fpx.c:23:5: error: use of undeclared identifier 'tt'
    tt = *a;
    ^
sikehls/fpx.c:24:22: error: use of undeclared identifier 'tt'
    fpinv_chain_mont(tt);
                     ^
sikehls/fpx.c:25:16: error: use of undeclared identifier 'tt'
    fpsqr_mont(tt, tt);
               ^
sikehls/fpx.c:26:16: error: use of undeclared identifier 'tt'
    fpsqr_mont(tt, tt);
               ^
sikehls/fpx.c:30:19: error: unknown type name 'f2elm_t'
void fp2add(const f2elm_t a, const f2elm_t b, f2elm_t c)
                  ^
sikehls/fpx.c:30:36: error: unknown type name 'f2elm_t'
void fp2add(const f2elm_t a, const f2elm_t b, f2elm_t c)
                                   ^
sikehls/fpx.c:30:47: error: unknown type name 'f2elm_t'
void fp2add(const f2elm_t a, const f2elm_t b, f2elm_t c)
                                              ^
sikehls/fpx.c:38:19: error: unknown type name 'f2elm_t'
void fp2sub(const f2elm_t a, const f2elm_t b, f2elm_t c)
                  ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.c' ... 
WARNING: [HLS 200-40] sikehls/fpx.c:1:10: fatal error: 'constants.h' file not found
#include "constants.h"
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.c:1:
In file included from sikehls/fpx.c:1:
sikehls/constants434.h:3:22: warning: integer constant is too large for its type
const uint448 p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                     ^
sikehls/constants434.h:5:24: warning: integer constant is too large for its type
const uint448 p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                       ^
sikehls/constants434.h:7:24: warning: integer constant is too large for its type
const uint448 p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                       ^
sikehls/constants434.h:9:24: warning: integer constant is too large for its type
const uint448 p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                       ^
sikehls/constants434.h:12:31: warning: integer constant is too large for its type
const uint448 Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                              ^
In file included from sikehls/fpx.c:1:
sikehls/fpx.c:25:20: warning: incompatible integer to pointer conversion passing 'digit_t' (aka 'uint448') to parameter of type 'digit_t *' (aka 'uint448 *'); take the address with & [-Wint-conversion]
    fpsqr_mont(tt, tt);
                   ^~
                   &
sikehls/fpx.c:11:44: note: passing argument to parameter 'mc' here
void fpsqr_mont(const digit_t ma, digit_t* mc)
                                           ^
sikehls/fpx.c:26:20: warning: incompatible integer to pointer conversion passing 'digit_t' (aka 'uint448') to parameter of type 'digit_t *' (aka 'uint448 *'); take the address with & [-Wint-conversion]
    fpsqr_mont(tt, tt);
                   ^~
                   &
sikehls/fpx.c:11:44: note: passing argument to parameter 'mc' here
void fpsqr_mont(const digit_t ma, digit_t* mc)
                                           ^
sikehls/fpx.c:27:16: warning: incompatible pointer to integer conversion passing 'digit_t *' (aka 'uint448 *') to parameter of type 'digit_t' (aka 'uint448'); dereference with * [-Wint-conversion]
    fpmul_mont(a, tt, &a);
               ^
               *
sikehls/fpx.c:3:31: note: passing argument to parameter 'ma' here
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                              ^
sikehls/fpx.c:27:23: warning: incompatible pointer types passing 'digit_t **' (aka 'uint448 **') to parameter of type 'digit_t *' (aka 'uint448 *'); remove & [-Wincompatible-pointer-types]
    fpmul_mont(a, tt, &a);
                      ^~
sikehls/fpx.c:3:62: note: passing argument to parameter 'mc' here
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                                                             ^
sikehls/fpx.c:151:6: error: redefinition of 'fp2inv_mont'
void fp2inv_mont(f2elm_t a)
     ^
sikehls/fpx.c:117:6: note: previous definition is here
void fp2inv_mont(f2elm_t a)
     ^
sikehls/fpx.c:164:6: error: conflicting types for 'fpinv_chain_mont'
void fpinv_chain_mont(digit_t* a)
     ^
sikehls/fpx.c:24:5: note: previous implicit declaration is here
    fpinv_chain_mont(tt);
    ^
sikehls/fpx.c:228:16: warning: incompatible pointer to integer conversion passing 'digit_t *' (aka 'uint448 *') to parameter of type 'digit_t' (aka 'uint448'); dereference with * [-Wint-conversion]
    fpmul_mont(a, tt, &tt);
               ^
               *
sikehls/fpx.c:3:31: note: passing argument to parameter 'ma' here
void fpmul_mont(const digit_t ma, const digit_t mb, digit_t* mc)
                              ^
10 warnings and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:6:5: error: use of undeclared identifier 'mp_mul'
    mp_mul(ma, mb, &temp);
    ^
sikehls/fpx.cpp:7:5: error: use of undeclared identifier 'rdc_mont'
    rdc_mont(temp, mc);
    ^
sikehls/fpx.cpp:15:5: error: use of undeclared identifier 'mp_mul'
    mp_mul(ma, ma, &temp);
    ^
sikehls/fpx.cpp:16:5: error: use of undeclared identifier 'rdc_mont'
    rdc_mont(temp, mc);
    ^
sikehls/fpx.cpp:23:2: error: use of undeclared identifier 'fpadd434'
 fpadd434(a[0], b[0], &c[0]);
 ^
sikehls/fpx.cpp:24:5: error: use of undeclared identifier 'fpadd434'
    fpadd434(a[1], b[1], &c[1]);
    ^
sikehls/fpx.cpp:31:2: error: use of undeclared identifier 'fpsub434'
 fpsub434(a[0], b[0], &c[0]);
 ^
sikehls/fpx.cpp:32:5: error: use of undeclared identifier 'fpsub434'
    fpsub434(a[1], b[1], &c[1]);
    ^
sikehls/fpx.cpp:39:2: error: use of undeclared identifier 'fpdiv2_434'
 fpdiv2_434(a[0], &c[0]);
 ^
sikehls/fpx.cpp:40:5: error: use of undeclared identifier 'fpdiv2_434'
    fpdiv2_434(a[1], &c[1]);
    ^
sikehls/fpx.cpp:47:2: error: use of undeclared identifier 'fpcorrection434'; did you mean 'fp2correction'?
 fpcorrection434(&a[0]);
 ^~~~~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:48:5: error: use of undeclared identifier 'fpcorrection434'; did you mean 'fp2correction'?
    fpcorrection434(&a[1]);
    ^~~~~~~~~~~~~~~
    fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:62:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:62:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:63:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:63:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:70:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:70:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:71:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
5 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:62:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:62:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:63:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:63:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:70:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:70:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:71:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:71:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:136:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:138:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
5 warnings and 10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
sikehls/fp.h:2:64: error: expected ';' after top level declarator
void mp_sub434_p2(const digit_t a, const digit_t b, digit_t* c)
                                                               ^
                                                               ;
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:62:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:62:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:63:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:63:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:70:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:70:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:71:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:71:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:136:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:138:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
5 warnings and 11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.cpp:3:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.cpp:3:
sikehls/fp.h:2:64: error: expected ';' after top level declarator
void mp_sub434_p2(const digit_t a, const digit_t b, digit_t* c)
                                                               ^
                                                               ;
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.cpp:3:
In file included from sikehls/fp.h:1:
In file included from sikehls/constants434.h:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<1344, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<1344, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
sikehls/fp.cpp:65:26: note: in instantiation of template class 'ap_uint<1344>' requested here
 digit_t m = (digit_t)(ma*(p434p1) & mask) ;
                         ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
sikehls/fp.cpp:64:18: warning: shift count >= width of type [-Wshift-count-overflow]
 digit_d mask = 1<<448 - 1;
                 ^ ~~~~~~~
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:62:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:62:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:63:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:59:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:63:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:59:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:70:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:70:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:71:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:67:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:71:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:67:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:136:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:138:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:44:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
6 warnings and 12 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
sikehls/fp.h:2:64: error: expected ';' after top level declarator
void mp_sub434_p2(const digit_t a, const digit_t b, digit_t* c)
                                                               ^
                                                               ;
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:20: error: redefinition of 'p434'
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                   ^
sikehls/constants434.h:3:20: note: previous definition is here
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:20: error: redefinition of 'p434x2'
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                   ^
sikehls/constants434.h:5:20: note: previous definition is here
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:20: error: redefinition of 'p434x4'
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                   ^
sikehls/constants434.h:7:20: note: previous definition is here
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:20: error: redefinition of 'p434p1'
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                   ^
sikehls/constants434.h:9:20: note: previous definition is here
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:20: error: redefinition of 'Montgomery_R2'
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
sikehls/constants434.h:12:20: note: previous definition is here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
sikehls/constants434.h:20:42: error: typedef redefinition with different types ('struct point_proj' vs 'struct point_proj')
typedef struct { f2elm_t X; f2elm_t Z; } point_proj;
                                         ^
sikehls/constants434.h:20:42: note: previous definition is here
typedef struct { f2elm_t X; f2elm_t Z; } point_proj;
                                         ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/fp.h:2:64: error: expected ';' after top level declarator
void mp_sub434_p2(const digit_t a, const digit_t b, digit_t* c)
                                                               ^
                                                               ;
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
In file included from sikehls/constants434.h:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<1344, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<1344, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
sikehls/fpx.cpp:67:26: note: in instantiation of template class 'ap_uint<1344>' requested here
 digit_t m = (digit_t)(ma*(p434p1) & mask) ;
                         ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:66:18: warning: shift count >= width of type [-Wshift-count-overflow]
 digit_d mask = 1<<448 - 1;
                 ^ ~~~~~~~
sikehls/fpx.cpp:132:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:129:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:132:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:129:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:133:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:129:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:133:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:129:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:140:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:137:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:140:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:137:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:141:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:137:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:141:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:137:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:206:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:114:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:208:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:114:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
11 warnings and 19 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
In file included from sikehls/constants434.h:1:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:148:29: error: implicit instantiation of undefined template 'ssdm_int<1344, false>'
struct ap_int_base : public ssdm_int<_AP_W, _AP_S> {
                            ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:203:18: note: in instantiation of template class 'ap_int_base<1344, false>' requested here
struct ap_uint : ap_int_base<_AP_W, false> {
                 ^
sikehls/fpx.cpp:66:26: note: in instantiation of template class 'ap_uint<1344>' requested here
 digit_t m = (digit_t)(ma*(p434p1) & mask) ;
                         ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:221:8: note: template is declared here
struct ssdm_int;
       ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:65:18: warning: shift count >= width of type [-Wshift-count-overflow]
 digit_d mask = 1<<448 - 1;
                 ^ ~~~~~~~
sikehls/fpx.cpp:131:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:128:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:131:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:128:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:132:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:128:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:132:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:128:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:139:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:136:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:139:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:136:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:140:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:136:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:140:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:136:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:205:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:113:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:207:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:113:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
6 warnings and 11 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:133:2: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
 mp_sub_p2(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p2
sikehls/fpx.cpp:130:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:133:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p2(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:130:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:134:5: error: use of undeclared identifier 'mp_sub_p2'; did you mean 'mp2_sub_p2'?
    mp_sub_p2(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p2
sikehls/fpx.cpp:130:6: note: 'mp2_sub_p2' declared here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:134:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p2(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:130:31: note: passing argument to parameter 'a' here
void mp2_sub_p2(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:141:2: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
 mp_sub_p4(a[0], b[0], &c[0]);
 ^~~~~~~~~
 mp2_sub_p4
sikehls/fpx.cpp:138:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:141:12: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
 mp_sub_p4(a[0], b[0], &c[0]);
           ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:138:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:142:5: error: use of undeclared identifier 'mp_sub_p4'; did you mean 'mp2_sub_p4'?
    mp_sub_p4(a[1], b[1], &c[1]);
    ^~~~~~~~~
    mp2_sub_p4
sikehls/fpx.cpp:138:6: note: 'mp2_sub_p4' declared here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
     ^
sikehls/fpx.cpp:142:15: error: no viable conversion from 'const digit_t' (aka 'const ap_uint<448>') to 'const digit_t *' (aka 'const ap_uint<448> *')
    mp_sub_p4(a[1], b[1], &c[1]);
              ^~~~
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:544:41: note: candidate function
  inline __attribute__((always_inline)) operator RetType() const { return (RetType)(Base::V); }
                                        ^
sikehls/fpx.cpp:138:31: note: passing argument to parameter 'a' here
void mp2_sub_p4(const f2elm_t a, const f2elm_t b, f2elm_t c)
                              ^
sikehls/fpx.cpp:207:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:115:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:209:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:115:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
5 warnings and 10 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:207:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[0]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:115:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
sikehls/fpx.cpp:209:2: error: use of undeclared identifier 'fpcorrection'; did you mean 'fp2correction'?
 fpcorrection(&c[1]);
 ^~~~~~~~~~~~
 fp2correction
sikehls/fpx.cpp:115:6: note: 'fp2correction' declared here
void fp2correction(f2elm_t a)
     ^
5 warnings and 2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:125:46: error: use of undeclared identifier 'NWORDS_FIELD'
    copy_words((digit_t*)P, (digit_t*)Q, 2*2*NWORDS_FIELD);
                                             ^
sikehls/ec_isogeny.cpp:191:5: error: use of undeclared identifier 'fp2copy'
    fp2copy(t3, z1);
    ^
sikehls/ec_isogeny.cpp:201:23: error: use of undeclared identifier 'Montgomery_one'; did you mean 'Montgomery_R2'?
    fpcopy((digit_t*)&Montgomery_one, one[0]);
                      ^~~~~~~~~~~~~~
                      Montgomery_R2
sikehls/constants434.h:12:20: note: 'Montgomery_R2' declared here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:201:5: error: use of undeclared identifier 'fpcopy'
    fpcopy((digit_t*)&Montgomery_one, one[0]);
    ^
sikehls/ec_isogeny.cpp:276:21: error: use of undeclared identifier 'NWORDS_FIELD'
    for (i = 0; i < NWORDS_FIELD; i++) {
                    ^
sikehls/ec_isogeny.cpp:300:23: error: use of undeclared identifier 'ALICE'
    if (AliceOrBob == ALICE) {
                      ^
sikehls/ec_isogeny.cpp:301:17: error: use of undeclared identifier 'OALICE_BITS'
        nbits = OALICE_BITS;
                ^
sikehls/ec_isogeny.cpp:303:17: error: use of undeclared identifier 'OBOB_BITS'
        nbits = OBOB_BITS - 1;
                ^
sikehls/ec_isogeny.cpp:307:23: error: use of undeclared identifier 'Montgomery_one'; did you mean 'Montgomery_R2'?
    fpcopy((digit_t*)&Montgomery_one, A24[0]);
                      ^~~~~~~~~~~~~~
                      Montgomery_R2
sikehls/constants434.h:12:20: note: 'Montgomery_R2' declared here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:307:5: error: use of undeclared identifier 'fpcopy'
    fpcopy((digit_t*)&Montgomery_one, A24[0]);
    ^
sikehls/ec_isogeny.cpp:314:5: error: use of undeclared identifier 'fp2copy'
    fp2copy(xQ, R0->X);
    ^
sikehls/ec_isogeny.cpp:315:23: error: use of undeclared identifier 'Montgomery_one'; did you mean 'Montgomery_R2'?
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R0->Z);
                      ^~~~~~~~~~~~~~
                      Montgomery_R2
sikehls/constants434.h:12:20: note: 'Montgomery_R2' declared here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:315:5: error: use of undeclared identifier 'fpcopy'
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R0->Z);
    ^
sikehls/ec_isogeny.cpp:316:5: error: use of undeclared identifier 'fp2copy'
    fp2copy(xPQ, R2->X);
    ^
sikehls/ec_isogeny.cpp:317:23: error: use of undeclared identifier 'Montgomery_one'; did you mean 'Montgomery_R2'?
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R2->Z);
                      ^~~~~~~~~~~~~~
                      Montgomery_R2
sikehls/constants434.h:12:20: note: 'Montgomery_R2' declared here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:317:5: error: use of undeclared identifier 'fpcopy'
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R2->Z);
    ^
sikehls/ec_isogeny.cpp:318:5: error: use of undeclared identifier 'fp2copy'
    fp2copy(xP, R->X);
    ^
sikehls/ec_isogeny.cpp:319:23: error: use of undeclared identifier 'Montgomery_one'; did you mean 'Montgomery_R2'?
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R->Z);
                      ^~~~~~~~~~~~~~
                      Montgomery_R2
sikehls/constants434.h:12:20: note: 'Montgomery_R2' declared here
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                   ^
In file included from sikehls/ec_isogeny.cpp:1:
sikehls/ec_isogeny.cpp:319:5: error: use of undeclared identifier 'fpcopy'
    fpcopy((digit_t*)&Montgomery_one, (digit_t*)R->Z);
    ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
5 warnings and 20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:134).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:133).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:15).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:153).
INFO: [XFORM 203-603] Inlining function 'xDBL' into 'xDBLe' (sikehls/ec_isogeny.cpp:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBLe' (sikehls/ec_isogeny.cpp:19->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBLe' (sikehls/ec_isogeny.cpp:22->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBLe' (sikehls/ec_isogeny.cpp:17->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBLe' (sikehls/ec_isogeny.cpp:19->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBLe' (sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBLe' (sikehls/ec_isogeny.cpp:22->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBLe' (sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBLe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBLe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1)
   between 'store' operation ('Q_X_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40 on array 'Q_X_V' and 'load' operation ('Q_X_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_X_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1)
   between 'store' operation ('Q_Z_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40 on array 'Q_Z_V' and 'load' operation ('Q_Z_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_Z_V'.
WARNING: [SCHED 204-68] The II Violation in module 'xDBLe' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1)
   between 'store' operation ('Q_Z_V_addr_write_ln175', sikehls/fpx.cpp:175->sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40) of variable 'ssdm_int<448 + 1024 * 0, false>.V', sikehls/fpx.cpp:69->sikehls/fpx.cpp:174->sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40 on array 'Q_Z_V' and 'load' operation ('Q_Z_V_load', sikehls/fpx.cpp:133->sikehls/ec_isogeny.cpp:15->sikehls/ec_isogeny.cpp:40) on array 'Q_Z_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.471 seconds; current allocated memory: 106.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 107.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBLe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/e' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBLe' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBLe_add_448ns_448ns_448_2_1' to 'xDBLe_add_448ns_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_448ns_448ns_448_2_1' to 'xDBLe_sub_448ns_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_mul_448ns_448ns_896_5_1' to 'xDBLe_mul_448ns_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_449ns_449ns_449_2_1' to 'xDBLe_sub_449ns_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_896ns_896ns_896_2_1' to 'xDBLe_sub_896ns_8fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_mul_448ns_449s_896_5_1' to 'xDBLe_mul_448ns_4g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBLe_add_448ns_4bkb': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_mul_448ns_4dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_mul_448ns_4g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_448ns_4cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_449ns_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_896ns_8fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBLe'.
INFO: [HLS 200-111]  Elapsed time: 1.306 seconds; current allocated memory: 108.565 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_add_448ns_4bkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_448ns_4cud_AddSubnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBLe_mul_448ns_4dEe_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_449ns_4eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_896ns_8fYi_AddSubnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBLe_mul_448ns_4g8j_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 171.336 ; gain = 83.434
INFO: [VHDL 208-304] Generating VHDL RTL for xDBLe.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBLe.
INFO: [HLS 200-112] Total elapsed time: 58.368 seconds; peak allocated memory: 108.565 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:134).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:133).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:15).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:153).
INFO: [XFORM 203-603] Inlining function 'xDBL' into 'xDBLe' (sikehls/ec_isogeny.cpp:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBLe' (sikehls/ec_isogeny.cpp:19->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBLe' (sikehls/ec_isogeny.cpp:22->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBLe' (sikehls/ec_isogeny.cpp:17->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBLe' (sikehls/ec_isogeny.cpp:19->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBLe' (sikehls/ec_isogeny.cpp:20->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBLe' (sikehls/ec_isogeny.cpp:22->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBLe' (sikehls/ec_isogeny.cpp:24->sikehls/ec_isogeny.cpp:40) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 170.504 ; gain = 79.168
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBLe' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBLe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.563 seconds; current allocated memory: 106.450 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 107.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBLe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBLe/e' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBLe' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBLe_add_448ns_448ns_448_2_1' to 'xDBLe_add_448ns_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_448ns_448ns_448_2_1' to 'xDBLe_sub_448ns_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_mul_448ns_448ns_896_5_1' to 'xDBLe_mul_448ns_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_449ns_449ns_449_2_1' to 'xDBLe_sub_449ns_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_sub_896ns_896ns_896_2_1' to 'xDBLe_sub_896ns_8fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBLe_mul_448ns_449s_896_5_1' to 'xDBLe_mul_448ns_4g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBLe_add_448ns_4bkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_mul_448ns_4dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_mul_448ns_4g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_448ns_4cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_449ns_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBLe_sub_896ns_8fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBLe'.
INFO: [HLS 200-111]  Elapsed time: 1.381 seconds; current allocated memory: 108.561 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_add_448ns_4bkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_448ns_4cud_AddSubnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBLe_mul_448ns_4dEe_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_449ns_4eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBLe_sub_896ns_8fYi_AddSubnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBLe_mul_448ns_4g8j_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:08 . Memory (MB): peak = 179.688 ; gain = 88.352
INFO: [VHDL 208-304] Generating VHDL RTL for xDBLe.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBLe.
INFO: [HLS 200-112] Total elapsed time: 68.081 seconds; peak allocated memory: 108.561 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:134).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:133).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:15).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:153).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:155) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:169) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:174) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBL' (sikehls/ec_isogeny.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.22 seconds; current allocated memory: 105.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 106.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_448ns_448ns_896_5_1' to 'xDBL_mul_448ns_44dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_449ns_449ns_449_2_1' to 'xDBL_sub_449ns_44eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_896ns_896ns_896_2_1' to 'xDBL_sub_896ns_89fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_448ns_449s_896_5_1' to 'xDBL_mul_448ns_44g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44bkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_448ns_44dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_448ns_44g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_449ns_44eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_896ns_89fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 1.483 seconds; current allocated memory: 107.328 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44bkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44cud_AddSubnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_448ns_44dEe_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_449ns_44eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_896ns_89fYi_AddSubnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_448ns_44g8j_MulnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 170.137 ; gain = 80.059
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 60.469 seconds; peak allocated memory: 107.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:78) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fpmul_mont' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.373 seconds; current allocated memory: 102.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 103.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fpmul_mont/ma_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpmul_mont/mb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fpmul_mont/mc_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fpmul_mont' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fpmul_mont_mul_448ns_448ns_896_5_1' to 'fpmul_mont_mul_44bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fpmul_mont_mul_44bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 103.226 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'fpmul_mont_mul_44bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 171.004 ; gain = 79.656
INFO: [VHDL 208-304] Generating VHDL RTL for fpmul_mont.
INFO: [VLOG 209-307] Generating Verilog RTL for fpmul_mont.
INFO: [HLS 200-112] Total elapsed time: 43.238 seconds; peak allocated memory: 103.226 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.389 seconds; current allocated memory: 102.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 102.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_448ns_448ns_896_5_1' to 'mp_mul_mul_448ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_448ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 102.865 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mp_mul_mul_448ns_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.465 ; gain = 79.141
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 20.271 seconds; peak allocated memory: 102.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.356 seconds; current allocated memory: 102.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 102.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_448ns_448ns_896_5_1' to 'mp_mul_mul_448ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_448ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 102.874 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mp_mul_mul_448ns_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 170.695 ; gain = 79.391
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 25.428 seconds; peak allocated memory: 102.874 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.827 seconds; current allocated memory: 102.638 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 102.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_448ns_448ns_896_5_1' to 'mp_mul_mul_448ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_448ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 102.912 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mp_mul_mul_448ns_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.875 ; gain = 79.555
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 21.721 seconds; peak allocated memory: 102.912 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:59:1: error: C++ requires a type specifier for all declarations
bc_mult_1(digit_q1 a,digit_q1 b, digit_h2* c){
^~~~~~~~~
sikehls/fpx.cpp:81:54: error: expected ')'
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
                                                     ^
sikehls/fpx.cpp:81:14: note: to match this '('
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
             ^
sikehls/fpx.cpp:93:1: error: C++ requires a type specifier for all declarations
bc_mult(digit_q a,digit_q b, digit_h* c){
^~~~~~~
sikehls/fpx.cpp:114:54: error: expected ')'
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
                                                     ^
sikehls/fpx.cpp:114:14: note: to match this '('
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
             ^
sikehls/fpx.cpp:162:2: error: no matching function for call to 'bc_mult_1'
 bc_mult_1(ahl,bhl),&a1);
 ^~~~~~~~~
sikehls/fpx.cpp:59:1: note: candidate function not viable: requires 3 arguments, but 2 were provided
bc_mult_1(digit_q1 a,digit_q1 b, digit_h2* c){
^
5 warnings and 5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:81:54: error: expected ')'
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
                                                     ^
sikehls/fpx.cpp:81:14: note: to match this '('
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
             ^
sikehls/fpx.cpp:114:54: error: expected ')'
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
                                                     ^
sikehls/fpx.cpp:114:14: note: to match this '('
   sum[j] += ((digit_h)partial_products[j]<<((i+j)*7);
             ^
sikehls/fpx.cpp:162:2: error: no matching function for call to 'bc_mult_1'
 bc_mult_1(ahl,bhl),&a1);
 ^~~~~~~~~
sikehls/fpx.cpp:59:6: note: candidate function not viable: requires 3 arguments, but 2 were provided
void bc_mult_1(digit_q1 a,digit_q1 b, digit_h2* c){
     ^
5 warnings and 3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:162:2: error: no matching function for call to 'bc_mult_1'
 bc_mult_1(ahl,bhl),&a1);
 ^~~~~~~~~
sikehls/fpx.cpp:59:6: note: candidate function not viable: requires 3 arguments, but 2 were provided
void bc_mult_1(digit_q1 a,digit_q1 b, digit_h2* c){
     ^
5 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
sikehls/fpx.cpp:183:2: error: use of undeclared identifier 'bc_mult_2'; did you mean 'bc_mult_1'?
 bc_mult_2(ahl,bhl,&a1);
 ^~~~~~~~~
 bc_mult_1
sikehls/fpx.cpp:59:6: note: 'bc_mult_1' declared here
void bc_mult_1(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
5 warnings and 1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 171.559 ; gain = 81.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 171.559 ; gain = 81.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:204).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:203).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:181).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:205).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:182).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:223).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:224).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:183).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/fpx.cpp:225).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 171.559 ; gain = 81.719
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:144: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 171.559 ; gain = 81.719
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-10' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-11.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-14.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-16' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-17.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-19' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-20.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-22' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-23.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-25' (sikehls/fpx.cpp:72) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-26.1' (sikehls/fpx.cpp:80) in function 'koa_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.3' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.3' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.3' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.4' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.4' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.4' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.5' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.5' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.5' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.6' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.6' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.6' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.7' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.7' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.7' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.8' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.8' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.8' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:57 . Memory (MB): peak = 204.086 ; gain = 114.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:59 . Memory (MB): peak = 216.281 ; gain = 126.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.028 seconds; current allocated memory: 166.675 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.917 seconds; current allocated memory: 170.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.907 seconds; current allocated memory: 170.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 170.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_224_1_1' to 'mp_mul_mux_73_224cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_226_1_1' to 'mp_mul_mux_73_226eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_228_1_1' to 'mp_mul_mux_73_228hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16lbW': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17mb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_224cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_226eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_228hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult'.
INFO: [HLS 200-111]  Elapsed time: 2.983 seconds; current allocated memory: 178.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 13.617 seconds; current allocated memory: 180.184 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4ibs_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_jbC_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_kbM_AddSubnS_4'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:32 . Memory (MB): peak = 261.809 ; gain = 171.969
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 91.93 seconds; peak allocated memory: 180.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 170.137 ; gain = 78.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 170.137 ; gain = 78.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:311).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:310).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:15).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:330).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:204).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:203).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:181).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:205).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:182).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:223).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:224).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:183).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/fpx.cpp:225).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 170.137 ; gain = 78.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:255) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBL' (sikehls/ec_isogeny.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24) automatically.
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:144: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 170.137 ; gain = 78.777
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-10' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-11.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-14.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-16' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-17.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-19' (sikehls/fpx.cpp:142) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-20.1' (sikehls/fpx.cpp:150) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-22' (sikehls/fpx.cpp:109) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-23.1' (sikehls/fpx.cpp:117) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-25' (sikehls/fpx.cpp:72) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-26.1' (sikehls/fpx.cpp:80) in function 'koa_mult' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.3' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.3' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.3' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.4' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.4' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.4' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.5' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.5' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.5' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.6' (sikehls/fpx.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.6' (sikehls/fpx.cpp:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.6' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.7' (sikehls/fpx.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.7' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.7' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.8' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.8' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.8' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:254) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:255) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:332) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:346) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:351) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBL' (sikehls/ec_isogeny.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:01 . Memory (MB): peak = 207.918 ; gain = 116.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:04 . Memory (MB): peak = 218.637 ; gain = 127.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.499 seconds; current allocated memory: 168.418 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.484 seconds; current allocated memory: 172.003 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.146 seconds; current allocated memory: 172.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.169 seconds; current allocated memory: 173.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_339ns_339s_339_2_1' to 'xDBL_add_339ns_33bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448s_448ns_448_2_1' to 'xDBL_add_448s_448cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_450s_450ns_450_2_1' to 'xDBL_add_450s_450dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_451ns_451ns_451_2_1' to 'xDBL_sub_451ns_45eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_896ns_896s_896_2_1' to 'xDBL_add_896ns_89fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_mul_16ns_16ns_32_1_1' to 'xDBL_mul_mul_16nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_mul_17ns_17ns_34_1_1' to 'xDBL_mul_mul_17nshbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_339ns_33bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448s_448cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_450s_450dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_896ns_89fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_mul_16nsg8j': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_mul_17nshbi': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_17_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_224_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_226_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_228_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_451ns_45eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult'.
INFO: [HLS 200-111]  Elapsed time: 6.892 seconds; current allocated memory: 181.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_896ns_896ns_896_2_1' to 'xDBL_sub_896ns_89kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44ibs': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_896ns_89kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 11.144 seconds; current allocated memory: 184.635 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_339ns_33bkb_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448s_448cud_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_450s_450dEe_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_451ns_45eOg_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_896ns_89fYi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_896ns_89kbM_AddSubnS_7'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:43 . Memory (MB): peak = 269.406 ; gain = 178.047
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 102.825 seconds; peak allocated memory: 184.635 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 170.422 ; gain = 79.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 170.422 ; gain = 79.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:207).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:206).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:184).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:208).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:185).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:227).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:226).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:186).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/fpx.cpp:228).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 170.422 ; gain = 79.066
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 170.422 ; gain = 79.066
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:151) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5' (sikehls/fpx.cpp:151) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8' (sikehls/fpx.cpp:117) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-11' (sikehls/fpx.cpp:151) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-14' (sikehls/fpx.cpp:151) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-17' (sikehls/fpx.cpp:117) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-20' (sikehls/fpx.cpp:151) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-23' (sikehls/fpx.cpp:117) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-26' (sikehls/fpx.cpp:79) in function 'koa_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:144) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:153) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (sikehls/fpx.cpp:144) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (sikehls/fpx.cpp:153) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (sikehls/fpx.cpp:110) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (sikehls/fpx.cpp:119) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-10' (sikehls/fpx.cpp:144) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-11.1' (sikehls/fpx.cpp:153) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (sikehls/fpx.cpp:144) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-14.1' (sikehls/fpx.cpp:153) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-16' (sikehls/fpx.cpp:110) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-17.1' (sikehls/fpx.cpp:119) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-19' (sikehls/fpx.cpp:144) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-20.1' (sikehls/fpx.cpp:153) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-22' (sikehls/fpx.cpp:110) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-23.1' (sikehls/fpx.cpp:119) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-25' (sikehls/fpx.cpp:72) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-26.1' (sikehls/fpx.cpp:81) in function 'koa_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.3' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.3' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.3' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.4' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.4' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.4' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.5' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.5' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.5' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.6' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.6' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.6' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.7' (sikehls/fpx.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.7' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.7' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.8' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.8' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.8' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:03 . Memory (MB): peak = 204.570 ; gain = 113.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:05 . Memory (MB): peak = 211.031 ; gain = 119.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 17'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.07 seconds; current allocated memory: 157.467 MB.
INFO: [HLS 200-434] Only 9 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.341 seconds; current allocated memory: 161.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_16_1_1' to 'koa_mult_mux_73_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_224_1_1' to 'koa_mult_mux_73_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_17_1_1' to 'koa_mult_mux_73_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_226_1_1' to 'koa_mult_mux_73_2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_339ns_339s_339_2_1' to 'koa_mult_add_339nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_448s_448ns_448_2_1' to 'koa_mult_add_448sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_228_1_1' to 'koa_mult_mux_73_2hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_450s_450ns_450_2_1' to 'koa_mult_add_450sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_sub_451ns_451ns_451_2_1' to 'koa_mult_sub_451njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_896ns_896s_896_2_1' to 'koa_mult_add_896nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_mul_mul_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_mul_mul_mb6' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_339nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_448sg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_450sibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_896nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_lbW': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_mb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_2cud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_2eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_2hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_sub_451njbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult'.
INFO: [HLS 200-111]  Elapsed time: 4.153 seconds; current allocated memory: 169.247 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_339nfYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_448sg8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_450sibs_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_sub_451njbC_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_896nkbM_AddSubnS_4'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:32 . Memory (MB): peak = 253.211 ; gain = 161.855
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult.
INFO: [HLS 200-112] Total elapsed time: 92.623 seconds; peak allocated memory: 169.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 170.438 ; gain = 79.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 170.438 ; gain = 79.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 170.438 ; gain = 79.059
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:146: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 170.438 ; gain = 79.059
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:151) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:144) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:153) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 196.039 ; gain = 104.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 202.629 ; gain = 111.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.83 seconds; current allocated memory: 142.631 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 143.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_mux_73_16_1_1' to 'bc_mult_mux_73_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_mux_73_224_1_1' to 'bc_mult_mux_73_22cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_mul_mul_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mul_mul_1dEe': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mux_73_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mux_73_22cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 144.074 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:06 . Memory (MB): peak = 204.781 ; gain = 113.402
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult.
INFO: [HLS 200-112] Total elapsed time: 65.804 seconds; peak allocated memory: 144.074 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 170.605 ; gain = 83.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 170.605 ; gain = 83.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 170.605 ; gain = 83.816
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 170.605 ; gain = 83.816
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:152) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:145) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:154) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/fpx.cpp:135)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 203.617 ; gain = 116.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 209.855 ; gain = 123.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.81 seconds; current allocated memory: 148.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 148.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_mux_73_16_1_1' to 'bc_mult_mux_73_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_mul_mul_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mul_mul_1cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mux_73_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 149.606 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 210.773 ; gain = 123.984
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult.
INFO: [HLS 200-112] Total elapsed time: 59.048 seconds; peak allocated memory: 149.606 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 170.621 ; gain = 79.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 170.621 ; gain = 79.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 170.621 ; gain = 79.340
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 170.621 ; gain = 79.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:153) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:146) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:155) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/fpx.cpp:136)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 204.270 ; gain = 112.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.945 ; gain = 118.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.62 seconds; current allocated memory: 148.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 149.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_mux_73_16_1_1' to 'bc_mult_mux_73_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_mul_mul_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mul_mul_1cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_mux_73_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 150.018 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 210.715 ; gain = 119.434
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult.
INFO: [HLS 200-112] Total elapsed time: 52.147 seconds; peak allocated memory: 150.018 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 171.219 ; gain = 79.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 171.219 ; gain = 79.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:210).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:209).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 171.219 ; gain = 79.941
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 171.219 ; gain = 79.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:153) in function 'koa_mult_h' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (sikehls/fpx.cpp:153) in function 'koa_mult_h' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (sikehls/fpx.cpp:118) in function 'koa_mult_h' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:146) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:155) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (sikehls/fpx.cpp:146) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (sikehls/fpx.cpp:155) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (sikehls/fpx.cpp:111) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (sikehls/fpx.cpp:120) in function 'koa_mult_h' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h' (sikehls/fpx.cpp:197)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 207.309 ; gain = 116.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 212.730 ; gain = 121.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.098 seconds; current allocated memory: 152.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.255 seconds; current allocated memory: 153.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mux_73_16_1_1' to 'koa_mult_h_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mux_73_17_1_1' to 'koa_mult_h_mux_73cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_add_448s_448ns_448_2_1' to 'koa_mult_h_add_44dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h_mul_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h_mul_mufYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_add_44dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mul_mueOg': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mul_mufYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mux_73bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mux_73cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h'.
INFO: [HLS 200-111]  Elapsed time: 1.958 seconds; current allocated memory: 156.530 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h_add_44dEe_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:11 . Memory (MB): peak = 223.027 ; gain = 131.750
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h.
INFO: [HLS 200-112] Total elapsed time: 70.83 seconds; peak allocated memory: 156.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 170.637 ; gain = 79.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 170.637 ; gain = 79.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:210).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:209).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 170.637 ; gain = 79.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 170.637 ; gain = 79.293
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:153) in function 'koa_mult_h' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (sikehls/fpx.cpp:153) in function 'koa_mult_h' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (sikehls/fpx.cpp:118) in function 'koa_mult_h' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:146) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:155) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (sikehls/fpx.cpp:146) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (sikehls/fpx.cpp:155) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (sikehls/fpx.cpp:111) in function 'koa_mult_h' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (sikehls/fpx.cpp:120) in function 'koa_mult_h' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h' (sikehls/fpx.cpp:197)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 206.973 ; gain = 115.629
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 212.941 ; gain = 121.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.966 seconds; current allocated memory: 152.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 153.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mux_73_16_1_1' to 'koa_mult_h_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mux_73_17_1_1' to 'koa_mult_h_mux_73cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_add_448s_448ns_448_2_1' to 'koa_mult_h_add_44dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h_mul_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h_mul_mufYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_add_44dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mul_mueOg': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mul_mufYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mux_73bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h_mux_73cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 156.502 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h_add_44dEe_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 222.973 ; gain = 131.629
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h.
INFO: [HLS 200-112] Total elapsed time: 54.357 seconds; peak allocated memory: 156.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 170.016 ; gain = 78.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 170.016 ; gain = 78.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 170.016 ; gain = 78.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 170.016 ; gain = 78.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 199.629 ; gain = 108.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 205.875 ; gain = 114.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.546 seconds; current allocated memory: 144.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 144.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_448ns_448ns_896_5_1' to 'mp_mul_mul_448ns_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_448ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 145.128 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mp_mul_mul_448ns_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 205.875 ; gain = 114.504
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 61.728 seconds; peak allocated memory: 145.128 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 170.480 ; gain = 79.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 170.480 ; gain = 79.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:210).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h' (sikehls/fpx.cpp:209).
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:187).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h' (sikehls/fpx.cpp:211).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:188).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:189).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/fpx.cpp:232).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:230).
INFO: [XFORM 203-603] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/fpx.cpp:231).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.480 ; gain = 79.086
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.480 ; gain = 79.086
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (sikehls/fpx.cpp:153) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (sikehls/fpx.cpp:153) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-6' (sikehls/fpx.cpp:118) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8' (sikehls/fpx.cpp:153) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-10' (sikehls/fpx.cpp:153) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-12' (sikehls/fpx.cpp:118) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-14' (sikehls/fpx.cpp:153) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-16' (sikehls/fpx.cpp:118) in function 'koa_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-18' (sikehls/fpx.cpp:79) in function 'koa_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (sikehls/fpx.cpp:146) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (sikehls/fpx.cpp:155) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (sikehls/fpx.cpp:146) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (sikehls/fpx.cpp:155) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (sikehls/fpx.cpp:111) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (sikehls/fpx.cpp:120) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-7' (sikehls/fpx.cpp:146) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (sikehls/fpx.cpp:155) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-9' (sikehls/fpx.cpp:146) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-10.1' (sikehls/fpx.cpp:155) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-11' (sikehls/fpx.cpp:111) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-12.1' (sikehls/fpx.cpp:120) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-13' (sikehls/fpx.cpp:146) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-14.1' (sikehls/fpx.cpp:155) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-15' (sikehls/fpx.cpp:111) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-16.1' (sikehls/fpx.cpp:120) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-17' (sikehls/fpx.cpp:72) in function 'koa_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-18.1' (sikehls/fpx.cpp:81) in function 'koa_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.3' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.3' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.3' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.4' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.4' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.4' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.5' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.5' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.5' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.6' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.6' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.6' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.7' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.7' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.7' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.8' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.8' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.8' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult' (sikehls/fpx.cpp:74:20)...84 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 212.598 ; gain = 121.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 222.145 ; gain = 130.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.859 seconds; current allocated memory: 172.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 175.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 176.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 176.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342s_342ns_342_2_1' to 'mp_mul_add_342s_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450ns_450s_450_2_1' to 'mp_mul_add_450ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896s_896ns_896_2_1' to 'mp_mul_add_896s_8ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342s_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896s_8ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16jbC': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17kbM': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 183.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 3.827 seconds; current allocated memory: 185.893 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342s_3fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450ns_g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896s_8ibs_AddSubnS_5'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 267.832 ; gain = 176.438
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 39.595 seconds; peak allocated memory: 185.893 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.273 ; gain = 78.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.273 ; gain = 78.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:187).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:188).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:189).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.273 ; gain = 78.922
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.273 ; gain = 78.922
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/fpx.cpp:153) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/fpx.cpp:118) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/fpx.cpp:79) in function 'koa_mult_h1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/fpx.cpp:146) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/fpx.cpp:155) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/fpx.cpp:111) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/fpx.cpp:120) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/fpx.cpp:72) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/fpx.cpp:81) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (sikehls/fpx.cpp:174)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 206.613 ; gain = 115.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 212.848 ; gain = 121.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.596 seconds; current allocated memory: 152.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 153.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_342s_342ns_342_2_1' to 'koa_mult_h1_add_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 156.007 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4eOg_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 222.777 ; gain = 131.426
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 28.6 seconds; peak allocated memory: 156.007 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.617 ; gain = 80.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 170.617 ; gain = 80.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:187).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:188).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:189).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 170.617 ; gain = 80.484
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 170.617 ; gain = 80.484
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/fpx.cpp:153) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/fpx.cpp:118) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/fpx.cpp:79) in function 'koa_mult_h1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/fpx.cpp:146) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/fpx.cpp:155) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/fpx.cpp:111) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/fpx.cpp:120) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/fpx.cpp:72) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/fpx.cpp:81) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (sikehls/fpx.cpp:174)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 206.043 ; gain = 115.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 212.457 ; gain = 122.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.03 seconds; current allocated memory: 152.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 153.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_342s_342ns_342_2_1' to 'koa_mult_h1_add_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 156.032 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4eOg_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 222.562 ; gain = 132.430
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 30.676 seconds; peak allocated memory: 156.032 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
WARNING: [HLS 214-113] Variables defined outside dataflow region are not supported: sikehls/fpx.cpp:194:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file sikehls/fpx.cpp
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 171.141 ; gain = 79.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 171.141 ; gain = 79.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/fpx.cpp:188).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/fpx.cpp:189).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/fpx.cpp:190).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 171.141 ; gain = 79.801
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/fpx.cpp:148: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 171.141 ; gain = 79.801
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/fpx.cpp:153) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/fpx.cpp:118) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/fpx.cpp:79) in function 'koa_mult_h1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/fpx.cpp:146) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/fpx.cpp:155) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/fpx.cpp:111) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/fpx.cpp:120) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/fpx.cpp:72) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/fpx.cpp:81) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/fpx.cpp:139) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/fpx.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/fpx.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/fpx.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/fpx.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/fpx.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/fpx.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/fpx.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/fpx.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_loopb2_proc' (sikehls/fpx.cpp:153) to a process function for dataflow in function 'koa_mult_h1'.
INFO: [XFORM 203-721] Changing loop 'Loop_loopb12_proc' (sikehls/fpx.cpp:118) to a process function for dataflow in function 'koa_mult_h1'.
INFO: [XFORM 203-721] Changing loop 'Loop_loopb22_proc' (sikehls/fpx.cpp:79) to a process function for dataflow in function 'koa_mult_h1'.
INFO: [XFORM 203-712] Applying dataflow to function 'koa_mult_h1', detected/extracted 7 process function(s): 
	 'Block__ZlsILi450ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11601_proc'
	 'Loop_loopb2_proc'
	 'Block_bc_mult.exit_proc'
	 'Loop_loopb12_proc'
	 'Block_bc_mult_1.exit_proc'
	 'Loop_loopb22_proc'
	 'Block_bc_mult_2.exit_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_bc_mult_2.exit_proc' (sikehls/fpx.cpp:89:7)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_bc_mult_1.exit_proc' (sikehls/fpx.cpp:74:10)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_bc_mult.exit_proc' (sikehls/fpx.cpp:113:10)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 208.141 ; gain = 116.801
WARNING: [XFORM 203-631] Renaming function 'Block_bc_mult_2.exit_proc' to 'Block_bc_mult_2.exit' (sikehls/fpx.cpp:89:7)
WARNING: [XFORM 203-631] Renaming function 'Block_bc_mult_1.exit_proc' to 'Block_bc_mult_1.exit' (sikehls/fpx.cpp:74:10)
WARNING: [XFORM 203-631] Renaming function 'Block_bc_mult.exit_proc' to 'Block_bc_mult.exit_p' (sikehls/fpx.cpp:113:10)
WARNING: [XFORM 203-631] Renaming function 'Block__ZlsILi450ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit11601_proc' to 'Block__ZlsILi450ELb0' (sikehls/fpx.cpp:148:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 271.773 ; gain = 180.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__ZlsILi450ELb0' to 'Block_ZlsILi450ELb0'.
WARNING: [SYN 201-103] Legalizing function name 'Block_bc_mult.exit_p' to 'Block_bc_mult_exit_p'.
WARNING: [SYN 201-103] Legalizing function name 'Block_bc_mult_1.exit' to 'Block_bc_mult_1_exit'.
WARNING: [SYN 201-103] Legalizing function name 'Block_bc_mult_2.exit' to 'Block_bc_mult_2_exit'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_ZlsILi450ELb0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.414 seconds; current allocated memory: 220.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 220.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loopb2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 220.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 220.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_bc_mult_exit_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 221.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 221.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loopb12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 221.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 221.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_bc_mult_1_exit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 222.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 222.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_loopb22_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 222.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 222.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_bc_mult_2_exit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 223.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 223.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 223.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 223.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_ZlsILi450ELb0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_ZlsILi450ELb0'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 224.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loopb2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loopb2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 225.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_bc_mult_exit_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_bc_mult_exit_p'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 226.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loopb12_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loopb12_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 227.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_bc_mult_1_exit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_bc_mult_1_exit'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 228.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_loopb22_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_loopb22_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 229.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_bc_mult_2_exit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_343s_343s_343_2_1' to 'koa_mult_h1_add_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_bc_mult_2_exit'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 229.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 232.485 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4g8j_AddSubnS_1'
INFO: [RTMG 210-285] Implementing FIFO 'a_V_c_U(fifo_w225_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ahl_V_loc_c_U(fifo_w114_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_0_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_1_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_2_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_3_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_4_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_5_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_6_V_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_0_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_1_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_2_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_3_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_4_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_5_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_6_V_loc_channel_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_0_0_loc_channe_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_6_0_cast_loc_c_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_5_0_cast_loc_c_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_4_0_cast_loc_c_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_3_0_cast_loc_c_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2184_0_cast_lo_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1183_0_cast_lo_U(fifo_w224_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mult_V_loc_c_U(fifo_w224_d5_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bi_0_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_1_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_2_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_3_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_4_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_5_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_6_V_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_0_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_1_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_2_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_3_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_4_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_5_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_6_V_1_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_0_0_loc_chan_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_6_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_5_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_4_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_3_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_2_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_1_1_0_cast_loc_U(fifo_w226_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mult_V_1_loc_c_U(fifo_w226_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_0_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_1_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_2_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_3_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_4_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_5_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bi_6_V_1_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_0_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_1_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_2_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_3_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_4_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_5_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ai_6_V_2_loc_channe_U(fifo_w17_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_0_0_loc_chan_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_1_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_2_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_3_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_4_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_5_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_V_2_6_0_cast_loc_U(fifo_w227_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 305.773 ; gain = 214.434
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 38.755 seconds; peak allocated memory: 232.485 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/mult.cpp:1:
sikehls/mult.cpp:4:6: error: variable has incomplete type 'void'
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
sikehls/mult.cpp:4:16: error: use of undeclared identifier 'digit_q2'
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
               ^
sikehls/mult.cpp:4:56: error: expected ';' after top level declarator
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
                                                       ^
                                                       ;
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:17:6: error: redefinition of 'bc_mult_2'
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
sikehls/fp.h:52:6: note: previous definition is here
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:56:6: error: redefinition of 'bc_mult_1'
void bc_mult_1(const digit_q1 ta,const digit_q1 tb, digit_h2* c){
     ^
sikehls/fp.h:91:6: note: previous definition is here
void bc_mult_1(const digit_q1 ta,const digit_q1 tb, digit_h2* c){
     ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:94:6: error: redefinition of 'bc_mult'
void bc_mult(const digit_q a,const digit_q b, digit_h* c){
     ^
sikehls/fp.h:129:6: note: previous definition is here
void bc_mult(const digit_q a,const digit_q b, digit_h* c){
     ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:132:6: error: redefinition of 'koa_mult_h1'
void koa_mult_h1(const digit_h1 a,const digit_h1 b, digit_t1* c){
     ^
sikehls/fp.h:167:6: note: previous definition is here
void koa_mult_h1(const digit_h1 a,const digit_h1 b, digit_t1* c){
     ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:155:6: error: redefinition of 'koa_mult_h'
void koa_mult_h(digit_h a,digit_h b, digit_t* c){
     ^
sikehls/fp.h:190:6: note: previous definition is here
void koa_mult_h(digit_h a,digit_h b, digit_t* c){
     ^
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:5:
sikehls/mult.cpp:177:6: error: redefinition of 'koa_mult'
void koa_mult(digit_t a,digit_t b, digit_d* c){
     ^
sikehls/fp.h:212:6: note: previous definition is here
void koa_mult(digit_t a,digit_t b, digit_d* c){
     ^
5 warnings and 6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] sikehls/mult.cpp:1:9: fatal error: 'fp.h' file not found
#include<fp.h>
        ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 171.035 ; gain = 79.668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 171.035 ; gain = 79.668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (sikehls/mult.cpp:145).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (sikehls/mult.cpp:146).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (sikehls/mult.cpp:147).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 171.035 ; gain = 79.668
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:106: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 171.035 ; gain = 79.668
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:111) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:76) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:37) in function 'koa_mult_h1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:104) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:113) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:69) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:78) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:30) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:39) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.1' (sikehls/mult.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.1' (sikehls/mult.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.1' (sikehls/mult.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V.2' (sikehls/mult.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V.2' (sikehls/mult.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V.2' (sikehls/mult.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (sikehls/mult.cpp:132)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 212.855 ; gain = 121.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 219.801 ; gain = 128.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.464 seconds; current allocated memory: 158.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 160.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_342s_342ns_342_2_1' to 'koa_mult_h1_add_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 162.757 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4eOg_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 229.680 ; gain = 138.312
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 34.536 seconds; peak allocated memory: 162.757 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.770 ; gain = 80.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.770 ; gain = 80.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.770 ; gain = 80.488
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.770 ; gain = 80.488
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:24) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:100) in function 'bc2_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:209) in function 'bc2_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 211.402 ; gain = 121.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 238.371 ; gain = 148.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.803 seconds; current allocated memory: 186.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 187.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 187.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 187.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 188.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 188.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 188.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 188.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 189.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 190.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 191.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 192.302 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 257.676 ; gain = 167.395
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 37.889 seconds; peak allocated memory: 192.302 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.438 ; gain = 80.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.438 ; gain = 80.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 170.438 ; gain = 80.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 175.590 ; gain = 85.723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:24) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:63) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:246) in function 'bc_mult1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:172) in function 'bc_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:100) in function 'bc2_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:209) in function 'bc2_mult' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:137) in function 'bc1_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:283) in function 'bc1_mult1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:320) in function 'bc1_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 218.137 ; gain = 128.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 314.262 ; gain = 224.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.918 seconds; current allocated memory: 261.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 262.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 262.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 262.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 263.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 263.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 263.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 264.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 264.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 265.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 265.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 265.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 265.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 266.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 266.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 266.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 267.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 267.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 267.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 268.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 268.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 269.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 270.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 271.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 272.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 273.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 274.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 275.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 275.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 276.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 277.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 278.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 279.490 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 360.016 ; gain = 270.148
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 48.452 seconds; peak allocated memory: 279.490 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 170.863 ; gain = 79.535
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 170.863 ; gain = 79.535
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:13 . Memory (MB): peak = 170.863 ; gain = 79.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:14 . Memory (MB): peak = 175.918 ; gain = 84.590
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:24) in function 'bc_mult_2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb23' (sikehls/mult.cpp:26) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:63) in function 'bc_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:246) in function 'bc_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:248) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:172) in function 'bc_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:174) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:100) in function 'bc2_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:102) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:209) in function 'bc2_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:211) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:137) in function 'bc1_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:139) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:283) in function 'bc1_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:285) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:320) in function 'bc1_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:322) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:17 . Memory (MB): peak = 218.164 ; gain = 126.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:19 . Memory (MB): peak = 313.438 ; gain = 222.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.021 seconds; current allocated memory: 261.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 261.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 261.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 262.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 262.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 262.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 263.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 263.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 263.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 264.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 264.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 264.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 264.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 264.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 265.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 265.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 265.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 266.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 266.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 266.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 267.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 267.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 268.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 269.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 270.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 271.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 272.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.275 seconds; current allocated memory: 273.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 273.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 274.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 275.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 276.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 277.095 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:43 . Memory (MB): peak = 355.320 ; gain = 263.992
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 103 seconds; peak allocated memory: 277.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 170.645 ; gain = 82.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 170.645 ; gain = 82.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 170.645 ; gain = 82.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 174.645 ; gain = 86.664
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:24) in function 'bc_mult_2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb23' (sikehls/mult.cpp:26) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:63) in function 'bc_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:246) in function 'bc_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:248) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:172) in function 'bc_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:174) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:100) in function 'bc2_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:102) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:209) in function 'bc2_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:211) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:137) in function 'bc1_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:139) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:283) in function 'bc1_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:285) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:320) in function 'bc1_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:322) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 218.039 ; gain = 130.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 313.348 ; gain = 225.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.128 seconds; current allocated memory: 261.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 261.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 261.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 262.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 262.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 262.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 263.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 263.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 263.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 264.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 264.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 264.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 264.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 264.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 265.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 265.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 265.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 266.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 266.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 266.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 267.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 267.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 268.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 269.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 270.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 271.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.877 seconds; current allocated memory: 272.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 273.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 273.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 274.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 275.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 276.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 277.095 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:30 . Memory (MB): peak = 355.750 ; gain = 267.770
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 90.259 seconds; peak allocated memory: 277.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 171.512 ; gain = 80.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 171.512 ; gain = 80.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 171.512 ; gain = 80.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 174.602 ; gain = 83.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:24) in function 'bc_mult_2' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb23' (sikehls/mult.cpp:26) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:246) in function 'bc_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:248) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:172) in function 'bc_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:174) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:100) in function 'bc2_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:102) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:209) in function 'bc2_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:211) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (sikehls/mult.cpp:137) in function 'bc1_mult_1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb13' (sikehls/mult.cpp:139) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:283) in function 'bc1_mult1' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:285) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (sikehls/mult.cpp:320) in function 'bc1_mult' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'loopb3' (sikehls/mult.cpp:322) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' completely with a factor of 7.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 217.543 ; gain = 126.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 314.004 ; gain = 222.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.7 seconds; current allocated memory: 261.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 261.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 261.851 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 262.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 262.493 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 262.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 263.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 263.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 263.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 264.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 264.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 264.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 264.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 265.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 265.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 265.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 266.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 266.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 266.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 267.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 267.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 267.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 268.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.936 seconds; current allocated memory: 269.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 270.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 271.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.919 seconds; current allocated memory: 272.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 273.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 273.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 274.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.069 seconds; current allocated memory: 275.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 276.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 277.451 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:32 . Memory (MB): peak = 356.039 ; gain = 264.684
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 91.709 seconds; peak allocated memory: 277.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.621 ; gain = 79.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.621 ; gain = 79.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:417).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 170.621 ; gain = 79.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:19: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 174.879 ; gain = 83.582
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:17) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb23' (sikehls/mult.cpp:26) in function 'bc_mult_2' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:56) in function 'bc_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:65) in function 'bc_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:239) in function 'bc_mult1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:248) in function 'bc_mult1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:165) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:174) in function 'bc_mult' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:93) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:102) in function 'bc2_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:202) in function 'bc2_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:211) in function 'bc2_mult' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:130) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb13' (sikehls/mult.cpp:139) in function 'bc1_mult_1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:276) in function 'bc1_mult1' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:285) in function 'bc1_mult1' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:313) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-501] Unrolling loop 'loopb3' (sikehls/mult.cpp:322) in function 'bc1_mult' partially with a factor of 4.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb23' in function 'bc_mult_2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb23' in function 'bc_mult_2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc_mult1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc_mult1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc_mult'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc2_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc2_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc2_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc2_mult'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb13' in function 'bc1_mult_1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb13' in function 'bc1_mult_1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 1 for loop 'loopb3' in function 'bc1_mult'.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:233) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:158) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:306) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:307) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:308) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:415) automatically.
INFO: [XFORM 203-602] Inlining function 'koa_mult' into 'mp_mul' (sikehls/fpx.cpp:63) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:19:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:58:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:241:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:167:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:95:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:204:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:132:30)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:278:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:315:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 216.859 ; gain = 125.562
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:13 . Memory (MB): peak = 314.148 ; gain = 222.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mp_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.717 seconds; current allocated memory: 261.507 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 261.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 262.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 262.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 262.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 263.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 263.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 264.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 264.378 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 264.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 265.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 265.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 265.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 265.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 266.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 266.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 266.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 267.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 267.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 268.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 268.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 269.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_16_1_1' to 'mp_mul_mux_73_16_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_16ns_16ns_32_1_1' to 'mp_mul_mul_mul_16cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 270.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 271.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_mux_73_17_1_1' to 'mp_mul_mux_73_17_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_mul_mul_17ns_17ns_34_1_1' to 'mp_mul_mul_mul_17eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 272.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 273.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 1.198 seconds; current allocated memory: 274.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 275.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448ns_448s_448_2_1' to 'mp_mul_add_448ns_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448ns_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 1.663 seconds; current allocated memory: 275.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_16cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_16_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 1.199 seconds; current allocated memory: 276.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 277.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mul_mul_17eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_mux_73_17_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 278.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mp_mul/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mp_mul' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_339ns_339s_339_2_1' to 'mp_mul_add_339ns_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_342ns_342s_342_2_1' to 'mp_mul_add_342ns_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_448s_448ns_448_2_1' to 'mp_mul_add_448s_4ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_450s_450ns_450_2_1' to 'mp_mul_add_450s_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_sub_451ns_451ns_451_2_1' to 'mp_mul_sub_451ns_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mp_mul_add_896ns_896s_896_2_1' to 'mp_mul_add_896ns_lbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'mp_mul/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_339ns_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_342ns_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_448s_4ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_450s_4jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_add_896ns_lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mp_mul_sub_451ns_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 279.357 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448ns_fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_339ns_g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_342ns_hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_448s_4ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_450s_4jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_sub_451ns_kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'mp_mul_add_896ns_lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:43 . Memory (MB): peak = 359.629 ; gain = 268.332
INFO: [VHDL 208-304] Generating VHDL RTL for mp_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for mp_mul.
INFO: [HLS 200-112] Total elapsed time: 103.464 seconds; peak allocated memory: 279.357 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/mult.cpp:1:
In file included from sikehls/mult.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fpx.cpp:1:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
WARNING: [HLS 200-40] In file included from sikehls/ec_isogeny.cpp:1:
In file included from sikehls/ec_isogeny.cpp:6:
In file included from sikehls/fp.h:1:
sikehls/constants434.h:3:27: warning: integer constant is too large for its type
const ap_uint<448> p434 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
                          ^
sikehls/constants434.h:5:29: warning: integer constant is too large for its type
const ap_uint<448> p434x2 = 0x0004683E4E2EE688D9F8BFAD038A40ACF78CB8F062B15D47FB82ECF5C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE;
                            ^
sikehls/constants434.h:7:29: warning: integer constant is too large for its type
const ap_uint<448> p434x4 = 0x0008D07C9C5DCD11B3F17F5A07148159EF1971E0C562BA8FF705D9EB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC;
                            ^
sikehls/constants434.h:9:29: warning: integer constant is too large for its type
const ap_uint<448> p434p1 = 0x0002341F271773446CFC5FD681C520567BC65C783158AEA3FDC1767AE3000000000000000000000000000000000000000000000000000000;
                            ^
sikehls/constants434.h:12:36: warning: integer constant is too large for its type
const ap_uint<448> Montgomery_R2 = 0x000025A89BCDD12A69E16A61C7686D9AABCD92BF2DDE347E175CC6AF8D6C7C0BAB27973F8311688DACEC7367768798C228E55B65DCD69B30;
                                   ^
5 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 170.066 ; gain = 78.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 170.066 ; gain = 78.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 170.066 ; gain = 78.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 171.520 ; gain = 80.219
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 212.984 ; gain = 121.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 221.359 ; gain = 130.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rdc_mont' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.612 seconds; current allocated memory: 159.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 159.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rdc_mont/ma_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rdc_mont/mc_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rdc_mont' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 159.496 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 221.359 ; gain = 130.059
INFO: [VHDL 208-304] Generating VHDL RTL for rdc_mont.
INFO: [VLOG 209-307] Generating Verilog RTL for rdc_mont.
INFO: [HLS 200-112] Total elapsed time: 49.555 seconds; peak allocated memory: 159.496 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 171.258 ; gain = 79.812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 171.258 ; gain = 79.812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 171.258 ; gain = 79.812
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 173.309 ; gain = 81.863
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 216.918 ; gain = 125.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 224.477 ; gain = 133.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rdc_mont' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.322 seconds; current allocated memory: 173.248 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 174.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 174.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 174.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rdc_mont_mux_73_64_1_1' to 'rdc_mont_mux_73_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_mul_64ns_64ns_128_5_1' to 'rdc_mont_mul_64nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_mul_64s_64s_64_5_1' to 'rdc_mont_mul_64s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_mux_73_448_1_1' to 'rdc_mont_mux_73_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_451ns_451ns_451_2_1' to 'rdc_mont_add_451nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_515ns_515ns_515_2_1' to 'rdc_mont_add_515ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_579ns_579ns_579_2_1' to 'rdc_mont_add_579nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_643ns_643ns_643_2_1' to 'rdc_mont_add_643nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_707ns_707ns_707_2_1' to 'rdc_mont_add_707njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_771ns_771ns_771_2_1' to 'rdc_mont_add_771nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_835ns_835ns_835_2_1' to 'rdc_mont_add_835nlbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_451nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_515ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_579nhbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_643nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_707njbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_771nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_835nlbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_mul_64nscud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_mul_64s_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_mux_73_4eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_mux_73_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 176.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'rdc_mont/ma_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rdc_mont/mc_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rdc_mont' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'rdc_mont_add_896ns_896ns_896_2_1' to 'rdc_mont_add_896nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'rdc_mont_add_896nmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 1.366 seconds; current allocated memory: 176.629 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'rdc_mont_mul_64nscud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'rdc_mont_mul_64s_dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_451nfYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_515ng8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_579nhbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_643nibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_707njbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_771nkbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_835nlbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'rdc_mont_add_896nmb6_AddSubnS_7'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 239.969 ; gain = 148.523
INFO: [VHDL 208-304] Generating VHDL RTL for rdc_mont.
INFO: [VLOG 209-307] Generating Verilog RTL for rdc_mont.
INFO: [HLS 200-112] Total elapsed time: 74.926 seconds; peak allocated memory: 176.629 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 170.973 ; gain = 79.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 170.973 ; gain = 79.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:140).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:15).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:160).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 170.973 ; gain = 79.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:181) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 174.941 ; gain = 83.582
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:13) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBL' (sikehls/ec_isogeny.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:12 . Memory (MB): peak = 218.949 ; gain = 127.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 227.250 ; gain = 135.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.75 seconds; current allocated memory: 176.363 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 177.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 177.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 178.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 2.26 seconds; current allocated memory: 180.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_836ns_836ns_836_2_1' to 'xDBL_add_836ns_83mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_435s_435ns_435_2_1' to 'xDBL_add_435s_435ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_389ns_389ns_389_2_1' to 'xDBL_add_389ns_38ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_435ns_435ns_435_2_1' to 'xDBL_sub_435ns_43pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_436ns_436ns_436_2_1' to 'xDBL_add_436ns_43rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837s_837ns_837_2_1' to 'xDBL_add_837s_837sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_391s_391s_391_2_1' to 'xDBL_add_391s_391tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_389ns_38ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_391s_391tde': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_435s_435ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_436ns_43rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44kbM': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_836ns_83mb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837s_837sc4': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_435ns_43pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83qcK': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 3.376 seconds; current allocated memory: 182.987 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_836ns_83mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_435s_435ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_389ns_38ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_435ns_43pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_436ns_43rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837s_837sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_391s_391tde_AddSubnS_16'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:35 . Memory (MB): peak = 251.766 ; gain = 160.406
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 94.9 seconds; peak allocated memory: 182.987 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 170.656 ; gain = 79.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 170.656 ; gain = 79.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:140).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:17).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:160).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 170.656 ; gain = 79.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.3' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont.2' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont.1' into 'fp2mul_mont' (sikehls/fpx.cpp:181) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 174.852 ; gain = 83.406
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:14) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:14) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fpmul_mont' (sikehls/fpx.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fpmul_mont' (sikehls/fpx.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:162) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.3' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.3' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.2' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.2' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont.1' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont.1' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'mp_mul' into 'fp2mul_mont' (sikehls/fpx.cpp:176) automatically.
INFO: [XFORM 203-602] Inlining function 'rdc_mont' into 'fp2mul_mont' (sikehls/fpx.cpp:181) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'xDBL' (sikehls/ec_isogeny.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'xDBL' (sikehls/ec_isogeny.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'xDBL' (sikehls/ec_isogeny.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:10 . Memory (MB): peak = 218.348 ; gain = 126.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:12 . Memory (MB): peak = 227.266 ; gain = 135.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.409 seconds; current allocated memory: 176.357 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 177.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 177.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 178.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.869 seconds; current allocated memory: 180.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_836ns_836ns_836_2_1' to 'xDBL_add_836ns_83mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_435s_435ns_435_2_1' to 'xDBL_add_435s_435ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_389ns_389ns_389_2_1' to 'xDBL_add_389ns_38ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_435ns_435ns_435_2_1' to 'xDBL_sub_435ns_43pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_436ns_436ns_436_2_1' to 'xDBL_add_436ns_43rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837s_837ns_837_2_1' to 'xDBL_add_837s_837sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_391s_391s_391_2_1' to 'xDBL_add_391s_391tde' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_389ns_38ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_391s_391tde': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_435s_435ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_436ns_43rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44kbM': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_836ns_83mb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837s_837sc4': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_435ns_43pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83qcK': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 2.758 seconds; current allocated memory: 183.069 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_836ns_83mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_435s_435ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_389ns_38ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_435ns_43pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_436ns_43rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837s_837sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_391s_391tde_AddSubnS_16'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:30 . Memory (MB): peak = 252.469 ; gain = 161.023
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 89.98 seconds; peak allocated memory: 183.069 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
ERROR: [HLS 214-122] '#pragma HLS' is only allowed in function scope: C:\Users\namra\Documents\Documents\ece527\project\sikehls\ec_isogeny.cpp:7
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 171.016 ; gain = 79.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 171.016 ; gain = 79.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:140).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:16).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:17).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:160).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:19).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 171.016 ; gain = 79.652
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 176.078 ; gain = 84.715
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 219.582 ; gain = 128.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 228.195 ; gain = 136.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.527 seconds; current allocated memory: 176.395 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 177.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 178.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 178.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 2.031 seconds; current allocated memory: 180.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_836ns_836ns_836_2_1' to 'xDBL_add_836ns_83mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_389ns_389ns_389_2_1' to 'xDBL_add_389ns_38ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_389ns_389ns_389_2_1' to 'xDBL_sub_389ns_38ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_435s_435s_435_2_1' to 'xDBL_add_435s_435qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_436ns_436ns_436_2_1' to 'xDBL_add_436ns_43rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837s_837_2_1' to 'xDBL_add_837ns_83sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_391s_391s_391_2_1' to 'xDBL_add_391s_391tde' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'xDBL' is 5586 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_389ns_38ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_391s_391tde': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_435s_435qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_436ns_43rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44lbW': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_836ns_83mb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83sc4': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_389ns_38ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44kbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83pcA': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 183.092 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_836ns_83mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_389ns_38ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_389ns_38ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_435s_435qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_436ns_43rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_391s_391tde_AddSubnS_16'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 252.965 ; gain = 161.602
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 77.88 seconds; peak allocated memory: 183.092 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 170.574 ; gain = 79.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 170.574 ; gain = 79.277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:140).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:18).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:160).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 170.574 ; gain = 79.277
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 175.629 ; gain = 84.332
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 219.629 ; gain = 128.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:10 . Memory (MB): peak = 227.758 ; gain = 136.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
ERROR: [SYN 201-222] Cannot find the specified core 'DSP48E'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.496 ; gain = 79.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.496 ; gain = 79.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:140).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:19).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:160).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_mul' into 'xDBL' (sikehls/fpx.cpp:84->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:85->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 170.496 ; gain = 79.188
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 175.781 ; gain = 84.473
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 219.570 ; gain = 128.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:09 . Memory (MB): peak = 227.895 ; gain = 136.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.317 seconds; current allocated memory: 176.412 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 177.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 178.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 178.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.844 seconds; current allocated memory: 180.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_836ns_836ns_836_2_1' to 'xDBL_add_836ns_83mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_389ns_389ns_389_2_1' to 'xDBL_add_389ns_38ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_389ns_389ns_389_2_1' to 'xDBL_sub_389ns_38ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_435s_435s_435_2_1' to 'xDBL_add_435s_435qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_436ns_436ns_436_2_1' to 'xDBL_add_436ns_43rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837s_837_2_1' to 'xDBL_add_837ns_83sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_391s_391s_391_2_1' to 'xDBL_add_391s_391tde' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'xDBL' is 5586 from HDL expression: (1'b1 == ap_CS_fsm_state16)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_389ns_38ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_391s_391tde': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_435s_435qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_436ns_43rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44lbW': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_836ns_83mb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83sc4': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_389ns_38ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44kbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83pcA': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 2.893 seconds; current allocated memory: 183.117 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_836ns_83mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_389ns_38ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_389ns_38ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_435s_435qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_436ns_43rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_391s_391tde_AddSubnS_16'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:27 . Memory (MB): peak = 253.051 ; gain = 161.742
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 86.817 seconds; peak allocated memory: 183.117 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 171.668 ; gain = 80.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 171.668 ; gain = 80.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:141).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:161).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:182->sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:86->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:86->sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'rdc_mont' into 'xDBL' (sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 171.668 ; gain = 80.285
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 176.656 ; gain = 85.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 221.602 ; gain = 130.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 237.355 ; gain = 145.973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.059 seconds; current allocated memory: 185.789 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 186.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 186.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 186.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 187.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.064 seconds; current allocated memory: 188.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.772 seconds; current allocated memory: 190.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 190.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_836ns_836ns_836_2_1' to 'xDBL_add_836ns_83mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837s_837_2_1' to 'xDBL_add_837ns_83ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448s_448s_448_2_1' to 'xDBL_add_448s_448pcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'xDBL' is 6808 from HDL expression: (1'b1 == ap_CS_fsm_state12)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44lbW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448s_448pcA': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_836ns_83mb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83ocq': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44kbM': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 192.734 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_836ns_83mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448s_448pcA_AddSubnS_12'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:16 . Memory (MB): peak = 262.266 ; gain = 170.883
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 75.861 seconds; peak allocated memory: 192.734 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.699 ; gain = 79.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 170.699 ; gain = 79.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 170.699 ; gain = 79.320
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 176.773 ; gain = 85.395
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 220.734 ; gain = 129.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:08 . Memory (MB): peak = 244.578 ; gain = 153.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.88 seconds; current allocated memory: 194.291 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 195.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 195.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 195.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 195.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 195.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 195.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 196.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 2.451 seconds; current allocated memory: 198.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 2.279 seconds; current allocated memory: 198.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 199.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 200.260 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 267.711 ; gain = 176.332
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 88.638 seconds; peak allocated memory: 200.260 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 170.949 ; gain = 79.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 170.949 ; gain = 79.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 170.949 ; gain = 79.664
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:03 . Memory (MB): peak = 176.258 ; gain = 84.973
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:05 . Memory (MB): peak = 220.816 ; gain = 129.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 245.086 ; gain = 153.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.79 seconds; current allocated memory: 194.291 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 195.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 195.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 195.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 195.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 195.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 195.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 196.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 198.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 2.041 seconds; current allocated memory: 198.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 199.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 200.260 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:25 . Memory (MB): peak = 267.754 ; gain = 176.469
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 84.663 seconds; peak allocated memory: 200.260 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 174.871 ; gain = 83.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 174.871 ; gain = 83.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 174.871 ; gain = 83.867
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 180.582 ; gain = 89.578
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 224.703 ; gain = 133.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 249.109 ; gain = 158.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.468 seconds; current allocated memory: 197.416 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 198.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 198.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 198.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 198.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 198.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 199.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 199.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 201.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 201.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 202.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 203.443 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:29 . Memory (MB): peak = 272.082 ; gain = 181.078
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 88.833 seconds; peak allocated memory: 203.443 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 175.859 ; gain = 84.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 175.859 ; gain = 84.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:20).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 175.859 ; gain = 84.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 180.762 ; gain = 89.195
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 225.398 ; gain = 133.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 249.020 ; gain = 157.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.44 seconds; current allocated memory: 197.420 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 198.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 198.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 198.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 198.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 198.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 199.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 199.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.251 seconds; current allocated memory: 201.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.414 seconds; current allocated memory: 201.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 202.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'xDBL' is 5203 from HDL expression: (1'b1 == ap_CS_fsm_state15)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 203.387 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:09 . Memory (MB): peak = 271.445 ; gain = 179.879
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 69.128 seconds; peak allocated memory: 203.387 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:30).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 180.859 ; gain = 84.160
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 224.711 ; gain = 128.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 249.008 ; gain = 152.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.585 seconds; current allocated memory: 197.426 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 198.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 198.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 198.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 198.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 198.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 199.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 199.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 201.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 201.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 202.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 203.341 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:07 . Memory (MB): peak = 271.902 ; gain = 175.203
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 67.219 seconds; peak allocated memory: 203.341 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 171.270 ; gain = 79.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 171.270 ; gain = 79.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:30).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 171.270 ; gain = 79.914
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 176.629 ; gain = 85.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 220.613 ; gain = 129.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 244.676 ; gain = 153.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.719 seconds; current allocated memory: 194.301 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 195.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 195.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 195.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 195.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 195.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 195.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 196.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 198.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 198.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 198.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 200.158 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:57 . Memory (MB): peak = 267.168 ; gain = 175.812
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 56.708 seconds; peak allocated memory: 200.158 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 171.375 ; gain = 80.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:44 . Memory (MB): peak = 171.375 ; gain = 80.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:60).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:61).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 171.375 ; gain = 80.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
ERROR: [SYNCHK 200-61] sikehls/fpx.cpp:10: unsupported memory access on variable 'coeff.V' which is (or contains) an array with unknown size at compile time.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 170.590 ; gain = 80.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 170.590 ; gain = 80.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:60).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:61).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 170.590 ; gain = 80.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.226' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.226' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 176.090 ; gain = 85.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.238' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.238' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 218.348 ; gain = 127.758
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 244.719 ; gain = 154.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.763 seconds; current allocated memory: 194.030 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 194.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 195.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 195.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 195.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 195.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 195.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 195.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 197.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 198.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 198.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ocq': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ncg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 199.284 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 265.883 ; gain = 175.293
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 46.636 seconds; peak allocated memory: 199.284 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.500 ; gain = 79.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.500 ; gain = 79.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:61).
WARNING: [XFORM 203-604] Allocation directive (sikehls/ec_isogeny.cpp:60) on function 'mp2_add'' (sikehls/fpx.cpp:131) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.500 ; gain = 79.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.226' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.226' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:69) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 176.496 ; gain = 85.129
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.238' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.238' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:69) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 217.750 ; gain = 126.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 244.871 ; gain = 153.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.231 seconds; current allocated memory: 194.031 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 194.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 195.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 195.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 195.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 195.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 195.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 195.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 197.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 198.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 198.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ocq': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ncg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 199.285 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 266.391 ; gain = 175.023
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 42.221 seconds; peak allocated memory: 199.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.727 ; gain = 79.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.727 ; gain = 79.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.727 ; gain = 79.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.233' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.233' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:69) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 176.379 ; gain = 85.086
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.246' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:61) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.246' into 'get_4_isog' (sikehls/ec_isogeny.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'get_4_isog' (sikehls/ec_isogeny.cpp:69) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 220.809 ; gain = 129.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 254.512 ; gain = 163.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.187 seconds; current allocated memory: 203.701 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 204.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 204.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 204.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 204.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 204.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 204.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 205.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 205.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 205.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 207.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 207.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 208.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 208.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ocq': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ncg': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 209.226 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 276.434 ; gain = 185.141
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 41.286 seconds; peak allocated memory: 209.226 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.727 ; gain = 79.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.727 ; gain = 79.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.727 ; gain = 79.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.233' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.233' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 175.719 ; gain = 84.348
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.2' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont.246' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:164) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.246' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 219.902 ; gain = 128.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 264.500 ; gain = 173.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.761 seconds; current allocated memory: 213.250 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 214.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 214.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 214.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 214.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 214.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 214.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 214.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 214.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 214.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 215.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 215.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 217.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 217.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 217.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 218.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp2sqr_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ncg': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 219.304 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 286.480 ; gain = 195.109
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 39.705 seconds; peak allocated memory: 219.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.309 ; gain = 79.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.309 ; gain = 79.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 171.309 ; gain = 79.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.233' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.233' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 176.750 ; gain = 85.340
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.246' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 220.918 ; gain = 129.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 273.875 ; gain = 182.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'mp_mul'.
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'rdc_mont'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.316 seconds; current allocated memory: 222.761 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 223.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 223.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 223.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 223.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 223.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 224.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 224.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 224.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 224.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 224.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 224.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 224.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 225.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 226.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 227.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 227.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 227.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 227.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp2sqr_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 228.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ncg': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ocq': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 229.023 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 297.406 ; gain = 205.996
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 42.06 seconds; peak allocated memory: 229.023 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.922 ; gain = 79.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.922 ; gain = 79.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.922 ; gain = 79.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.1' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont.233' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.233' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 175.910 ; gain = 84.582
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.2' into 'get_4_isog' (sikehls/ec_isogeny.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'get_4_isog' (sikehls/ec_isogeny.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.246' into 'get_4_isog' (sikehls/ec_isogeny.cpp:68) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 220.164 ; gain = 128.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 273.676 ; gain = 182.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'get_4_isog' ...
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'bc_mult_448'.
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'mp_mul'.
WARNING: [SYN 201-223] Checking resource limit in 'get_4_isog': cannot find any callsite of 'rdc_mont'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.175 seconds; current allocated memory: 222.771 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 223.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 223.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.055 seconds; current allocated memory: 223.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 223.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 223.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 224.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 224.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 224.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 224.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 224.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 224.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 224.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 225.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_64_1_1' to 'get_4_isog_mux_73bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64ns_64ns_128_5_1' to 'get_4_isog_mul_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mul_64s_64s_64_5_1' to 'get_4_isog_mul_64dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_mux_73_448_1_1' to 'get_4_isog_mux_73eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_451ns_451ns_451_2_1' to 'get_4_isog_add_45fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_515ns_515ns_515_2_1' to 'get_4_isog_add_51g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_579ns_579ns_579_2_1' to 'get_4_isog_add_57hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_643ns_643ns_643_2_1' to 'get_4_isog_add_64ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_707ns_707ns_707_2_1' to 'get_4_isog_add_70jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_771ns_771ns_771_2_1' to 'get_4_isog_add_77kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_835ns_835ns_835_2_1' to 'get_4_isog_add_83lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_45fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_51g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_57hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_64ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_70jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_77kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mul_64dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_mux_73eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 226.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 227.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_836ns_836ns_836_2_1' to 'get_4_isog_add_83mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_83mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 227.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 227.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 227.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp2sqr_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'get_4_isog_add_448ns_448ns_448_2_1' to 'get_4_isog_add_44ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'get_4_isog_sub_448ns_448ns_448_2_1' to 'get_4_isog_sub_44ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ncg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp2sqr_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 228.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'get_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'get_4_isog' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_add_44ncg': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'get_4_isog_sub_44ocq': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 228.986 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'get_4_isog_mul_64dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_45fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_51g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_57hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_64ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_70jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_77kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_83mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_add_44ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'get_4_isog_sub_44ocq_AddSubnS_9'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 296.836 ; gain = 205.508
INFO: [VHDL 208-304] Generating VHDL RTL for get_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for get_4_isog.
INFO: [HLS 200-112] Total elapsed time: 40.355 seconds; peak allocated memory: 228.986 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.715 ; gain = 79.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.715 ; gain = 79.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 170.715 ; gain = 79.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:92) automatically.
ERROR: [SYNCHK 200-61] sikehls/fpx.cpp:178: unsupported memory access on variable 'b.V' which is (or contains) an array with unknown size at compile time.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 1 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 171.539 ; gain = 80.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 171.539 ; gain = 80.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.539 ; gain = 80.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:92) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 177.320 ; gain = 85.996
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:79) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:92) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 219.117 ; gain = 127.793
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 255.730 ; gain = 164.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eval_4_isog' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.389 seconds; current allocated memory: 204.341 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 205.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 205.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 205.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 205.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 205.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 205.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 205.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 206.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 206.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_64_1_1' to 'eval_4_isog_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64ns_64ns_128_5_1' to 'eval_4_isog_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64s_64s_64_5_1' to 'eval_4_isog_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_448_1_1' to 'eval_4_isog_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_451ns_451ns_451_2_1' to 'eval_4_isog_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_515ns_515ns_515_2_1' to 'eval_4_isog_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_579ns_579ns_579_2_1' to 'eval_4_isog_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_643ns_643ns_643_2_1' to 'eval_4_isog_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_707ns_707ns_707_2_1' to 'eval_4_isog_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_771ns_771ns_771_2_1' to 'eval_4_isog_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_835ns_835ns_835_2_1' to 'eval_4_isog_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.033 seconds; current allocated memory: 209.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 209.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_837ns_837s_837_2_1' to 'eval_4_isog_add_8mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 209.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 209.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eval_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_448ns_448ns_448_2_1' to 'eval_4_isog_add_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_448ns_448ns_448_2_1' to 'eval_4_isog_sub_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_836ns_836ns_836_2_1' to 'eval_4_isog_sub_8pcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'eval_4_isog' is 8600 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_4ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_8pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 211.507 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_4ocq_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_8pcA_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 280.746 ; gain = 189.422
INFO: [VHDL 208-304] Generating VHDL RTL for eval_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for eval_4_isog.
INFO: [HLS 200-112] Total elapsed time: 40.245 seconds; peak allocated memory: 211.507 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.754 ; gain = 79.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.754 ; gain = 79.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.754 ; gain = 79.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:92) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:96) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 176.594 ; gain = 85.266
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:83) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:89) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:92) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:96) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 221.480 ; gain = 130.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 265.000 ; gain = 173.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eval_4_isog' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.921 seconds; current allocated memory: 213.994 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 214.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 215.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 215.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 215.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 215.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 215.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 215.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 215.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 215.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 215.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 216.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_64_1_1' to 'eval_4_isog_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64ns_64ns_128_5_1' to 'eval_4_isog_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64s_64s_64_5_1' to 'eval_4_isog_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_448_1_1' to 'eval_4_isog_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_451ns_451ns_451_2_1' to 'eval_4_isog_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_515ns_515ns_515_2_1' to 'eval_4_isog_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_579ns_579ns_579_2_1' to 'eval_4_isog_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_643ns_643ns_643_2_1' to 'eval_4_isog_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_707ns_707ns_707_2_1' to 'eval_4_isog_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_771ns_771ns_771_2_1' to 'eval_4_isog_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_835ns_835ns_835_2_1' to 'eval_4_isog_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 218.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 219.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_837ns_837s_837_2_1' to 'eval_4_isog_add_8mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 219.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 219.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_448ns_448ns_448_2_1' to 'eval_4_isog_add_4ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 219.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eval_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_448ns_448ns_448_2_1' to 'eval_4_isog_sub_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_836ns_836ns_836_2_1' to 'eval_4_isog_sub_8pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_4ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_8pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 221.271 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_4ocq_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_8pcA_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 290.238 ; gain = 198.910
INFO: [VHDL 208-304] Generating VHDL RTL for eval_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for eval_4_isog.
INFO: [HLS 200-112] Total elapsed time: 39.424 seconds; peak allocated memory: 221.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.574 ; gain = 73.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.574 ; gain = 73.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:163).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.574 ; gain = 73.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fpmul_mont.1' into 'fp2sqr_mont' (sikehls/fpx.cpp:165) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 176.859 ; gain = 79.500
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:98) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 220.375 ; gain = 123.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 265.496 ; gain = 168.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eval_4_isog' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.624 seconds; current allocated memory: 214.001 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 214.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 215.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 215.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 215.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 215.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 215.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 215.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 215.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 215.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 215.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 216.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_64_1_1' to 'eval_4_isog_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64ns_64ns_128_5_1' to 'eval_4_isog_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64s_64s_64_5_1' to 'eval_4_isog_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_448_1_1' to 'eval_4_isog_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_451ns_451ns_451_2_1' to 'eval_4_isog_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_515ns_515ns_515_2_1' to 'eval_4_isog_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_579ns_579ns_579_2_1' to 'eval_4_isog_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_643ns_643ns_643_2_1' to 'eval_4_isog_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_707ns_707ns_707_2_1' to 'eval_4_isog_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_771ns_771ns_771_2_1' to 'eval_4_isog_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_835ns_835ns_835_2_1' to 'eval_4_isog_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 218.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 218.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_837ns_837s_837_2_1' to 'eval_4_isog_add_8mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 219.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fpmul_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fpmul_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 219.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_448ns_448ns_448_2_1' to 'eval_4_isog_add_4ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 219.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eval_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_448ns_448ns_448_2_1' to 'eval_4_isog_sub_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_836ns_836ns_836_2_1' to 'eval_4_isog_sub_8pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_4ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_8pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 221.100 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_4ocq_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_8pcA_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 290.090 ; gain = 192.730
INFO: [VHDL 208-304] Generating VHDL RTL for eval_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for eval_4_isog.
INFO: [HLS 200-112] Total elapsed time: 38.737 seconds; peak allocated memory: 221.100 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 171.094 ; gain = 79.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 171.094 ; gain = 79.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:144).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:164).
WARNING: [XFORM 203-604] Allocation directive (sikehls/fpx.cpp:160) on function 'fpmul_mont'' (sikehls/fpx.cpp:83) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:167).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.094 ; gain = 79.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 176.391 ; gain = 85.102
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:98) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 220.156 ; gain = 128.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 255.434 ; gain = 164.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eval_4_isog' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.194 seconds; current allocated memory: 204.459 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 205.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 205.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 205.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 205.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 205.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 205.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 205.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 206.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 206.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_64_1_1' to 'eval_4_isog_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64ns_64ns_128_5_1' to 'eval_4_isog_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64s_64s_64_5_1' to 'eval_4_isog_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_448_1_1' to 'eval_4_isog_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_451ns_451ns_451_2_1' to 'eval_4_isog_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_515ns_515ns_515_2_1' to 'eval_4_isog_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_579ns_579ns_579_2_1' to 'eval_4_isog_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_643ns_643ns_643_2_1' to 'eval_4_isog_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_707ns_707ns_707_2_1' to 'eval_4_isog_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_771ns_771ns_771_2_1' to 'eval_4_isog_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_835ns_835ns_835_2_1' to 'eval_4_isog_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 208.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 209.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_837ns_837s_837_2_1' to 'eval_4_isog_add_8mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 209.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_448ns_448ns_448_2_1' to 'eval_4_isog_add_4ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 209.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eval_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_448ns_448ns_448_2_1' to 'eval_4_isog_sub_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_836ns_836ns_836_2_1' to 'eval_4_isog_sub_8pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_4ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_8pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 211.173 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_4ocq_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_8pcA_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 279.242 ; gain = 187.953
INFO: [VHDL 208-304] Generating VHDL RTL for eval_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for eval_4_isog.
INFO: [HLS 200-112] Total elapsed time: 39.821 seconds; peak allocated memory: 211.173 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 170.777 ; gain = 79.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 170.777 ; gain = 79.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'koa_mult_h1' into 'koa_mult' (sikehls/mult.cpp:472).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 170.777 ; gain = 79.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:470) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:74: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 181.305 ; gain = 89.953
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:72) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:81) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:111) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:120) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:294) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:303) in function 'bc_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:220) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:229) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:148) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:157) in function 'bc2_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:257) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:266) in function 'bc2_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (sikehls/mult.cpp:185) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (sikehls/mult.cpp:194) in function 'bc1_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:331) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:340) in function 'bc1_mult1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (sikehls/mult.cpp:368) in function 'bc1_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (sikehls/mult.cpp:377) in function 'bc1_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:105) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:288) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:289) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:214) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:215) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:252) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:324) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:325) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:326) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:361) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:362) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:363) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'koa_mult_h' into 'koa_mult' (sikehls/mult.cpp:470) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (sikehls/mult.cpp:74:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (sikehls/mult.cpp:113:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult1' (sikehls/mult.cpp:296:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (sikehls/mult.cpp:222:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult_1' (sikehls/mult.cpp:150:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc2_mult' (sikehls/mult.cpp:259:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult_1' (sikehls/mult.cpp:187:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult1' (sikehls/mult.cpp:333:28)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc1_mult' (sikehls/mult.cpp:370:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 228.453 ; gain = 137.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 320.555 ; gain = 229.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.924 seconds; current allocated memory: 268.187 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 268.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 268.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 269.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 269.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 269.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 270.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 270.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 270.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 271.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 271.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 271.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 271.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 271.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 272.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 272.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 272.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 273.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 273.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 273.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 274.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 274.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_16_1_1' to 'koa_mult_mux_73_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_mul_mul_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 275.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 276.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_mux_73_17_1_1' to 'koa_mult_mux_73_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_mul_mul_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 277.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 278.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult1'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 278.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc1_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc1_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 279.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_448ns_448s_448_2_1' to 'koa_mult_add_448nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_448nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h_1'.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 280.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 281.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc2_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc2_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 281.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mul_mul_eOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_mux_73_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 282.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_339ns_339s_339_2_1' to 'koa_mult_add_339ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_342ns_342s_342_2_1' to 'koa_mult_add_342nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_448s_448ns_448_2_1' to 'koa_mult_add_448sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_450s_450ns_450_2_1' to 'koa_mult_add_450sjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_sub_451ns_451ns_451_2_1' to 'koa_mult_sub_451nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_add_896ns_896s_896_2_1' to 'koa_mult_add_896nlbW' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_339ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_342nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_448sibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_450sjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_add_896nlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_sub_451nkbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 283.563 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_448nfYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_339ng8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_342nhbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_448sibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_450sjbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_sub_451nkbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_add_896nlbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 361.836 ; gain = 270.484
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult.
INFO: [HLS 200-112] Total elapsed time: 59.069 seconds; peak allocated memory: 283.563 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.828 ; gain = 80.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.828 ; gain = 80.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:144).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:164).
WARNING: [XFORM 203-604] Allocation directive (sikehls/fpx.cpp:160) on function 'fpmul_mont'' (sikehls/fpx.cpp:83) will be discarded since the function is inlined.
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:167).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'fp2sqr_mont' (sikehls/fpx.cpp:166).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.828 ; gain = 80.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 176.469 ; gain = 85.715
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 't0.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 't1.V' (sikehls/ec_isogeny.cpp:84) automatically.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'mp2_add.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:86) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:87) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.3' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2.2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:93) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:94) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2sqr_mont.1' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:95) automatically.
INFO: [XFORM 203-602] Inlining function 'mp2_sub_p2' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:97) automatically.
INFO: [XFORM 203-602] Inlining function 'fp2mul_mont' into 'eval_4_isog' (sikehls/ec_isogeny.cpp:98) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 220.816 ; gain = 130.062
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 255.965 ; gain = 165.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'eval_4_isog' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.164 seconds; current allocated memory: 204.459 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 205.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 205.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 205.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 205.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 205.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 205.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.051 seconds; current allocated memory: 205.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 206.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 206.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_64_1_1' to 'eval_4_isog_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64ns_64ns_128_5_1' to 'eval_4_isog_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mul_64s_64s_64_5_1' to 'eval_4_isog_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_mux_73_448_1_1' to 'eval_4_isog_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_451ns_451ns_451_2_1' to 'eval_4_isog_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_515ns_515ns_515_2_1' to 'eval_4_isog_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_579ns_579ns_579_2_1' to 'eval_4_isog_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_643ns_643ns_643_2_1' to 'eval_4_isog_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_707ns_707ns_707_2_1' to 'eval_4_isog_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_771ns_771ns_771_2_1' to 'eval_4_isog_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_835ns_835ns_835_2_1' to 'eval_4_isog_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 208.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 209.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_837ns_837s_837_2_1' to 'eval_4_isog_add_8mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_8mb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 209.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp2_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_add_448ns_448ns_448_2_1' to 'eval_4_isog_add_4ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp2_add'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 209.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'eval_4_isog' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'eval_4_isog/coeff_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'eval_4_isog' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_448ns_448ns_448_2_1' to 'eval_4_isog_sub_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'eval_4_isog_sub_836ns_836ns_836_2_1' to 'eval_4_isog_sub_8pcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_add_4ncg': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_4ocq': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'eval_4_isog_sub_8pcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'eval_4_isog'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 211.173 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'eval_4_isog_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8lbW_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_8mb6_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_add_4ncg_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_4ocq_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'eval_4_isog_sub_8pcA_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 279.949 ; gain = 189.195
INFO: [VHDL 208-304] Generating VHDL RTL for eval_4_isog.
INFO: [VLOG 209-307] Generating Verilog RTL for eval_4_isog.
INFO: [HLS 200-112] Total elapsed time: 41.1 seconds; peak allocated memory: 211.173 MB.
