// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of outValue1_i
//        bit 31~0 - outValue1_i[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of outValue1_o
//        bit 31~0 - outValue1_o[31:0] (Read)
// 0x1c : Control signal of outValue1_o
//        bit 0  - outValue1_o_ap_vld (Read/COR)
//        others - reserved
// 0x20 : Data signal of outValue2_i
//        bit 31~0 - outValue2_i[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of outValue2_o
//        bit 31~0 - outValue2_o[31:0] (Read)
// 0x2c : Control signal of outValue2_o
//        bit 0  - outValue2_o_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIICCOMM_AXILITES_ADDR_AP_CTRL          0x00
#define XIICCOMM_AXILITES_ADDR_GIE              0x04
#define XIICCOMM_AXILITES_ADDR_IER              0x08
#define XIICCOMM_AXILITES_ADDR_ISR              0x0c
#define XIICCOMM_AXILITES_ADDR_OUTVALUE1_I_DATA 0x10
#define XIICCOMM_AXILITES_BITS_OUTVALUE1_I_DATA 32
#define XIICCOMM_AXILITES_ADDR_OUTVALUE1_O_DATA 0x18
#define XIICCOMM_AXILITES_BITS_OUTVALUE1_O_DATA 32
#define XIICCOMM_AXILITES_ADDR_OUTVALUE1_O_CTRL 0x1c
#define XIICCOMM_AXILITES_ADDR_OUTVALUE2_I_DATA 0x20
#define XIICCOMM_AXILITES_BITS_OUTVALUE2_I_DATA 32
#define XIICCOMM_AXILITES_ADDR_OUTVALUE2_O_DATA 0x28
#define XIICCOMM_AXILITES_BITS_OUTVALUE2_O_DATA 32
#define XIICCOMM_AXILITES_ADDR_OUTVALUE2_O_CTRL 0x2c

