// Seed: 1354339723
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri0 id_18,
    output uwire id_19,
    input tri0 id_20,
    output wor id_21,
    input tri1 id_22
);
endmodule
module module_1 (
    input  logic id_0,
    input  tri0  id_1,
    output logic id_2,
    input  wire  id_3,
    output tri0  id_4
);
  always id_2 <= 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_4,
      id_4,
      id_3,
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_3
  );
  assign modCall_1.id_18 = 0;
  assign id_2 = id_0;
  wire id_6;
  wire id_7;
endmodule
