[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15040       tick       2762028       1182480       1130777       2762028 
      2  15040       tick       5207041       2365618       2345076       5207041 
      3  15040       tick       5194010       2358605       2339626       5194010 
      4  15040       tick       5196612       2360199       2341499       5196612 
      5  15040       tick       5200896       2360919       2344775       5200896 
      6  15040       tick       5181338       2357511       2340050       5181338 
      7  15040       tick       5201546       2361557       2345471       5201546 
      8  15040       tick       5199784       2360854       2341579       5199784 
      9  15040       tick       5197758       2359116       2339980       5197758 
     10  15040       tick       5188787       2358792       2335663       5188787 
     11  15040       tick       5189609       2357337       2338740       5189609 
     12  15040       tick       5192740       2360032       2340136       5192740 
     13  15040       tick       5184985       2357789       2337739       5184985 
     14  15040       tick       5182868       2357265       2337526       5182868 
     15  15040       tick       5199368       2359963       2344204       5199368 
     16  15040       tick       5195317       2360346       2344195       5195317 
     17  15040       tick       5194004       2360404       2344650       5194004 
     18  15040       tick       5189496       2359579       2340585       5189496 
     19  15040       tick       5179789       2355625       2333305       5179789 
     20  15040       exit       3176103       1442292       1431630       3176103 
