<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonBitSimplify.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonBitSimplify.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonBitSimplify_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonBitSimplify.cpp ---------------------------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitTracker_8h.html">BitTracker.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonBitTracker_8h.html">HexagonBitTracker.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GraphTraits_8h.html">llvm/ADT/GraphTraits.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DebugLoc_8h.html">llvm/IR/DebugLoc.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="HexagonBitSimplify_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   47</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;hexbit&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonBitSimplify_8cpp.html#ace4e9b04ea99e1c32540535b538c8b49">PreserveTiedOps</a>(<span class="stringliteral">&quot;hexbit-keep-tied&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Preserve subregisters in tied operands&quot;</span>));</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonBitSimplify_8cpp.html#af4093a5e3fb6395c71604650b7ff4712">GenExtract</a>(<span class="stringliteral">&quot;hexbit-extract&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Generate extract instructions&quot;</span>));</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="HexagonBitSimplify_8cpp.html#ae6bb83d2243f2263ace3eeef15cdcf79">GenBitSplit</a>(<span class="stringliteral">&quot;hexbit-bitsplit&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Generate bitsplit instructions&quot;</span>));</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="HexagonBitSimplify_8cpp.html#a800ccf55536a27ea79b9f8277b7333d1">MaxExtract</a>(<span class="stringliteral">&quot;hexbit-max-extract&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>()));</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="HexagonBitSimplify_8cpp.html#aef131584eb18dc0d5ec0fbfc97713231">   60</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="HexagonBitSimplify_8cpp.html#aef131584eb18dc0d5ec0fbfc97713231">CountExtract</a> = 0;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="HexagonBitSimplify_8cpp.html#a4de986979a34f02a7220ff978c3524e7">MaxBitSplit</a>(<span class="stringliteral">&quot;hexbit-max-bitsplit&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>()));</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="HexagonBitSimplify_8cpp.html#a18580f7a905a840a72999a1f4c3598b7">   63</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="HexagonBitSimplify_8cpp.html#a18580f7a905a840a72999a1f4c3598b7">CountBitSplit</a> = 0;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a654e57c879ed4be177789182dccda5fd">initializeHexagonBitSimplifyPass</a>(<a class="code" href="classllvm_1_1PassRegistry.html">PassRegistry</a>&amp; <a class="code" href="classllvm_1_1Registry.html">Registry</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a410406a77809776562d3ee8932840a89">createHexagonBitSimplify</a>();</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// Set of virtual registers, based on BitVector.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keyword">struct </span><a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> : <span class="keyword">private</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>(<span class="keywordtype">unsigned</span> s, <span class="keywordtype">bool</span> t = <span class="keyword">false</span>) : <a class="code" href="classllvm_1_1BitVector.html">BitVector</a>(s, t) {}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;RS) = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">BitVector::clear</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keyword">using</span> <a class="code" href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">BitVector::count</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordtype">unsigned</span> find_first()<span class="keyword"> const </span>{</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordtype">int</span> First = <a class="code" href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">BitVector::find_first</a>();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keywordflow">if</span> (First &lt; 0)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> x2v(First);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordtype">unsigned</span> find_next(<span class="keywordtype">unsigned</span> Prev)<span class="keyword"> const </span>{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      <span class="keywordtype">int</span> Next = <a class="code" href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">BitVector::find_next</a>(v2x(Prev));</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      <span class="keywordflow">if</span> (Next &lt; 0)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="keywordflow">return</span> x2v(Next);</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;insert(<span class="keywordtype">unsigned</span> R) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordtype">unsigned</span> Idx = v2x(R);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      ensure(Idx);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">BitVector::set</a>(Idx));</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;<span class="keyword">remove</span>(<span class="keywordtype">unsigned</span> R) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <span class="keywordtype">unsigned</span> Idx = v2x(R);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordflow">if</span> (Idx &gt;= <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>())</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        <span class="keywordflow">return</span> *<span class="keyword">this</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">BitVector::reset</a>(Idx));</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;insert(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Rs) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1BitVector.html#aa2d73e73e8deeb5a654e20d83a664126">BitVector::operator|=</a>(Rs));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;<span class="keyword">remove</span>(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Rs) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">BitVector::reset</a>(Rs));</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    reference operator[](<span class="keywordtype">unsigned</span> R) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordtype">unsigned</span> Idx = v2x(R);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      ensure(Idx);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1BitVector.html#aff34ed187f7b78f420f6e9c2f487b057">BitVector::operator[]</a>(Idx);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keywordtype">bool</span> operator[](<span class="keywordtype">unsigned</span> R)<span class="keyword"> const </span>{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <span class="keywordtype">unsigned</span> Idx = v2x(R);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &lt; <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>());</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1BitVector.html#aff34ed187f7b78f420f6e9c2f487b057">BitVector::operator[]</a>(Idx);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">bool</span> has(<span class="keywordtype">unsigned</span> R)<span class="keyword"> const </span>{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordtype">unsigned</span> Idx = v2x(R);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="keywordflow">if</span> (Idx &gt;= <a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>())</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">BitVector::test</a>(Idx);</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">BitVector::any</a>();</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordtype">bool</span> includes(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Rs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      <span class="comment">// A.BitVector::test(B)  &lt;=&gt;  A-B != {}</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <span class="keywordflow">return</span> !Rs.BitVector::test(*<span class="keyword">this</span>);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordtype">bool</span> intersects(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Rs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">BitVector::anyCommon</a>(Rs);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordtype">void</span> ensure(<span class="keywordtype">unsigned</span> Idx) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>() &lt;= Idx)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        resize(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Idx+1, 32U));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> v2x(<span class="keywordtype">unsigned</span> v) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(v);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    }</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">unsigned</span> x2v(<span class="keywordtype">unsigned</span> x) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(x);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    }</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  };</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">struct </span>PrintRegSet {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    PrintRegSet(<span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;S, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *RI)</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      : RS(S), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(RI) {}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">friend</span> <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          <span class="keyword">const</span> PrintRegSet &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;RS;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  };</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> PrintRegSet &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">operator&lt;&lt; </a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keyword">const</span> PrintRegSet &amp;P) {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    OS &lt;&lt; <span class="charliteral">&#39;{&#39;</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> R = P.RS.find_first(); R; R = P.RS.find_next(R))</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(R, P.TRI);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    OS &lt;&lt; <span class="stringliteral">&quot; }&quot;</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> OS;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keyword">class </span>Transformation;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">class </span>HexagonBitSimplify : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    HexagonBitSimplify() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> getPassName()<span class="keyword"> const override </span>{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;Hexagon bit simplification&quot;</span>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> getInstrDefs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Defs);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">void</span> getInstrUses(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Uses);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a0f0d66fa63bebb53ddd51f1cc4def0f8">isEqual</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC1, <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classB1.html">B1</a>,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC2, <a class="code" href="classuint16__t.html">uint16_t</a> B2, <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">isZero</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="classuint16__t.html">uint16_t</a> W);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> getConst(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <a class="code" href="classuint16__t.html">uint16_t</a> B,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <a class="code" href="classuint16__t.html">uint16_t</a> W, uint64_t &amp;U);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> replaceReg(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> NewR,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> getSubregMask(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RR,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        <span class="keywordtype">unsigned</span> &amp;Begin, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> replaceRegWithSub(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> NewR,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="keywordtype">unsigned</span> NewSR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> replaceSubWithSub(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> OldSR,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="keywordtype">unsigned</span> NewR, <span class="keywordtype">unsigned</span> NewSR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> parseRegSequence(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;SL, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;SH,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> getUsedBitsInStore(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <a class="code" href="classuint16__t.html">uint16_t</a> Begin);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> getUsedBits(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> OpN, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        <a class="code" href="classuint16__t.html">uint16_t</a> Begin, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *getFinalVRegClass(</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> isTransparentCopy(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RD,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RS, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keywordtype">bool</span> visitBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, Transformation &amp;<a class="code" href="classT.html">T</a>, <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> hasTiedUse(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordtype">unsigned</span> NewSub = Hexagon::NoSubRegister);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  };</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">using</span> HBS = HexagonBitSimplify;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// The purpose of this class is to provide a common facility to traverse</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// the function top-down or bottom-up via the dominator tree, and keep</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// track of the available registers.</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keyword">class </span>Transformation {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordtype">bool</span> TopDown;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    Transformation(<span class="keywordtype">bool</span> TD) : TopDown(TD) {}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keyword">virtual</span> ~Transformation() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) = 0;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  };</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">HexagonBitSimplify::ID</a> = 0;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<a class="code" href="HexagonBitSimplify_8cpp.html#ad1b90f235bd43ec479634ac89c9bb85a">INITIALIZE_PASS_BEGIN</a>(HexagonBitSimplify, <span class="stringliteral">&quot;hexagon-bit-simplify&quot;</span>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="stringliteral">&quot;Hexagon bit simplification&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>)</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="HexagonBitSimplify_8cpp.html#aa56209f617200c772b32fea2947178a7">  261</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(HexagonBitSimplify, &quot;hexagon-bit-<a class="code" href="HexagonBitSimplify_8cpp.html#aa56209f617200c772b32fea2947178a7">simplify</a>&quot;,</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      &quot;Hexagon bit <a class="code" href="HexagonBitSimplify_8cpp.html#a6b8ff89d1b6bc38b02fb1182b1f7291e">simplification</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::visitBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Transformation &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">if</span> (T.TopDown)</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    Changed = T.processBlock(B, AVs);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : B)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    getInstrDefs(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Defs);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> NewAVs = AVs;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  NewAVs.insert(Defs);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *DTN : children&lt;MachineDomTreeNode*&gt;(MDT-&gt;getNode(&amp;B)))</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    Changed |= visitBlock(*(DTN-&gt;getBlock()), T, NewAVs);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> (!T.TopDown)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    Changed |= T.processBlock(B, AVs);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;}</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// Utility functions:</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keywordtype">void</span> HexagonBitSimplify::getInstrDefs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Defs) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(R))</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    Defs.insert(R);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="keywordtype">void</span> HexagonBitSimplify::getInstrUses(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;Uses) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isUse())</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> R = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(R))</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    Uses.insert(R);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  }</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// Check if all the bits in range [B, E) in both cells are equal.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HexagonBitSimplify::isEqual</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC1,</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="classB1.html">B1</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC2, <a class="code" href="classuint16__t.html">uint16_t</a> B2,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = 0; i &lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// If RC1[i] is &quot;bottom&quot;, it cannot be proven equal to RC2[i].</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">if</span> (RC1[B1+i].<a class="code" href="classllvm_1_1Type.html">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a> &amp;&amp; RC1[B1+i].RefI.Reg == 0)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Same for RC2[i].</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">if</span> (RC2[B2+i].<a class="code" href="classllvm_1_1Type.html">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a> &amp;&amp; RC2[B2+i].RefI.Reg == 0)</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (RC1[B1+i] != RC2[B2+i])</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">HexagonBitSimplify::isZero</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classuint16__t.html">uint16_t</a> W) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(B &lt; RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>() &amp;&amp; B+W &lt;= RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = B; i &lt; B+<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordflow">if</span> (!RC[i].is(0))</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::getConst(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="classuint16__t.html">uint16_t</a> B, <a class="code" href="classuint16__t.html">uint16_t</a> W, uint64_t &amp;U) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(B &lt; RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>() &amp;&amp; B+W &lt;= RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  int64_t <a class="code" href="classT.html">T</a> = 0;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> i = B+W; i &gt; <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>; --i) {</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;BV = RC[i-1];</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    T &lt;&lt;= 1;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">if</span> (BV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      T |= 1;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!BV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0))</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  U = <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;}</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::replaceReg(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> NewR,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(OldR) || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewR))</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keyword">auto</span> Begin = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(OldR), End = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  decltype(End) NextI;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Begin; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != End; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NextI) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    NextI = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setReg(NewR);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  }</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">return</span> Begin != End;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::replaceRegWithSub(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> NewR,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="keywordtype">unsigned</span> NewSR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(OldR) || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewR))</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">if</span> (hasTiedUse(OldR, MRI, NewSR))</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keyword">auto</span> Begin = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(OldR), End = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  decltype(End) NextI;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Begin; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != End; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NextI) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    NextI = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setReg(NewR);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setSubReg(NewSR);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">return</span> Begin != End;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;}</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::replaceSubWithSub(<span class="keywordtype">unsigned</span> OldR, <span class="keywordtype">unsigned</span> OldSR,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;      <span class="keywordtype">unsigned</span> NewR, <span class="keywordtype">unsigned</span> NewSR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(OldR) || !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(NewR))</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">if</span> (OldSR != NewSR &amp;&amp; hasTiedUse(OldR, MRI, NewSR))</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">auto</span> Begin = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(OldR), End = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  decltype(End) NextI;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Begin; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != End; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NextI) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    NextI = std::next(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getSubReg() != OldSR)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setReg(NewR);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setSubReg(NewSR);</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">return</span> Begin != End;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// For a register ref (pair Reg:Sub), set Begin to the position of the LSB</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// of Sub in Reg, and set Width to the size of Sub in bits. Return true,</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// if this succeeded, otherwise return false.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::getSubregMask(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RR,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="keywordtype">unsigned</span> &amp;Begin, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">if</span> (RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == 0) {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    Begin = 0;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    Width = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  Begin = 0;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">case</span> Hexagon::DoubleRegsRegClassID:</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxWRRegClassID:</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      Width = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) / 2;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">if</span> (RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == Hexagon::isub_hi || RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == Hexagon::vsub_hi)</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        Begin = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;}</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// For a REG_SEQUENCE, set SL to the low subregister and SH to the high</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">// subregister.</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::parseRegSequence(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;SL, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;SH,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::REG_SEQUENCE);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordtype">unsigned</span> Sub1 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>(), Sub2 = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">auto</span> &amp;DstRC = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">auto</span> &amp;HRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a>&amp;<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                  *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">unsigned</span> SubLo = HRI.<a class="code" href="classllvm_1_1HexagonRegisterInfo.html#a8528b1c4543692486b82ac9012c1617b">getHexagonSubRegIndex</a>(DstRC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordtype">unsigned</span> SubHi = HRI.getHexagonSubRegIndex(DstRC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Sub1 == SubLo &amp;&amp; Sub2 == SubHi) || (Sub1 == SubHi &amp;&amp; Sub2 == SubLo));</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">if</span> (Sub1 == SubLo &amp;&amp; Sub2 == SubHi) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    SL = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    SH = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">if</span> (Sub1 == SubHi &amp;&amp; Sub2 == SubLo) {</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    SH = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    SL = I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;}</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// All stores (except 64-bit stores) take a 32-bit register as the source</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// of the value to be stored. If the instruction stores into a location</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">// that is shorter than 32 bits, some bits of the source register are not</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">// used. For each store instruction, calculate the set of used bits in</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">// the source register, and set appropriate bits in Bits. Return true if</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">// the bits are calculated, false otherwise.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::getUsedBitsInStore(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;      <a class="code" href="classuint16__t.html">uint16_t</a> Begin) {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">// Store byte</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="keywordflow">case</span> S2_storerb_io:           <span class="comment">// memb(Rs32+#s11:0)=Rt32</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_io:        <span class="comment">// memb(Rs32+#s11:0)=Nt8.new</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbt_io:         <span class="comment">// if (Pv4) memb(Rs32+#u6:0)=Rt32</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbf_io:         <span class="comment">// if (!Pv4) memb(Rs32+#u6:0)=Rt32</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbtnew_io:      <span class="comment">// if (Pv4.new) memb(Rs32+#u6:0)=Rt32</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbfnew_io:      <span class="comment">// if (!Pv4.new) memb(Rs32+#u6:0)=Rt32</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewt_io:      <span class="comment">// if (Pv4) memb(Rs32+#u6:0)=Nt8.new</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewf_io:      <span class="comment">// if (!Pv4) memb(Rs32+#u6:0)=Nt8.new</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewtnew_io:   <span class="comment">// if (Pv4.new) memb(Rs32+#u6:0)=Nt8.new</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewfnew_io:   <span class="comment">// if (!Pv4.new) memb(Rs32+#u6:0)=Nt8.new</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">case</span> S2_storerb_pi:           <span class="comment">// memb(Rx32++#s4:0)=Rt32</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_pi:        <span class="comment">// memb(Rx32++#s4:0)=Nt8.new</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbt_pi:         <span class="comment">// if (Pv4) memb(Rx32++#s4:0)=Rt32</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbf_pi:         <span class="comment">// if (!Pv4) memb(Rx32++#s4:0)=Rt32</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbtnew_pi:      <span class="comment">// if (Pv4.new) memb(Rx32++#s4:0)=Rt32</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbfnew_pi:      <span class="comment">// if (!Pv4.new) memb(Rx32++#s4:0)=Rt32</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewt_pi:      <span class="comment">// if (Pv4) memb(Rx32++#s4:0)=Nt8.new</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewf_pi:      <span class="comment">// if (!Pv4) memb(Rx32++#s4:0)=Nt8.new</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewtnew_pi:   <span class="comment">// if (Pv4.new) memb(Rx32++#s4:0)=Nt8.new</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">case</span> S2_pstorerbnewfnew_pi:   <span class="comment">// if (!Pv4.new) memb(Rx32++#s4:0)=Nt8.new</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordflow">case</span> S4_storerb_ap:           <span class="comment">// memb(Re32=#U6)=Rt32</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="keywordflow">case</span> S4_storerbnew_ap:        <span class="comment">// memb(Re32=#U6)=Nt8.new</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">case</span> S2_storerb_pr:           <span class="comment">// memb(Rx32++Mu2)=Rt32</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_pr:        <span class="comment">// memb(Rx32++Mu2)=Nt8.new</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">case</span> S4_storerb_ur:           <span class="comment">// memb(Ru32&lt;&lt;#u2+#U6)=Rt32</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">case</span> S4_storerbnew_ur:        <span class="comment">// memb(Ru32&lt;&lt;#u2+#U6)=Nt8.new</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">case</span> S2_storerb_pbr:          <span class="comment">// memb(Rx32++Mu2:brev)=Rt32</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_pbr:       <span class="comment">// memb(Rx32++Mu2:brev)=Nt8.new</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="keywordflow">case</span> S2_storerb_pci:          <span class="comment">// memb(Rx32++#s4:0:circ(Mu2))=Rt32</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_pci:       <span class="comment">// memb(Rx32++#s4:0:circ(Mu2))=Nt8.new</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">case</span> S2_storerb_pcr:          <span class="comment">// memb(Rx32++I:circ(Mu2))=Rt32</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">case</span> S2_storerbnew_pcr:       <span class="comment">// memb(Rx32++I:circ(Mu2))=Nt8.new</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">case</span> S4_storerb_rr:           <span class="comment">// memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keywordflow">case</span> S4_storerbnew_rr:        <span class="comment">// memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbt_rr:         <span class="comment">// if (Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbf_rr:         <span class="comment">// if (!Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbtnew_rr:      <span class="comment">// if (Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbfnew_rr:      <span class="comment">// if (!Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewt_rr:      <span class="comment">// if (Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewf_rr:      <span class="comment">// if (!Pv4) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewtnew_rr:   <span class="comment">// if (Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewfnew_rr:   <span class="comment">// if (!Pv4.new) memb(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">case</span> S2_storerbgp:            <span class="comment">// memb(gp+#u16:0)=Rt32</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">case</span> S2_storerbnewgp:         <span class="comment">// memb(gp+#u16:0)=Nt8.new</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbt_abs:        <span class="comment">// if (Pv4) memb(#u6)=Rt32</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbf_abs:        <span class="comment">// if (!Pv4) memb(#u6)=Rt32</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbtnew_abs:     <span class="comment">// if (Pv4.new) memb(#u6)=Rt32</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbfnew_abs:     <span class="comment">// if (!Pv4.new) memb(#u6)=Rt32</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewt_abs:     <span class="comment">// if (Pv4) memb(#u6)=Nt8.new</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewf_abs:     <span class="comment">// if (!Pv4) memb(#u6)=Nt8.new</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewtnew_abs:  <span class="comment">// if (Pv4.new) memb(#u6)=Nt8.new</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">case</span> S4_pstorerbnewfnew_abs:  <span class="comment">// if (!Pv4.new) memb(#u6)=Nt8.new</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+8);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="comment">// Store low half</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">case</span> S2_storerh_io:           <span class="comment">// memh(Rs32+#s11:1)=Rt32</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_io:        <span class="comment">// memh(Rs32+#s11:1)=Nt8.new</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">case</span> S2_pstorerht_io:         <span class="comment">// if (Pv4) memh(Rs32+#u6:1)=Rt32</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhf_io:         <span class="comment">// if (!Pv4) memh(Rs32+#u6:1)=Rt32</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhtnew_io:      <span class="comment">// if (Pv4.new) memh(Rs32+#u6:1)=Rt32</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhfnew_io:      <span class="comment">// if (!Pv4.new) memh(Rs32+#u6:1)=Rt32</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewt_io:      <span class="comment">// if (Pv4) memh(Rs32+#u6:1)=Nt8.new</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewf_io:      <span class="comment">// if (!Pv4) memh(Rs32+#u6:1)=Nt8.new</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewtnew_io:   <span class="comment">// if (Pv4.new) memh(Rs32+#u6:1)=Nt8.new</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewfnew_io:   <span class="comment">// if (!Pv4.new) memh(Rs32+#u6:1)=Nt8.new</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">case</span> S2_storerh_pi:           <span class="comment">// memh(Rx32++#s4:1)=Rt32</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_pi:        <span class="comment">// memh(Rx32++#s4:1)=Nt8.new</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">case</span> S2_pstorerht_pi:         <span class="comment">// if (Pv4) memh(Rx32++#s4:1)=Rt32</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhf_pi:         <span class="comment">// if (!Pv4) memh(Rx32++#s4:1)=Rt32</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhtnew_pi:      <span class="comment">// if (Pv4.new) memh(Rx32++#s4:1)=Rt32</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhfnew_pi:      <span class="comment">// if (!Pv4.new) memh(Rx32++#s4:1)=Rt32</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewt_pi:      <span class="comment">// if (Pv4) memh(Rx32++#s4:1)=Nt8.new</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewf_pi:      <span class="comment">// if (!Pv4) memh(Rx32++#s4:1)=Nt8.new</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewtnew_pi:   <span class="comment">// if (Pv4.new) memh(Rx32++#s4:1)=Nt8.new</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">case</span> S2_pstorerhnewfnew_pi:   <span class="comment">// if (!Pv4.new) memh(Rx32++#s4:1)=Nt8.new</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">case</span> S4_storerh_ap:           <span class="comment">// memh(Re32=#U6)=Rt32</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">case</span> S4_storerhnew_ap:        <span class="comment">// memh(Re32=#U6)=Nt8.new</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">case</span> S2_storerh_pr:           <span class="comment">// memh(Rx32++Mu2)=Rt32</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_pr:        <span class="comment">// memh(Rx32++Mu2)=Nt8.new</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">case</span> S4_storerh_ur:           <span class="comment">// memh(Ru32&lt;&lt;#u2+#U6)=Rt32</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">case</span> S4_storerhnew_ur:        <span class="comment">// memh(Ru32&lt;&lt;#u2+#U6)=Nt8.new</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">case</span> S2_storerh_pbr:          <span class="comment">// memh(Rx32++Mu2:brev)=Rt32</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_pbr:       <span class="comment">// memh(Rx32++Mu2:brev)=Nt8.new</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">case</span> S2_storerh_pci:          <span class="comment">// memh(Rx32++#s4:1:circ(Mu2))=Rt32</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_pci:       <span class="comment">// memh(Rx32++#s4:1:circ(Mu2))=Nt8.new</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">case</span> S2_storerh_pcr:          <span class="comment">// memh(Rx32++I:circ(Mu2))=Rt32</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">case</span> S2_storerhnew_pcr:       <span class="comment">// memh(Rx32++I:circ(Mu2))=Nt8.new</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">case</span> S4_storerh_rr:           <span class="comment">// memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="keywordflow">case</span> S4_pstorerht_rr:         <span class="comment">// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhf_rr:         <span class="comment">// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhtnew_rr:      <span class="comment">// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhfnew_rr:      <span class="comment">// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt32</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">case</span> S4_storerhnew_rr:        <span class="comment">// memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewt_rr:      <span class="comment">// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewf_rr:      <span class="comment">// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewtnew_rr:   <span class="comment">// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewfnew_rr:   <span class="comment">// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Nt8.new</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">case</span> S2_storerhgp:            <span class="comment">// memh(gp+#u16:1)=Rt32</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">case</span> S2_storerhnewgp:         <span class="comment">// memh(gp+#u16:1)=Nt8.new</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">case</span> S4_pstorerht_abs:        <span class="comment">// if (Pv4) memh(#u6)=Rt32</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhf_abs:        <span class="comment">// if (!Pv4) memh(#u6)=Rt32</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhtnew_abs:     <span class="comment">// if (Pv4.new) memh(#u6)=Rt32</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhfnew_abs:     <span class="comment">// if (!Pv4.new) memh(#u6)=Rt32</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewt_abs:     <span class="comment">// if (Pv4) memh(#u6)=Nt8.new</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewf_abs:     <span class="comment">// if (!Pv4) memh(#u6)=Nt8.new</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewtnew_abs:  <span class="comment">// if (Pv4.new) memh(#u6)=Nt8.new</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="keywordflow">case</span> S4_pstorerhnewfnew_abs:  <span class="comment">// if (!Pv4.new) memh(#u6)=Nt8.new</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+16);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="comment">// Store high half</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">case</span> S2_storerf_io:           <span class="comment">// memh(Rs32+#s11:1)=Rt.H32</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">case</span> S2_pstorerft_io:         <span class="comment">// if (Pv4) memh(Rs32+#u6:1)=Rt.H32</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">case</span> S2_pstorerff_io:         <span class="comment">// if (!Pv4) memh(Rs32+#u6:1)=Rt.H32</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">case</span> S4_pstorerftnew_io:      <span class="comment">// if (Pv4.new) memh(Rs32+#u6:1)=Rt.H32</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">case</span> S4_pstorerffnew_io:      <span class="comment">// if (!Pv4.new) memh(Rs32+#u6:1)=Rt.H32</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">case</span> S2_storerf_pi:           <span class="comment">// memh(Rx32++#s4:1)=Rt.H32</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">case</span> S2_pstorerft_pi:         <span class="comment">// if (Pv4) memh(Rx32++#s4:1)=Rt.H32</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">case</span> S2_pstorerff_pi:         <span class="comment">// if (!Pv4) memh(Rx32++#s4:1)=Rt.H32</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">case</span> S2_pstorerftnew_pi:      <span class="comment">// if (Pv4.new) memh(Rx32++#s4:1)=Rt.H32</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">case</span> S2_pstorerffnew_pi:      <span class="comment">// if (!Pv4.new) memh(Rx32++#s4:1)=Rt.H32</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">case</span> S4_storerf_ap:           <span class="comment">// memh(Re32=#U6)=Rt.H32</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">case</span> S2_storerf_pr:           <span class="comment">// memh(Rx32++Mu2)=Rt.H32</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">case</span> S4_storerf_ur:           <span class="comment">// memh(Ru32&lt;&lt;#u2+#U6)=Rt.H32</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">case</span> S2_storerf_pbr:          <span class="comment">// memh(Rx32++Mu2:brev)=Rt.H32</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">case</span> S2_storerf_pci:          <span class="comment">// memh(Rx32++#s4:1:circ(Mu2))=Rt.H32</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">case</span> S2_storerf_pcr:          <span class="comment">// memh(Rx32++I:circ(Mu2))=Rt.H32</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">case</span> S4_storerf_rr:           <span class="comment">// memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">case</span> S4_pstorerft_rr:         <span class="comment">// if (Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">case</span> S4_pstorerff_rr:         <span class="comment">// if (!Pv4) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordflow">case</span> S4_pstorerftnew_rr:      <span class="comment">// if (Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="keywordflow">case</span> S4_pstorerffnew_rr:      <span class="comment">// if (!Pv4.new) memh(Rs32+Ru32&lt;&lt;#u2)=Rt.H32</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">case</span> S2_storerfgp:            <span class="comment">// memh(gp+#u16:1)=Rt.H32</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">case</span> S4_pstorerft_abs:        <span class="comment">// if (Pv4) memh(#u6)=Rt.H32</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordflow">case</span> S4_pstorerff_abs:        <span class="comment">// if (!Pv4) memh(#u6)=Rt.H32</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordflow">case</span> S4_pstorerftnew_abs:     <span class="comment">// if (Pv4.new) memh(#u6)=Rt.H32</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">case</span> S4_pstorerffnew_abs:     <span class="comment">// if (!Pv4.new) memh(#u6)=Rt.H32</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;      Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin+16, Begin+32);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// For an instruction with opcode Opc, calculate the set of bits that it</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// uses in a register in operand OpN. This only calculates the set of used</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">// bits for cases where it does not depend on any operands (as is the case</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">// in shifts, for example). For concrete instructions from a program, the</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">// operand may be a subregister of a larger register, while Bits would</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">// correspond to the larger register in its entirety. Because of that,</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// the parameter Begin can be used to indicate which bit of Bits should be</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">// considered the LSB of the operand.</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::getUsedBits(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> OpN,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits, <a class="code" href="classuint16__t.html">uint16_t</a> Begin, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII) {</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a> = HII.get(Opc);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">if</span> (D.<a class="code" href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">mayStore</a>()) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (OpN == D.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()-1)</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">return</span> getUsedBitsInStore(Opc, Bits, Begin);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  }</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="comment">// One register source. Used bits: R1[0-7].</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">case</span> A2_sxtb:</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">case</span> A2_zxtb:</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">case</span> A4_cmpbeqi:</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">case</span> A4_cmpbgti:</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">case</span> A4_cmpbgtui:</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+8);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">// One register source. Used bits: R1[0-15].</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">case</span> A2_aslh:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">case</span> A2_sxth:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    <span class="keywordflow">case</span> A2_zxth:</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">case</span> A4_cmpheqi:</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">case</span> A4_cmphgti:</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">case</span> A4_cmphgtui:</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+16);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;      }</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="comment">// One register source. Used bits: R1[16-31].</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">case</span> A2_asrh:</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin+16, Begin+32);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      }</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">// Two register sources. Used bits: R1[0-7], R2[0-7].</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordflow">case</span> A4_cmpbeq:</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">case</span> A4_cmpbgt:</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">case</span> A4_cmpbgtu:</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+8);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;      }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="comment">// Two register sources. Used bits: R1[0-15], R2[0-15].</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">case</span> A4_cmpheq:</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">case</span> A4_cmphgt:</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">case</span> A4_cmphgtu:</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_ll:</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_sat_ll:</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordflow">case</span> A2_addh_l16_ll:</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">case</span> A2_addh_l16_sat_ll:</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">case</span> A2_combine_ll:</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_ll:</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_sat_ll:</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">case</span> A2_subh_l16_ll:</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">case</span> A2_subh_l16_sat_ll:</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_ll_s0:</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_ll_s1:</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_ll_s0:</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_ll_s1:</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">case</span> M2_mpy_ll_s0:</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">case</span> M2_mpy_ll_s1:</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_ll_s0:</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_ll_s1:</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_ll_s0:</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_ll_s1:</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_ll_s0:</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_ll_s1:</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_ll_s0:</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_ll_s1:</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_ll_s0:</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_ll_s1:</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_ll_s0:</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_ll_s1:</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_ll_s0:</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_ll_s1:</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_ll_s0:</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_ll_s1:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_ll_s0:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_ll_s1:</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_ll_s0:</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_ll_s1:</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_ll_s0:</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_ll_s1:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_ll_s0:</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_ll_s1:</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_ll_s0:</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_ll_s1:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_ll_s0:</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_ll_s1:</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_ll_s0:</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_ll_s1:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">if</span> (OpN == 1 || OpN == 2) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+16);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="comment">// Two register sources. Used bits: R1[0-15], R2[16-31].</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_lh:</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_sat_lh:</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">case</span> A2_combine_lh:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_lh:</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_sat_lh:</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_lh_s0:</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_lh_s1:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_lh_s0:</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_lh_s1:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">case</span> M2_mpy_lh_s0:</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">case</span> M2_mpy_lh_s1:</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_lh_s0:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_lh_s1:</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_lh_s0:</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_lh_s1:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_lh_s0:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_lh_s1:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_lh_s0:</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_lh_s1:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_lh_s0:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_lh_s1:</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_lh_s0:</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_lh_s1:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_lh_s0:</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_lh_s1:</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_lh_s0:</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_lh_s1:</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_lh_s0:</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_lh_s1:</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_lh_s0:</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_lh_s1:</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_lh_s0:</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_lh_s1:</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_lh_s0:</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_lh_s1:</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_lh_s0:</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_lh_s1:</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_lh_s0:</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_lh_s1:</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_lh_s0:</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_lh_s1:</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="comment">// These four are actually LH.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordflow">case</span> A2_addh_l16_hl:</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">case</span> A2_addh_l16_sat_hl:</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">case</span> A2_subh_l16_hl:</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">case</span> A2_subh_l16_sat_hl:</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+16);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      }</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      <span class="keywordflow">if</span> (OpN == 2) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin+16, Begin+32);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      }</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="comment">// Two register sources, used bits: R1[16-31], R2[0-15].</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_hl:</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_sat_hl:</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">case</span> A2_combine_hl:</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_hl:</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_sat_hl:</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_hl_s0:</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_hl_s1:</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_hl_s0:</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_hl_s1:</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">case</span> M2_mpy_hl_s0:</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">case</span> M2_mpy_hl_s1:</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_hl_s0:</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_hl_s1:</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_hl_s0:</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_hl_s1:</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_hl_s0:</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_hl_s1:</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_hl_s0:</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_hl_s1:</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_hl_s0:</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_hl_s1:</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_hl_s0:</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_hl_s1:</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_hl_s0:</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_hl_s1:</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_hl_s0:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_hl_s1:</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_hl_s0:</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_hl_s1:</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_hl_s0:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_hl_s1:</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_hl_s0:</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_hl_s1:</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_hl_s0:</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_hl_s1:</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_hl_s0:</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_hl_s1:</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_hl_s0:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_hl_s1:</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_hl_s0:</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_hl_s1:</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      <span class="keywordflow">if</span> (OpN == 1) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin+16, Begin+32);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <span class="keywordflow">if</span> (OpN == 2) {</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin, Begin+16);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      }</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="comment">// Two register sources, used bits: R1[16-31], R2[16-31].</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_hh:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">case</span> A2_addh_h16_sat_hh:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">case</span> A2_combine_hh:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_hh:</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">case</span> A2_subh_h16_sat_hh:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_hh_s0:</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_hh_s1:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_hh_s0:</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">case</span> M2_mpy_acc_sat_hh_s1:</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keywordflow">case</span> M2_mpy_hh_s0:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">case</span> M2_mpy_hh_s1:</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_hh_s0:</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_hh_s1:</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_hh_s0:</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">case</span> M2_mpy_nac_sat_hh_s1:</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_hh_s0:</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">case</span> M2_mpy_rnd_hh_s1:</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_hh_s0:</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_hh_s1:</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_hh_s0:</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    <span class="keywordflow">case</span> M2_mpy_sat_rnd_hh_s1:</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_hh_s0:</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_acc_hh_s1:</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_hh_s0:</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_hh_s1:</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_hh_s0:</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_nac_hh_s1:</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_hh_s0:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="keywordflow">case</span> M2_mpyd_rnd_hh_s1:</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_hh_s0:</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_acc_hh_s1:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_hh_s0:</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_hh_s1:</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_hh_s0:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="keywordflow">case</span> M2_mpyu_nac_hh_s1:</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_hh_s0:</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_acc_hh_s1:</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_hh_s0:</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_hh_s1:</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_hh_s0:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">case</span> M2_mpyud_nac_hh_s1:</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      <span class="keywordflow">if</span> (OpN == 1 || OpN == 2) {</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        Bits.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Begin+16, Begin+32);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;      }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;}</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">// Calculate the register class that matches Reg:Sub. For example, if</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">// %1 is a double register, then %1:isub_hi would match the &quot;int&quot;</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">// register class.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *HexagonBitSimplify::getFinalVRegClass(</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RR, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keyword">auto</span> *RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">if</span> (RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == 0)</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="keyword">auto</span> &amp;HRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a>&amp;<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                  *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="keyword">auto</span> VerifySR = [&amp;HRI] (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> Sub) -&gt; <span class="keywordtype">void</span> {</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    (void)HRI;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Sub == HRI.getHexagonSubRegIndex(*RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>) ||</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;           Sub == HRI.getHexagonSubRegIndex(*RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>));</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  };</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>()) {</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="keywordflow">case</span> Hexagon::DoubleRegsRegClassID:</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      VerifySR(RC, RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="keywordflow">return</span> &amp;Hexagon::IntRegsRegClass;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keywordflow">case</span> Hexagon::HvxWRRegClassID:</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      VerifySR(RC, RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <span class="keywordflow">return</span> &amp;Hexagon::HvxVRRegClass;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  }</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;}</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">// Check if RD could be replaced with RS at any possible use of RD.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">// For example a predicate register cannot be replaced with a integer</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">// register, but a 64-bit register with a subregister can be replaced</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">// with a 32-bit register.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::isTransparentCopy(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RD,</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;RS, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI) {</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>) ||</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="comment">// Return false if one (or both) classes are nullptr.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keyword">auto</span> *DRC = getFinalVRegClass(RD, MRI);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">if</span> (!DRC)</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">return</span> DRC == getFinalVRegClass(RS, MRI);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::hasTiedUse(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;      <span class="keywordtype">unsigned</span> NewSub) {</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="HexagonBitSimplify_8cpp.html#ace4e9b04ea99e1c32540535b538c8b49">PreserveTiedOps</a>)</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">use_operands</a>(Reg),</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                      [NewSub] (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                        <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getSubReg() != NewSub &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isTied();</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                      });</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;}</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keyword">class </span>DeadCodeElimination {</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    DeadCodeElimination(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt)</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      : MF(mf), HII(*MF.getSubtarget&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;().<a class="code" href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">getInstrInfo</a>()),</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        MDT(mdt), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mf.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>()) {}</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="keywordtype">bool</span> run() {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      <span class="keywordflow">return</span> runOnNode(MDT.getRootNode());</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    }</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    <span class="keywordtype">bool</span> isDead(<span class="keywordtype">unsigned</span> R) <span class="keyword">const</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordtype">bool</span> runOnNode(<a class="code" href="classllvm_1_1DomTreeNodeBase.html">MachineDomTreeNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;MDT;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  };</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="keywordtype">bool</span> DeadCodeElimination::isDead(<span class="keywordtype">unsigned</span> R)<span class="keyword"> const </span>{</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(R), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseI = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>())</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>()) {</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> DR = UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      <span class="keywordflow">if</span> (DR == R)</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    }</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  }</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;}</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="keywordtype">bool</span> DeadCodeElimination::runOnNode(<a class="code" href="classllvm_1_1DomTreeNodeBase.html">MachineDomTreeNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> *DTN : children&lt;MachineDomTreeNode*&gt;(N))</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    Changed |= runOnNode(DTN);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *B = N-&gt;<a class="code" href="classllvm_1_1DomTreeNodeBase.html#a6a15a030098342e06ea73e1241d614c9">getBlock</a>();</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  std::vector&lt;MachineInstr*&gt; Instrs;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    Instrs.push_back(&amp;*I);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> MI : Instrs) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    <span class="comment">// Do not touch lifetime markers. This is why the target-independent DCE</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="comment">// cannot be used.</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">if</span> (Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">TargetOpcode::LIFETIME_START</a> ||</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;        Opc == <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">TargetOpcode::LIFETIME_END</a>)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">Store</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="comment">// Delete PHIs if possible.</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">isSafeToMove</a>(<span class="keyword">nullptr</span>, Store))</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keywordtype">bool</span> AllDead = <span class="keyword">true</span>;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned,2&gt;</a> Regs;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() || !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> R = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg();</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(R) || !isDead(R)) {</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        AllDead = <span class="keyword">false</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;      }</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;      Regs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(R);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">if</span> (!AllDead)</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    B-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MI);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Regs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); i != n; ++i)</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">markUsesInDebugValueAsUndef</a>(Regs[i]);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;}</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">// Eliminate redundant instructions</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">// This transformation will identify instructions where the output register</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">// is the same as one of its input registers. This only works on instructions</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">// that define a single register (unlike post-increment loads, for example).</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">// The equality check is actually more detailed: the code calculates which</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">// bits of the output are used, and only compares these bits with the input</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">// registers.</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">// If the output matches an input, the instruction is replaced with COPY.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">// The copies will be removed by another transformation.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keyword">class </span>RedundantInstrElimination : <span class="keyword">public</span> Transformation {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    RedundantInstrElimination(<a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;bt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;hii,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;hri, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri)</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;        : Transformation(<span class="keyword">true</span>), HII(hii), HRI(hri), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri), <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(bt) {}</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) <span class="keyword">override</span>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="keywordtype">bool</span> isLossyShiftLeft(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpN,</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;          <span class="keywordtype">unsigned</span> &amp;LostB, <span class="keywordtype">unsigned</span> &amp;LostE);</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordtype">bool</span> isLossyShiftRight(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpN,</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;          <span class="keywordtype">unsigned</span> &amp;LostB, <span class="keywordtype">unsigned</span> &amp;LostE);</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordtype">bool</span> computeUsedBits(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordtype">bool</span> computeUsedBits(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpN, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits,</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;          <a class="code" href="classuint16__t.html">uint16_t</a> Begin);</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <span class="keywordtype">bool</span> usedBitsEqual(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;HRI;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;<a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  };</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">// Check if the instruction is a lossy shift left, where the input being</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">// shifted is the operand OpN of MI. If true, [LostB, LostE) is the range</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">// of bit indices that are lost.</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::isLossyShiftLeft(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <span class="keywordtype">unsigned</span> OpN, <span class="keywordtype">unsigned</span> &amp;LostB, <span class="keywordtype">unsigned</span> &amp;LostE) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordtype">unsigned</span> ImN, RegN, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p:</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      ImN = 2;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      RegN = 1;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      Width = 64;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_acc:</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_and:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_nac:</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_or:</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_p_xacc:</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      ImN = 3;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      RegN = 2;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      Width = 64;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      ImN = 2;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      RegN = 1;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      Width = 32;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keywordflow">case</span> S2_addasl_rrri:</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">case</span> S4_andi_asl_ri:</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    <span class="keywordflow">case</span> S4_ori_asl_ri:</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">case</span> S4_addi_asl_ri:</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">case</span> S4_subi_asl_ri:</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_acc:</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_and:</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_nac:</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_or:</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_sat:</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">case</span> S2_asl_i_r_xacc:</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;      ImN = 3;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      RegN = 2;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      Width = 32;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">if</span> (RegN != OpN)</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImN).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordtype">unsigned</span> S = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImN).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">if</span> (S == 0)</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  LostB = Width-S;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  LostE = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;}</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">// Check if the instruction is a lossy shift right, where the input being</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// shifted is the operand OpN of MI. If true, [LostB, LostE) is the range</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">// of bit indices that are lost.</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::isLossyShiftRight(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;      <span class="keywordtype">unsigned</span> OpN, <span class="keywordtype">unsigned</span> &amp;LostB, <span class="keywordtype">unsigned</span> &amp;LostE) {</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keyword">using namespace </span>Hexagon;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="keywordtype">unsigned</span> ImN, RegN;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p:</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      ImN = 2;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      RegN = 1;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_acc:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_and:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_nac:</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_p_or:</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_acc:</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_and:</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_nac:</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_or:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_p_xacc:</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      ImN = 3;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      RegN = 2;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r:</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;      ImN = 2;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      RegN = 1;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">case</span> S4_andi_lsr_ri:</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    <span class="keywordflow">case</span> S4_ori_lsr_ri:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">case</span> S4_addi_lsr_ri:</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">case</span> S4_subi_lsr_ri:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_acc:</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_and:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_nac:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <span class="keywordflow">case</span> S2_asr_i_r_or:</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_acc:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_and:</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_nac:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_or:</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">case</span> S2_lsr_i_r_xacc:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      ImN = 3;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      RegN = 2;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">if</span> (RegN != OpN)</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImN).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordtype">unsigned</span> S = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ImN).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  LostB = 0;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  LostE = S;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;}</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">// Calculate the bit vector that corresponds to the used bits of register Reg.</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">// The vector Bits has the same size, as the size of Reg in bits. If the cal-</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">// culation fails (i.e. the used bits are unknown), it returns false. Other-</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">// wise, it returns true and sets the corresponding bits in Bits.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::computeUsedBits(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits) {</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Used(Bits.<a class="code" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>());</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Visited;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  std::vector&lt;unsigned&gt; Pending;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  Pending.push_back(Reg);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; Pending.size(); ++i) {</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordtype">unsigned</span> R = Pending[i];</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">if</span> (Visited.has(R))</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    Visited.insert(R);</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(R), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> UR = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;      <span class="keywordflow">if</span> (!HBS::getSubregMask(UR, B, W, MRI))</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseI = *I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      <span class="keywordflow">if</span> (UseI.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() || UseI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> DefR = UseI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefR))</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        Pending.push_back(DefR);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <span class="keywordflow">if</span> (!computeUsedBits(UseI, I.<a class="code" href="classllvm_1_1MachineInstr.html#a5574b8f058874009cab01e055a44338a">getOperandNo</a>(), Used, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>))</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    }</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  }</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  Bits |= Used;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;}</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">// Calculate the bits used by instruction MI in a register in operand OpN.</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">// Return true/false if the calculation succeeds/fails. If is succeeds, set</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">// used bits in Bits. This function does not reset any bits in Bits, so</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">// subsequent calls over different instructions will result in the union</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">// of the used bits in all these instructions.</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">// The register in question may be used with a sub-register, whereas Bits</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">// holds the bits for the entire register. To keep track of that, the</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// argument Begin indicates where in Bits is the lowest-significant bit</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">// of the register used in operand OpN. For example, in instruction:</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">//   %1 = S2_lsr_i_r %2:isub_hi, 10</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">// the operand 1 is a 32-bit register, which happens to be a subregister</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">// of the 64-bit register %2, and that subregister starts at position 32.</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">// In this case Begin=32, since Bits[32] would be the lowest-significant bit</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">// of %2:isub_hi.</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::computeUsedBits(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;      <span class="keywordtype">unsigned</span> OpN, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Bits, <a class="code" href="classuint16__t.html">uint16_t</a> Begin) {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>(Bits.<a class="code" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>());</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordtype">bool</span> GotBits = HBS::getUsedBits(Opc, OpN, <a class="code" href="classT.html">T</a>, Begin, HII);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">// Even if we don&#39;t have bits yet, we could still provide some information</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="comment">// if the instruction is a lossy shift: the lost bits will be marked as</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="comment">// not used.</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordtype">unsigned</span> LB, <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">if</span> (isLossyShiftLeft(MI, OpN, LB, LE) || isLossyShiftRight(MI, OpN, LB, LE)) {</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpN).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>());</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RR = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpN);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = HBS::getFinalVRegClass(RR, MRI);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> Width = HRI.getRegSizeInBits(*RC);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">if</span> (!GotBits)</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;      <a class="code" href="classT.html">T</a>.set(Begin, Begin+Width);</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LB &lt;= LE &amp;&amp; LB &lt; Width &amp;&amp; LE &lt;= Width);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <a class="code" href="classT.html">T</a>.reset(Begin+LB, Begin+LE);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    GotBits = <span class="keyword">true</span>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  }</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">if</span> (GotBits)</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    Bits |= <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">return</span> GotBits;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;}</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">// Calculates the used bits in RD (&quot;defined register&quot;), and checks if these</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">// bits in RS (&quot;used register&quot;) and RD are identical.</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::usedBitsEqual(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS) {</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordtype">unsigned</span> DB, DW;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">if</span> (!HBS::getSubregMask(RD, DB, DW, MRI))</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="keywordtype">unsigned</span> SB, SW;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">if</span> (!HBS::getSubregMask(RS, SB, SW, MRI))</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">if</span> (SW != DW)</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Used(DC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>());</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">if</span> (!computeUsedBits(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, Used))</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != DW; ++i)</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">if</span> (Used[i+DB] &amp;&amp; DC[DB+i] != SC[SB+i])</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="keywordtype">bool</span> RedundantInstrElimination::processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B,</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;      <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;) {</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a85db67b14b688c699fd4591411305a8d">reached</a>(&amp;B))</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), NextI = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    NextI = std::next(I);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::COPY)</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordtype">unsigned</span> NumD = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">if</span> (NumD != 1)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    <span class="keyword">auto</span> At = <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="comment">// Find a source operand that is equal to the result.</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">uses</a>()) {</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      <span class="keywordflow">if</span> (!HBS::isTransparentCopy(RD, RS, MRI))</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="keywordtype">unsigned</span> BN, BW;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="keywordflow">if</span> (!HBS::getSubregMask(RS, BN, BW, MRI))</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;      <span class="keywordflow">if</span> (!usedBitsEqual(RD, RS) &amp;&amp; !<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(DC, 0, SC, BN, BW))</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;      <span class="comment">// If found, replace the instruction with a COPY.</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FRC = HBS::getFinalVRegClass(RD, MRI);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CopyI =</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(TargetOpcode::COPY), NewR)</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;            .addReg(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, NewR, 0, MRI);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      <span class="comment">// This pass can create copies between registers that don&#39;t have the</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      <span class="comment">// exact same values. Updating the tracker has to involve updating</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      <span class="comment">// all dependent cells. Example:</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <span class="comment">//   %1  = inst %2     ; %1 != %2, but used bits are equal</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      <span class="comment">//</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      <span class="comment">//   %3  = copy %2     ; &lt;- inserted</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="comment">//   ... = %3          ; &lt;- replaced from %2</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;      <span class="comment">// Indirectly, we can create a &quot;copy&quot; between %1 and %2 even</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;      <span class="comment">// though their exact values do not match.</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ae385c76245ac9daa183af9390db3b832">visit</a>(*CopyI);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    }</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  }</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">// Recognize instructions that produce constant values known at compile-time.</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">// Replace them with register definitions that load these constants directly.</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keyword">class </span>ConstGeneration : <span class="keyword">public</span> Transformation {</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    ConstGeneration(<a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;bt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;hii,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;        <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri)</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      : Transformation(<span class="keyword">true</span>), HII(hii), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri), <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(bt) {}</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) <span class="keyword">override</span>;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> isTfrConst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordtype">unsigned</span> genTfrConst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, int64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> At, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;<a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  };</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="keywordtype">bool</span> ConstGeneration::isTfrConst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combineii:</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineii:</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfrsi:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfrpi:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    <span class="keywordflow">case</span> Hexagon::PS_true:</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">case</span> Hexagon::PS_false:</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">Hexagon::CONST32</a>:</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordflow">case</span> Hexagon::CONST64:</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  }</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;}</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment">// Generate a transfer-immediate instruction that is appropriate for the</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">// register class and the actual value being transferred.</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="keywordtype">unsigned</span> ConstGeneration::genTfrConst(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, int64_t <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> At, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL) {</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;Hexagon::IntRegsRegClass) {</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::A2_tfrsi), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        .addImm(int32_t(C));</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  }</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;Hexagon::DoubleRegsRegClass) {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(C)) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::A2_tfrpi), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;          .addImm(C);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    }</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a> = <a class="code" href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">Lo_32</a>(C), <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = <a class="code" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(C);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(Lo) || <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>)) {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keywordtype">unsigned</span> Opc = <a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">Lo</a>) ? Hexagon::A2_combineii</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                                  : Hexagon::A4_combineii;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Opc), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;          .addImm(int32_t(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>))</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;          .addImm(int32_t(Lo));</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    }</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::CONST64), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;        .addImm(C);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  }</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;Hexagon::PredRegsRegClass) {</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keywordtype">unsigned</span> Opc;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">if</span> (C == 0)</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;      Opc = Hexagon::PS_false;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((C &amp; 0xFF) == 0xFF)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      Opc = Hexagon::PS_true;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Opc), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;}</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="keywordtype">bool</span> ConstGeneration::processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;) {</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a85db67b14b688c699fd4591411305a8d">reached</a>(&amp;B))</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">if</span> (isTfrConst(*I))</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    Defs.clear();</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    HBS::getInstrDefs(*I, Defs);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">if</span> (Defs.count() != 1)</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="keywordtype">unsigned</span> DR = Defs.find_first();</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DR))</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    uint64_t U;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;DRC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(DR);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordflow">if</span> (HBS::getConst(DRC, 0, DRC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>(), U)) {</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      int64_t C = U;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      <span class="keyword">auto</span> At = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>() : <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      <span class="keywordtype">unsigned</span> ImmReg = genTfrConst(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DR), <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, At, DL);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      <span class="keywordflow">if</span> (ImmReg) {</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;        HBS::replaceReg(DR, ImmReg, MRI);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(ImmReg, DRC);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;        Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      }</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    }</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  }</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;}</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">// Identify pairs of available registers which hold identical values.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">// In such cases, only one of them needs to be calculated, the other one</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">// will be defined as a copy of the first.</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keyword">class </span>CopyGeneration : <span class="keyword">public</span> Transformation {</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    CopyGeneration(<a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;bt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;hii,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;hri, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri)</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;      : Transformation(<span class="keyword">true</span>), HII(hii), HRI(hri), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri), <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(bt) {}</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) <span class="keyword">override</span>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordtype">bool</span> findMatch(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Inp,</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Out, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs);</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;HRI;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;<a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Forbidden;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  };</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">// Eliminate register copies RD = RS, by replacing the uses of RD with</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">// with uses of RS.</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keyword">class </span>CopyPropagation : <span class="keyword">public</span> Transformation {</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    CopyPropagation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;hri, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri)</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        : Transformation(<span class="keyword">false</span>), HRI(hri), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri) {}</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) <span class="keyword">override</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">bool</span> isCopyReg(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> NoConv);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordtype">bool</span> propagateRegCopy(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;HRI;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  };</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">/// Check if there is a register in AVs that is identical to Inp. If so,</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">/// set Out to the found register. The output may be a pair Reg:Sub.</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> CopyGeneration::findMatch(<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Inp,</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Out, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(Inp.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;InpRC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(Inp.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="keyword">auto</span> *FRC = HBS::getFinalVRegClass(Inp, MRI);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keywordflow">if</span> (!HBS::getSubregMask(Inp, B, W, MRI))</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> R = AVs.find_first(); R; R = AVs.find_next(R)) {</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(R) || Forbidden[R])</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(R);</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <span class="keywordtype">unsigned</span> RW = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <span class="keywordflow">if</span> (W == RW) {</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;      <span class="keywordflow">if</span> (FRC != MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(R))</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;      <span class="keywordflow">if</span> (!HBS::isTransparentCopy(R, Inp, MRI))</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(InpRC, B, RC, 0, W))</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;      Out.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a> = R;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      Out.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> = 0;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    }</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="comment">// Check if there is a super-register, whose part (with a subregister)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="comment">// is equal to the input.</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    <span class="comment">// Only do double registers for now.</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordflow">if</span> (W*2 != RW)</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(R) != &amp;Hexagon::DoubleRegsRegClass)</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(InpRC, B, RC, 0, W))</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      Out.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> = Hexagon::isub_lo;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    <span class="keywordflow">else</span> <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(InpRC, B, RC, W, W))</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;      Out.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> = Hexagon::isub_hi;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    Out.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a> = R;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (HBS::isTransparentCopy(Out, Inp, MRI))</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  }</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;}</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="keywordtype">bool</span> CopyGeneration::processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B,</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a85db67b14b688c699fd4591411305a8d">reached</a>(&amp;B))</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> AVB(AVs);</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), NextI = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>; I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AVB.insert(Defs)) {</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    NextI = std::next(I);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    Defs.clear();</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    HBS::getInstrDefs(*I, Defs);</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="keywordtype">unsigned</span> Opc = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="keywordflow">if</span> (CopyPropagation::isCopyReg(Opc, <span class="keyword">false</span>) ||</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;        ConstGeneration::isTfrConst(*I))</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <span class="keyword">auto</span> At = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>() : <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> R = Defs.find_first(); R; R = Defs.find_next(R)) {</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> MR;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;      <span class="keyword">auto</span> *FRC = HBS::getFinalVRegClass(R, MRI);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <span class="keywordflow">if</span> (findMatch(R, MR, AVB)) {</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(TargetOpcode::COPY), NewR)</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;          .addReg(MR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, MR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#afefe6d750c0b26eb3231f9299cbdcd47">get</a>(MR));</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        HBS::replaceReg(R, NewR, MRI);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;        Forbidden.insert(R);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      }</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <span class="keywordflow">if</span> (FRC == &amp;Hexagon::DoubleRegsRegClass ||</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;          FRC == &amp;Hexagon::HvxWRRegClass) {</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;        <span class="comment">// Try to generate REG_SEQUENCE.</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;        <span class="keywordtype">unsigned</span> SubLo = HRI.getHexagonSubRegIndex(*FRC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;        <span class="keywordtype">unsigned</span> SubHi = HRI.getHexagonSubRegIndex(*FRC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>);</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> TL = { R, SubLo };</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> TH = { R, SubHi };</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> ML, MH;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        <span class="keywordflow">if</span> (findMatch(TL, ML, AVB) &amp;&amp; findMatch(TH, MH, AVB)) {</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;          <span class="keyword">auto</span> *FRC = HBS::getFinalVRegClass(R, MRI);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;          <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;          <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(TargetOpcode::REG_SEQUENCE), NewR)</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;            .addReg(ML.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, ML.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>)</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubLo)</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(MH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, MH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>)</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SubHi);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;          <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#afefe6d750c0b26eb3231f9299cbdcd47">get</a>(R));</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;          HBS::replaceReg(R, NewR, MRI);</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;          Forbidden.insert(R);</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        }</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      }</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    }</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  }</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;}</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="keywordtype">bool</span> CopyPropagation::isCopyReg(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> NoConv) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::REG_SEQUENCE:</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineir:</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineri:</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfr:</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfrp:</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combinew:</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">case</span> Hexagon::V6_vcombine:</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      <span class="keywordflow">return</span> NoConv;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  }</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;}</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="keywordtype">bool</span> CopyPropagation::propagateRegCopy(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0);</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfr:</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_tfrp: {</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;      <span class="keywordflow">if</span> (!HBS::isTransparentCopy(RD, RS, MRI))</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;      <span class="keywordflow">if</span> (RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> != 0)</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;        Changed = HBS::replaceRegWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, MRI);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;        Changed = HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, MRI);</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;    }</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::REG_SEQUENCE: {</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> SL, SH;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      <span class="keywordflow">if</span> (HBS::parseRegSequence(MI, SL, SH, MRI)) {</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;        <span class="keywordtype">unsigned</span> SubLo = HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>);</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;        <span class="keywordtype">unsigned</span> SubHi = HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>);</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;        Changed  = HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SubLo, SL.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SL.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, MRI);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;        Changed |= HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SubHi, SH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, MRI);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      }</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;    }</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combinew:</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">case</span> Hexagon::V6_vcombine: {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      <span class="keywordtype">unsigned</span> SubLo = HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">Hexagon::ps_sub_lo</a>);</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      <span class="keywordtype">unsigned</span> SubHi = HRI.getHexagonSubRegIndex(RC, <a class="code" href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">Hexagon::ps_sub_hi</a>);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RH = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), RL = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;      Changed  = HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SubLo, RL.Reg, RL.Sub, MRI);</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      Changed |= HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, SubHi, RH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RH.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, MRI);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineir:</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineri: {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;      <span class="keywordtype">unsigned</span> SrcX = (Opc == Hexagon::A4_combineir) ? 2 : 1;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      <span class="keywordtype">unsigned</span> Sub = (Opc == Hexagon::A4_combineir) ? Hexagon::isub_lo</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                                                    : Hexagon::isub_hi;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcX);</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;      Changed = HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, Sub, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, MRI);</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  }</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;}</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="keywordtype">bool</span> CopyPropagation::processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>&amp;) {</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  std::vector&lt;MachineInstr*&gt; Instrs;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    Instrs.push_back(&amp;*I);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I : Instrs) {</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keywordtype">unsigned</span> Opc = I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="keywordflow">if</span> (!CopyPropagation::isCopyReg(Opc, <span class="keyword">true</span>))</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    Changed |= propagateRegCopy(*I);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  }</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;}</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">// Recognize patterns that can be simplified and replace them with the</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment">// simpler forms.</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment">// This is by no means complete</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <span class="keyword">class </span>BitSimplification : <span class="keyword">public</span> Transformation {</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    BitSimplification(<a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;bt, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;hii, <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;hri,</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;        <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;mri, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;      : Transformation(<span class="keyword">true</span>), MDT(mdt), HII(hii), HRI(hri), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(mri),</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;        MF(mf), <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(bt) {}</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordtype">bool</span> processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) <span class="keyword">override</span>;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keyword">struct </span>RegHalf : <span class="keyword">public</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> {</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;      <span class="keywordtype">bool</span> Low;  <span class="comment">// Low/High halfword.</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    };</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;    <span class="keywordtype">bool</span> matchHalf(<span class="keywordtype">unsigned</span> SelfR, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;          <span class="keywordtype">unsigned</span> B, RegHalf &amp;RH);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <span class="keywordtype">bool</span> validateReg(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> R, <span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> OpNum);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <span class="keywordtype">bool</span> matchPackhl(<span class="keywordtype">unsigned</span> SelfR, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;          <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Rs, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Rt);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    <span class="keywordtype">unsigned</span> getCombineOpcode(<span class="keywordtype">bool</span> HLow, <span class="keywordtype">bool</span> LLow);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    <span class="keywordtype">bool</span> genStoreUpperHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI);</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="keywordtype">bool</span> genStoreImmediate(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    <span class="keywordtype">bool</span> genPackhl(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC);</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    <span class="keywordtype">bool</span> genExtractHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keywordtype">bool</span> genCombineHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordtype">bool</span> genExtractLow(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC);</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordtype">bool</span> genBitSplit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordtype">bool</span> simplifyTstbit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="keywordtype">bool</span> simplifyExtractLow(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD,</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;          <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs);</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    <span class="keywordtype">bool</span> simplifyRCmp0(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD);</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <span class="comment">// Cache of created instructions to avoid creating duplicates.</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    <span class="comment">// XXX Currently only used by genBitSplit.</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    std::vector&lt;MachineInstr*&gt; NewMIs;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;MDT;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> &amp;HII;</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> &amp;HRI;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> &amp;<a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  };</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">// Check if the bits [B..B+16) in register cell RC form a valid halfword,</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">// i.e. [0..16), [16..32), etc. of some register. If so, return true and</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">// set the information about the found register in RH.</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="keywordtype">bool</span> BitSimplification::matchHalf(<span class="keywordtype">unsigned</span> SelfR,</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <span class="keywordtype">unsigned</span> B, RegHalf &amp;RH) {</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  <span class="comment">// XXX This could be searching in the set of available registers, in case</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  <span class="comment">// the match is not exact.</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  <span class="comment">// Match 16-bit chunks, where the RC[B..B+15] references exactly one</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  <span class="comment">// register and all the bits B..B+15 match between RC and the register.</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="comment">// This is meant to match &quot;v1[0-15]&quot;, where v1 = { [0]:0 [1-15]:v1... },</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;  <span class="comment">// and RC = { [0]:0 [1-15]:v1[1-15]... }.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  <span class="keywordtype">bool</span> Low = <span class="keyword">false</span>;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;  <span class="keywordtype">unsigned</span> I = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <span class="keywordflow">while</span> (I &lt; B+16 &amp;&amp; RC[I].num())</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    I++;</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordflow">if</span> (I == B+16)</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="keywordtype">unsigned</span> Reg = RC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].RefI.Reg;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = RC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].RefI.Pos;    <span class="comment">// The RefI.Pos will be advanced by I-B.</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">if</span> (P &lt; I-B)</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  <span class="keywordtype">unsigned</span> Pos = P - (I-<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>);</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">if</span> (Reg == 0 || Reg == SelfR)    <span class="comment">// Don&#39;t match &quot;self&quot;.</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(Reg))</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(Reg);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  <span class="keywordflow">if</span> (Pos+16 &gt; SC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>())</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 16; ++i) {</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;RV = RC[i+<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>];</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">if</span> (RV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>) {</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;      <span class="keywordflow">if</span> (RV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != Reg)</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      <span class="keywordflow">if</span> (RV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a> != i+Pos)</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    }</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    <span class="keywordflow">if</span> (RC[i+B] != SC[i+Pos])</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  }</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;  <span class="keywordtype">unsigned</span> Sub = 0;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">switch</span> (Pos) {</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;      Sub = Hexagon::isub_lo;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;      Low = <span class="keyword">true</span>;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;      Sub = Hexagon::isub_lo;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;      Low = <span class="keyword">false</span>;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      Sub = Hexagon::isub_hi;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;      Low = <span class="keyword">true</span>;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keywordflow">case</span> 48:</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      Sub = Hexagon::isub_hi;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;      Low = <span class="keyword">false</span>;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  }</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  RH.Reg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  RH.Sub = Sub;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  RH.Low = Low;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  <span class="comment">// If the subregister is not valid with the register, set it to 0.</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  <span class="keywordflow">if</span> (!HBS::getFinalVRegClass(RH, MRI))</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    RH.Sub = 0;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;}</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="keywordtype">bool</span> BitSimplification::validateReg(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> R, <span class="keywordtype">unsigned</span> Opc,</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;      <span class="keywordtype">unsigned</span> OpNum) {</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keyword">auto</span> *OpRC = HII.getRegClass(HII.get(Opc), OpNum, &amp;HRI, MF);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="namespacellvm_1_1MSP430ISD.html#ae7d266ee347b1114156d2e4e36b47f73abfaa29bfc6391f3ab04d0728ec65f26c">RRC</a> = HBS::getFinalVRegClass(R, MRI);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="keywordflow">return</span> OpRC-&gt;hasSubClassEq(<a class="code" href="namespacellvm_1_1MSP430ISD.html#ae7d266ee347b1114156d2e4e36b47f73abfaa29bfc6391f3ab04d0728ec65f26c">RRC</a>);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;}</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">// Check if RC matches the pattern of a S2_packhl. If so, return true and</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="comment">// set the inputs Rs and Rt.</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="keywordtype">bool</span> BitSimplification::matchPackhl(<span class="keywordtype">unsigned</span> SelfR,</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC, <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Rs,</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> &amp;Rt) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  RegHalf L1, H1, L2, H2;</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  <span class="keywordflow">if</span> (!matchHalf(SelfR, RC, 0, L2)  || !matchHalf(SelfR, RC, 16, L1))</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">if</span> (!matchHalf(SelfR, RC, 32, H2) || !matchHalf(SelfR, RC, 48, H1))</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="comment">// Rs = H1.L1, Rt = H2.L2</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keywordflow">if</span> (H1.Reg != L1.Reg || H1.Sub != L1.Sub || H1.Low || !L1.Low)</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <span class="keywordflow">if</span> (H2.Reg != L2.Reg || H2.Sub != L2.Sub || H2.Low || !L2.Low)</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  Rs = H1;</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  Rt = H2;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;}</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="keywordtype">unsigned</span> BitSimplification::getCombineOpcode(<span class="keywordtype">bool</span> HLow, <span class="keywordtype">bool</span> LLow) {</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">return</span> HLow ? LLow ? Hexagon::A2_combine_ll</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;                     : Hexagon::A2_combine_lh</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;              : LLow ? Hexagon::A2_combine_hl</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                     : Hexagon::A2_combine_hh;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;}</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">// If MI stores the upper halfword of a register (potentially obtained via</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">// shifts or extracts), replace it with a storerf instruction. This could</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="comment">// cause the &quot;extraction&quot; code to become dead.</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genStoreUpperHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keywordflow">if</span> (Opc != Hexagon::S2_storerh_io)</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ValOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = ValOp;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  RegHalf <a class="code" href="MD5_8cpp.html#ae42219072d798876e6b08e6b78614ff6">H</a>;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;  <span class="keywordflow">if</span> (!matchHalf(0, RC, 0, H))</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <span class="keywordflow">if</span> (H.Low)</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII.get(Hexagon::S2_storerf_io));</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  ValOp.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(H.Reg);</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  ValOp.<a class="code" href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">setSubReg</a>(H.Sub);</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;}</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="comment">// If MI stores a value known at compile-time, and the value is within a range</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">// that avoids using constant-extenders, replace it with a store-immediate.</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genStoreImmediate(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = 0;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      Align++;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;      Align++;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  }</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="comment">// Avoid stores to frame-indices (due to an unknown offset).</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keywordflow">if</span> (!OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  int64_t Off = OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="comment">// Offset is u6:a. Sadly, there is no isShiftedUInt(n,x).</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a1a995470163b6d76695cba5bc8dfb529">isUIntN</a>(6+Align, Off) || (Off &amp; ((1&lt;&lt;Align)-1)))</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="comment">// Source register:</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;  uint64_t U;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="keywordflow">if</span> (!HBS::getConst(RC, 0, RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>(), U))</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <span class="comment">// Only consider 8-bit values to avoid constant-extenders.</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordtype">int</span> V;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;      V = int8_t(U);</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;      V = int16_t(U);</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;      V = int32_t(U);</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;      <span class="comment">// Opc is already checked above to be one of the three store instructions.</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;      <span class="comment">// This silences a -Wuninitialized false positive on GCC 5.4.</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected store opcode&quot;</span>);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  }</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">isInt&lt;8&gt;</a>(V))</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">RemoveOperand</a>(2);</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerb_io:</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII.get(Hexagon::S4_storeirb_io));</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storerh_io:</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII.get(Hexagon::S4_storeirh_io));</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_storeri_io:</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;      MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(HII.get(Hexagon::S4_storeiri_io));</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  }</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">addOperand</a>(<a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(V));</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;}</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">// If MI is equivalent o S2_packhl, generate the S2_packhl. MI could be the</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">// last instruction in a sequence that results in something equivalent to</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">// the pack-halfwords. The intent is to cause the entire sequence to become</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">// dead.</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genPackhl(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC) {</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  <span class="keywordflow">if</span> (Opc == Hexagon::S2_packhl)</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> Rs, Rt;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  <span class="keywordflow">if</span> (!matchPackhl(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RC, Rs, Rt))</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;  <span class="keywordflow">if</span> (!validateReg(Rs, Hexagon::S2_packhl, 1) ||</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;      !validateReg(Rt, Hexagon::S2_packhl, 2))</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::DoubleRegsRegClass);</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;                        : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::S2_packhl), NewR)</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;      .addReg(Rs.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, Rs.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>)</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Rt.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, Rt.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, NewR, 0, MRI);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), RC);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;}</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="comment">// If MI produces halfword of the input in the low half of the output,</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="comment">// replace it with zero-extend or extractu.</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genExtractHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC) {</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  RegHalf L;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="comment">// Check for halfword in low 16 bits, zeros elsewhere.</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">if</span> (!matchHalf(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RC, 0, L) || !<a class="code" href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">HBS::isZero</a>(RC, 16, 16))</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <span class="comment">// Prefer zxth, since zxth can go in any slot, while extractu only in</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <span class="comment">// slots 2 and 3.</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordtype">unsigned</span> NewR = 0;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;                        : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">if</span> (L.Low &amp;&amp; Opc != Hexagon::A2_zxth) {</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="keywordflow">if</span> (validateReg(L, Hexagon::A2_zxth, 1)) {</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;      NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::IntRegsRegClass);</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::A2_zxth), NewR)</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;          .addReg(L.Reg, 0, L.Sub);</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;    }</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!L.Low &amp;&amp; Opc != Hexagon::S2_lsr_i_r) {</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordflow">if</span> (validateReg(L, Hexagon::S2_lsr_i_r, 1)) {</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::IntRegsRegClass);</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, MI, DL, HII.get(Hexagon::S2_lsr_i_r), NewR)</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;          .addReg(L.Reg, 0, L.Sub)</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(16);</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    }</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  }</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">if</span> (NewR == 0)</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, NewR, 0, MRI);</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), RC);</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;}</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">// If MI is equivalent to a combine(.L/.H, .L/.H) replace with with the</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">// combine.</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genCombineHalf(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC) {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  RegHalf L, <a class="code" href="MD5_8cpp.html#ae42219072d798876e6b08e6b78614ff6">H</a>;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  <span class="comment">// Check for combine h/l</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordflow">if</span> (!matchHalf(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RC, 0, L) || !matchHalf(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RC, 16, H))</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;  <span class="comment">// Do nothing if this is just a reg copy.</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  <span class="keywordflow">if</span> (L.Reg == H.Reg &amp;&amp; L.Sub == H.Sub &amp;&amp; !H.Low &amp;&amp; L.Low)</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;  <span class="keywordtype">unsigned</span> COpc = getCombineOpcode(H.Low, L.Low);</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="keywordflow">if</span> (COpc == Opc)</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="keywordflow">if</span> (!validateReg(H, COpc, 1) || !validateReg(L, COpc, 2))</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::IntRegsRegClass);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;                        : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(COpc), NewR)</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;      .addReg(H.Reg, 0, H.Sub)</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(L.Reg, 0, L.Sub);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, NewR, 0, MRI);</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), RC);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;}</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">// If MI resets high bits of a register and keeps the lower ones, replace it</span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="comment">// with zero-extend byte/half, and-immediate, or extractu, as appropriate.</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genExtractLow(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC) {</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_zxtb:</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_zxth:</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_extractu:</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  }</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  <span class="keywordflow">if</span> (Opc == Hexagon::A2_andir &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    int32_t Imm = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <span class="keywordflow">if</span> (isInt&lt;10&gt;(Imm))</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  }</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">hasUnmodeledSideEffects</a>() || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="keywordtype">unsigned</span> W = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  <span class="keywordflow">while</span> (W &gt; 0 &amp;&amp; RC[W-1].is(0))</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;    W--;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="keywordflow">if</span> (W == 0 || W == RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>())</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="keywordtype">unsigned</span> NewOpc = (W == 8)  ? Hexagon::A2_zxtb</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;                  : (W == 16) ? Hexagon::A2_zxth</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;                  : (W &lt; 10)  ? Hexagon::A2_andir</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;                  : Hexagon::S2_extractu;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">uses</a>()) {</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg())</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    <span class="keywordtype">unsigned</span> BN, BW;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    <span class="keywordflow">if</span> (!HBS::getSubregMask(RS, BN, BW, MRI))</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;    <span class="keywordflow">if</span> (BW &lt; W || !<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(RC, 0, SC, BN, W))</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    <span class="keywordflow">if</span> (!validateReg(RS, NewOpc, 1))</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::IntRegsRegClass);</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;                          : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(NewOpc), NewR)</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;                  .addReg(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>);</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">if</span> (NewOpc == Hexagon::A2_andir)</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;      MIB.addImm((1 &lt;&lt; W) - 1);</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (NewOpc == Hexagon::S2_extractu)</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;      MIB.addImm(W).addImm(0);</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    HBS::replaceSubWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>, NewR, 0, MRI);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), RC);</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  }</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="keywordtype">bool</span> BitSimplification::genBitSplit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;      <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="HexagonBitSimplify_8cpp.html#ae6bb83d2243f2263ace3eeef15cdcf79">GenBitSplit</a>)</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonBitSimplify_8cpp.html#a4de986979a34f02a7220ff978c3524e7">MaxBitSplit</a>.getNumOccurrences()) {</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="HexagonBitSimplify_8cpp.html#a18580f7a905a840a72999a1f4c3598b7">CountBitSplit</a> &gt;= <a class="code" href="HexagonBitSimplify_8cpp.html#a4de986979a34f02a7220ff978c3524e7">MaxBitSplit</a>)</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  }</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_bitsplit:</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_bitspliti:</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  }</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  <span class="keywordtype">unsigned</span> W = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  <span class="keywordflow">if</span> (W != 32)</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="keyword">auto</span> ctlz = [] (<span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) -&gt; <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> = C.width();</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="keywordflow">while</span> (Z &gt; 0 &amp;&amp; C[Z-1].is(0))</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;      --<a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="keywordflow">return</span> C.width() - <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>;</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;  };</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;  <span class="comment">// Count the number of leading zeros in the target RC.</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> = ctlz(RC);</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  <span class="keywordflow">if</span> (Z == 0 || Z == W)</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="comment">// A simplistic analysis: assume the source register (the one being split)</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <span class="comment">// is fully unknown, and that all its bits are self-references.</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;B0 = RC[0];</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">if</span> (B0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>)</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  <span class="keywordtype">unsigned</span> SrcR = B0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a>;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  <span class="keywordtype">unsigned</span> SrcSR = 0;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  <span class="keywordtype">unsigned</span> Pos = B0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a>;</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <span class="comment">// All the non-zero bits should be consecutive bits from the same register.</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1; i &lt; W-<a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>; ++i) {</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = RC[i];</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>)</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != SrcR || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a> != Pos+i)</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  }</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="comment">// Now, find the other bitfield among AVs.</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> S = AVs.find_first(); S; S = AVs.find_next(S)) {</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;    <span class="comment">// The number of leading zeros here should be the number of trailing</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    <span class="comment">// non-zeros in RC.</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    <span class="keywordtype">unsigned</span> SRC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(S)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>();</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;    <span class="keywordflow">if</span> (SRC != Hexagon::IntRegsRegClassID &amp;&amp;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        SRC != Hexagon::DoubleRegsRegClassID)</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(S))</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(S);</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <span class="keywordflow">if</span> (SC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>() != W || ctlz(SC) != W-<a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>)</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    <span class="comment">// The Z lower bits should now match SrcR.</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;S0 = SC[0];</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="keywordflow">if</span> (S0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a> || S0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != SrcR)</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = S0.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a>;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="keywordflow">if</span> (Pos &lt;= P &amp;&amp; (Pos + W-Z) != <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">if</span> (P &lt; Pos &amp;&amp; (P + Z) != Pos)</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="comment">// The starting bitfield position must be at a subregister boundary.</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;    <span class="keywordflow">if</span> (std::min(P, Pos) != 0 &amp;&amp; std::min(P, Pos) != 32)</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">for</span> (I = 1; I &lt; <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;      <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = SC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>)</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;      <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != SrcR || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a> != P+I)</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;    }</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    <span class="keywordflow">if</span> (I != Z)</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    <span class="comment">// Generate bitsplit where S is defined.</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="HexagonBitSimplify_8cpp.html#a4de986979a34f02a7220ff978c3524e7">MaxBitSplit</a>.getNumOccurrences())</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;      <a class="code" href="HexagonBitSimplify_8cpp.html#a18580f7a905a840a72999a1f4c3598b7">CountBitSplit</a>++;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefS = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(S);</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefS != <span class="keyword">nullptr</span>);</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = DefS-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *DefS-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="keyword">auto</span> At = DefS-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;                            : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(DefS);</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(SrcR)-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() == Hexagon::DoubleRegsRegClassID)</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;      SrcSR = (std::min(Pos, P) == 32) ? Hexagon::isub_hi : Hexagon::isub_lo;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    <span class="keywordflow">if</span> (!validateReg({SrcR,SrcSR}, Hexagon::A4_bitspliti, 1))</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <span class="keywordtype">unsigned</span> ImmOp = Pos &lt;= P ? W-<a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a> : <a class="code" href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">Z</a>;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    <span class="comment">// Find an existing bitsplit instruction if one already exists.</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    <span class="keywordtype">unsigned</span> NewR = 0;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a> : NewMIs) {</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>-&gt;getOpcode() != Hexagon::A4_bitspliti)</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1 = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>-&gt;getOperand(1);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;      <span class="keywordflow">if</span> (Op1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != SrcR || Op1.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() != SrcSR)</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>-&gt;getOperand(2).getImm() != ImmOp)</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;      <span class="comment">// Check if the target register is available here.</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0 = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>-&gt;getOperand(0);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefI = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(Op0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DefI != <span class="keyword">nullptr</span>);</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;      <span class="keywordflow">if</span> (!MDT.dominates(DefI, &amp;*At))</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      <span class="comment">// Found one that can be reused.</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op0.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0);</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;      NewR = Op0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    }</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    <span class="keywordflow">if</span> (!NewR) {</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;      NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::DoubleRegsRegClass);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;      <span class="keyword">auto</span> NewBS = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::A4_bitspliti), NewR)</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;                      .addReg(SrcR, 0, SrcSR)</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(ImmOp);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;      NewMIs.push_back(NewBS);</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    }</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;    <span class="keywordflow">if</span> (Pos &lt;= P) {</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;      HBS::replaceRegWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, Hexagon::isub_lo, MRI);</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;      HBS::replaceRegWithSub(S,      NewR, Hexagon::isub_hi, MRI);</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;      HBS::replaceRegWithSub(S,      NewR, Hexagon::isub_lo, MRI);</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;      HBS::replaceRegWithSub(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, Hexagon::isub_hi, MRI);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;    }</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  }</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;}</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">// Check for tstbit simplification opportunity, where the bit being checked</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">// can be tracked back to another register. For example:</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">//   %2 = S2_lsr_i_r  %1, 5</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">//   %3 = S2_tstbit_i %2, 0</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">// =&gt;</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">//   %3 = S2_tstbit_i %1, 5</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="keywordtype">bool</span> BitSimplification::simplifyTstbit(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC) {</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <span class="keywordflow">if</span> (Opc != Hexagon::S2_tstbit_i)</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="keywordtype">unsigned</span> BN = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RS = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>) || !HBS::getSubregMask(RS, F, W, MRI))</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;                        : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = SC[F+BN];</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a> &amp;&amp; V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != RS.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>) {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *TC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a>);</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;    <span class="comment">// Need to map V.RefI.Reg to a 32-bit register, i.e. if it is</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    <span class="comment">// a double register, need to use a subregister and adjust bit</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    <span class="comment">// number.</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RR(V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a>, 0);</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;    <span class="keywordflow">if</span> (TC == &amp;Hexagon::DoubleRegsRegClass) {</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;      P = V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a>;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;      RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> = Hexagon::isub_lo;</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;      <span class="keywordflow">if</span> (P &gt;= 32) {</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;        P -= 32;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;        RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> = Hexagon::isub_hi;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;      }</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TC == &amp;Hexagon::IntRegsRegClass) {</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;      P = V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a>;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    }</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;    <span class="keywordflow">if</span> (P != <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>()) {</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;      <span class="keywordtype">unsigned</span> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::PredRegsRegClass);</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::S2_tstbit_i), NewR)</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;          .addReg(RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, 0, RR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>)</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(P);</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;      HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, MRI);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;      <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(NewR, RC);</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    }</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1)) {</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;Hexagon::PredRegsRegClass);</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    <span class="keywordtype">unsigned</span> NewOpc = V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) ? Hexagon::PS_false : Hexagon::PS_true;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(NewOpc), NewR);</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, MRI);</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  }</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;}</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment">// Detect whether RD is a bitfield extract (sign- or zero-extended) of</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">// some register from the AVs set. Create a new corresponding instruction</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="comment">// at the location of MI. The intent is to recognize situations where</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="comment">// a sequence of instructions performs an operation that is equivalent to</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="comment">// an extract operation, such as a shift left followed by a shift right.</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="keywordtype">bool</span> BitSimplification::simplifyExtractLow(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD, <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC,</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;      <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="HexagonBitSimplify_8cpp.html#af4093a5e3fb6395c71604650b7ff4712">GenExtract</a>)</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="HexagonBitSimplify_8cpp.html#a800ccf55536a27ea79b9f8277b7333d1">MaxExtract</a>.getNumOccurrences()) {</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    <span class="keywordflow">if</span> (CountExtract &gt;= <a class="code" href="HexagonBitSimplify_8cpp.html#a800ccf55536a27ea79b9f8277b7333d1">MaxExtract</a>)</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    CountExtract++;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  }</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;  <span class="keywordtype">unsigned</span> W = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <span class="keywordtype">unsigned</span> RW = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;  <span class="keywordtype">unsigned</span> Len;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="comment">// The code is mostly class-independent, except for the part that generates</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <span class="comment">// the extract instruction, and establishes the source register (in case it</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="comment">// needs to use a subregister).</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FRC = HBS::getFinalVRegClass(RD, MRI);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="keywordflow">if</span> (FRC != &amp;Hexagon::IntRegsRegClass &amp;&amp; FRC != &amp;Hexagon::DoubleRegsRegClass)</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == 0);</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="comment">// Observation:</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <span class="comment">// If the cell has a form of 00..0xx..x with k zeros and n remaining</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  <span class="comment">// bits, this could be an extractu of the n bits, but it could also be</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;  <span class="comment">// an extractu of a longer field which happens to have 0s in the top</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <span class="comment">// bit positions.</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <span class="comment">// The same logic applies to sign-extended fields.</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="comment">// Do not check for the extended extracts, since it would expand the</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="comment">// search space quite a bit. The search may be expensive as it is.</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;TopV = RC[W-1];</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="comment">// Eliminate candidates that have self-referential bits, since they</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <span class="comment">// cannot be extracts from other registers. Also, skip registers that</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <span class="comment">// have compile-time constant values.</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#aa25f7e1207f9595348bab62b54a3821d">IsConst</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> I = 0; I != <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = RC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a> &amp;&amp; V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> == RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>)</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    IsConst = IsConst &amp;&amp; (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1));</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  }</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  <span class="keywordflow">if</span> (IsConst)</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <span class="keywordflow">if</span> (TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) || TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1)) {</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <span class="keywordtype">bool</span> S = TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1);</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <span class="keywordflow">for</span> (--W; W &gt; 0 &amp;&amp; RC[W-1].is(S); --<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>)</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;      ;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;    Len = <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;    Signed = S;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <span class="comment">// The sign bit must be a part of the field being extended.</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    <span class="keywordflow">if</span> (Signed)</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;      ++Len;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    <span class="comment">// This could still be a sign-extended extract.</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>);</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    <span class="keywordflow">if</span> (TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> == RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a> || TopV.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a> == W-1)</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    <span class="keywordflow">for</span> (--W; W &gt; 0 &amp;&amp; RC[W-1] == TopV; --<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>)</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;      ;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;    <span class="comment">// The top bits of RC are copies of TopV. One occurrence of TopV will</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;    <span class="comment">// be a part of the field.</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    Len = W + 1;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;    Signed = <span class="keyword">true</span>;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  }</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;  <span class="comment">// This would be just a copy. It should be handled elsewhere.</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keywordflow">if</span> (Len == RW)</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; __func__ &lt;&lt; <span class="stringliteral">&quot; on reg: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, &amp;HRI, RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a>)</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;           &lt;&lt; <span class="stringliteral">&quot;, MI: &quot;</span> &lt;&lt; *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cell: &quot;</span> &lt;&lt; RC &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Expected bitfield size: &quot;</span> &lt;&lt; Len &lt;&lt; <span class="stringliteral">&quot; bits, &quot;</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;           &lt;&lt; (Signed ? <span class="stringliteral">&quot;sign&quot;</span> : <span class="stringliteral">&quot;zero&quot;</span>) &lt;&lt; <span class="stringliteral">&quot;-extended\n&quot;</span>;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;  });</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> R = AVs.find_first(); R != 0; R = AVs.find_next(R)) {</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(R))</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(R);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    <span class="keywordtype">unsigned</span> SW = SC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;    <span class="comment">// The source can be longer than the destination, as long as its size is</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;    <span class="comment">// a multiple of the size of the destination. Also, we would need to be</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;    <span class="comment">// able to refer to the subregister in the source that would be of the</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;    <span class="comment">// same size as the destination, but only check the sizes here.</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;    <span class="keywordflow">if</span> (SW &lt; RW || (SW % RW) != 0)</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    <span class="comment">// The field can start at any offset in SC as long as it contains Len</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    <span class="comment">// bits and does not cross subregister boundary (if the source register</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    <span class="comment">// is longer than the destination).</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    <span class="keywordtype">unsigned</span> Off = 0;</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    <span class="keywordflow">while</span> (Off &lt;= SW-Len) {</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;      <span class="keywordtype">unsigned</span> OE = (Off+Len)/RW;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;      <span class="keywordflow">if</span> (OE != Off/RW) {</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;        <span class="comment">// The assumption here is that if the source (R) is longer than the</span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;        <span class="comment">// destination, then the destination is a sequence of words of</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;        <span class="comment">// size RW, and each such word in R can be accessed via a subregister.</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;        <span class="comment">//</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;        <span class="comment">// If the beginning and the end of the field cross the subregister</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;        <span class="comment">// boundary, advance to the next subregister.</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;        Off = OE*RW;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;      }</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">HBS::isEqual</a>(RC, 0, SC, Off, Len))</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;      ++Off;</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    }</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="keywordflow">if</span> (Off &gt; SW-Len)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;    <span class="comment">// Found match.</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    <span class="keywordtype">unsigned</span> ExtOpc = 0;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    <span class="keywordflow">if</span> (Off == 0) {</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;      <span class="keywordflow">if</span> (Len == 8)</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;        ExtOpc = Signed ? Hexagon::A2_sxtb : Hexagon::A2_zxtb;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Len == 16)</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;        ExtOpc = Signed ? Hexagon::A2_sxth : Hexagon::A2_zxth;</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Len &lt; 10 &amp;&amp; !Signed)</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;        ExtOpc = Hexagon::A2_andir;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;    }</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    <span class="keywordflow">if</span> (ExtOpc == 0) {</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;      ExtOpc =</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;          Signed ? (RW == 32 ? Hexagon::S4_extract  : Hexagon::S4_extractp)</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;                 : (RW == 32 ? Hexagon::S2_extractu : Hexagon::S2_extractup);</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    }</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    <span class="keywordtype">unsigned</span> SR = 0;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;    <span class="comment">// This only recognizes isub_lo and isub_hi.</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="keywordflow">if</span> (RW != SW &amp;&amp; RW*2 != SW)</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    <span class="keywordflow">if</span> (RW != SW)</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;      SR = (Off/RW == 0) ? Hexagon::isub_lo : Hexagon::isub_hi;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;    Off = Off % RW;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;    <span class="keywordflow">if</span> (!validateReg({R,SR}, ExtOpc, 1))</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    <span class="comment">// Don&#39;t generate the same instruction as the one being optimized.</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == ExtOpc) {</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;      <span class="comment">// All possible ExtOpc&#39;s have the source in operand(1).</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;      <span class="keywordflow">if</span> (SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == R)</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    }</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;                          : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(ExtOpc), NewR)</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                  .addReg(R, 0, SR);</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;    <span class="keywordflow">switch</span> (ExtOpc) {</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;      <span class="keywordflow">case</span> Hexagon::A2_sxtb:</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;      <span class="keywordflow">case</span> Hexagon::A2_zxtb:</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;      <span class="keywordflow">case</span> Hexagon::A2_sxth:</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;      <span class="keywordflow">case</span> Hexagon::A2_zxth:</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;      <span class="keywordflow">case</span> Hexagon::A2_andir:</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;        MIB.addImm((1u &lt;&lt; Len) - 1);</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      <span class="keywordflow">case</span> Hexagon::S4_extract:</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;      <span class="keywordflow">case</span> Hexagon::S2_extractu:</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;      <span class="keywordflow">case</span> Hexagon::S4_extractp:</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;      <span class="keywordflow">case</span> Hexagon::S2_extractup:</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;        MIB.addImm(Len)</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;           .addImm(Off);</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;        <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected opcode&quot;</span>);</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    }</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, MRI);</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), RC);</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  }</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;}</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="keywordtype">bool</span> BitSimplification::simplifyRCmp0(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD) {</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  <span class="keywordflow">if</span> (Opc != Hexagon::A4_rcmpeqi &amp;&amp; Opc != Hexagon::A4_rcmpneqi)</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CmpOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  <span class="keywordflow">if</span> (!CmpOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() || CmpOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FRC = HBS::getFinalVRegClass(RD, MRI);</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="keywordflow">if</span> (FRC != &amp;Hexagon::IntRegsRegClass &amp;&amp; FRC != &amp;Hexagon::DoubleRegsRegClass)</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == 0);</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="keyword">auto</span> At = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() ? B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">getFirstNonPHI</a>()</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;                        : <a class="code" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>(MI);</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordtype">bool</span> KnownZ = <span class="keyword">true</span>;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <span class="keywordtype">bool</span> KnownNZ = <span class="keyword">false</span>;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> SR = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(SR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(SR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>, <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <span class="keywordflow">if</span> (!HBS::getSubregMask(SR, F, W, MRI))</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> I = F; I != F+<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = SC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;    <span class="keywordflow">if</span> (!V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0))</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;      KnownZ = <span class="keyword">false</span>;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;      KnownNZ = <span class="keyword">true</span>;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  }</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keyword">auto</span> ReplaceWithConst = [&amp;](<span class="keywordtype">int</span> <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::A2_tfrsi), NewR)</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;      .addImm(C);</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, MRI);</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> NewRC(W);</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">uint16_t</a> I = 0; I != <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;      NewRC[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a>(C &amp; 1);</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;      C = <a class="code" href="classunsigned.html">unsigned</a>(C) &gt;&gt; 1;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    }</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), NewRC);</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  };</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;  <span class="keyword">auto</span> IsNonZero = [] (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isGlobal() || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isBlockAddress())</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isImm())</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getImm() != 0;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isCImm())</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getCImm()-&gt;isZero();</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isFPImm())</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;      <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getFPImm()-&gt;isZero();</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  };</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="keyword">auto</span> IsZero = [] (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isGlobal() || <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isBlockAddress())</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isImm())</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getImm() == 0;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isCImm())</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getCImm()-&gt;isZero();</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isFPImm())</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getFPImm()-&gt;isZero();</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  };</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="comment">// If the source register is known to be 0 or non-0, the comparison can</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;  <span class="comment">// be folded to a load of a constant.</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">if</span> (KnownZ || KnownNZ) {</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(KnownZ != KnownNZ &amp;&amp; <span class="stringliteral">&quot;Register cannot be both 0 and non-0&quot;</span>);</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keywordflow">return</span> ReplaceWithConst(KnownZ == (Opc == Hexagon::A4_rcmpeqi));</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  }</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="comment">// Special case: if the compare comes from a C2_muxii, then we know the</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;  <span class="comment">// two possible constants that can be the source value.</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *InpDef = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  <span class="keywordflow">if</span> (!InpDef)</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;  <span class="keywordflow">if</span> (SR.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">Sub</a> == 0 &amp;&amp; InpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == Hexagon::C2_muxii) {</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = InpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src2 = InpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="comment">// Check if both are non-zero.</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    <span class="keywordtype">bool</span> KnownNZ1 = IsNonZero(Src1), KnownNZ2 = IsNonZero(Src2);</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keywordflow">if</span> (KnownNZ1 &amp;&amp; KnownNZ2)</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;      <span class="keywordflow">return</span> ReplaceWithConst(Opc == Hexagon::A4_rcmpneqi);</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    <span class="comment">// Check if both are zero.</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordtype">bool</span> KnownZ1 = IsZero(Src1), KnownZ2 = IsZero(Src2);</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="keywordflow">if</span> (KnownZ1 &amp;&amp; KnownZ2)</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;      <span class="keywordflow">return</span> ReplaceWithConst(Opc == Hexagon::A4_rcmpeqi);</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="comment">// If for both operands we know that they are either 0 or non-0,</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <span class="comment">// replace the comparison with a C2_muxii, using the same predicate</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="comment">// register, but with operands substituted with 0/1 accordingly.</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;    <span class="keywordflow">if</span> ((KnownZ1 || KnownNZ1) &amp;&amp; (KnownZ2 || KnownNZ2)) {</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> NewR = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(FRC);</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(B, At, DL, HII.get(Hexagon::C2_muxii), NewR)</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        .addReg(InpDef-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;        .addImm(KnownZ1 == (Opc == Hexagon::A4_rcmpeqi))</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;        .addImm(KnownZ2 == (Opc == Hexagon::A4_rcmpeqi));</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;      HBS::replaceReg(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>, NewR, MRI);</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;      <span class="comment">// Create a new cell with only the least significant bit unknown.</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> NewRC(W);</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;      NewRC[0] = <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">BitTracker::BitValue::self</a>();</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;      NewRC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">fill</a>(1, W, <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">BitTracker::BitValue::Zero</a>);</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;      <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">put</a>(<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a>(NewR), NewRC);</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;    }</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  }</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;}</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="keywordtype">bool</span> BitSimplification::processBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B,</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;      <span class="keyword">const</span> <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> &amp;AVs) {</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a85db67b14b688c699fd4591411305a8d">reached</a>(&amp;B))</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> AVB = AVs;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, AVB.insert(Defs)) {</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;    Defs.clear();</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;    HBS::getInstrDefs(*MI, Defs);</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;    <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;    <span class="keywordflow">if</span> (Opc == TargetOpcode::COPY || Opc == TargetOpcode::REG_SEQUENCE)</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) {</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="classT.html">T</a> = genStoreUpperHalf(MI);</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;      T = T || genStoreImmediate(MI);</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;      Changed |= <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;    }</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    <span class="keywordflow">if</span> (Defs.count() != 1)</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    <span class="keywordflow">if</span> (!Op0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !Op0.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>())</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> RD = Op0;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">has</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>))</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *FRC = HBS::getFinalVRegClass(RD, MRI);</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC = <a class="code" href="structllvm_1_1BitTracker.html">BT</a>.<a class="code" href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">lookup</a>(RD.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">Reg</a>);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;    <span class="keywordflow">if</span> (FRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() == Hexagon::DoubleRegsRegClassID) {</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="classT.html">T</a> = genPackhl(MI, RD, RC);</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;      T = T || simplifyExtractLow(MI, RD, RC, AVB);</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;      Changed |= <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;    }</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <span class="keywordflow">if</span> (FRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() == Hexagon::IntRegsRegClassID) {</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="classT.html">T</a> = genBitSplit(MI, RD, RC, AVB);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;      T = T || simplifyExtractLow(MI, RD, RC, AVB);</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;      T = T || genExtractHalf(MI, RD, RC);</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;      T = T || genCombineHalf(MI, RD, RC);</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;      T = T || genExtractLow(MI, RD, RC);</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;      T = T || simplifyRCmp0(MI, RD);</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;      Changed |= <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;    }</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;    <span class="keywordflow">if</span> (FRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">getID</a>() == Hexagon::PredRegsRegClassID) {</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="classT.html">T</a> = simplifyTstbit(MI, RD, RC);</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;      Changed |= <a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">T</a>;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    }</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  }</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;}</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="keywordtype">bool</span> HexagonBitSimplify::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  <span class="keyword">auto</span> &amp;HST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;();</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  <span class="keyword">auto</span> &amp;HRI = *HST.<a class="code" href="classllvm_1_1HexagonSubtarget.html#abed6ec3c65fba016ff27bff00d6d043c">getRegisterInfo</a>();</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  <span class="keyword">auto</span> &amp;HII = *HST.getInstrInfo();</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  MDT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="keywordtype">bool</span> Changed;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  Changed = DeadCodeElimination(MF, *MDT).run();</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html">HexagonEvaluator</a> HE(HRI, MRI, HII, MF);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(HE, MF);</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BT.<a class="code" href="structllvm_1_1BitTracker.html#a88e3f5928926b73eb7e25e03ccde00a3">trace</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  BT.<a class="code" href="structllvm_1_1BitTracker.html#aeaa191c695cf5ce0f6ca1bd484b48ca4">run</a>();</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="structllvm_1_1Entry.html">Entry</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> AIG;  <span class="comment">// Available registers for IG.</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  ConstGeneration ImmG(BT, HII, MRI);</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  Changed |= visitBlock(Entry, ImmG, AIG);</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> ARE;  <span class="comment">// Available registers for RIE.</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;  RedundantInstrElimination RIE(BT, HII, HRI, MRI);</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="keywordtype">bool</span> Ried = visitBlock(Entry, RIE, ARE);</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  <span class="keywordflow">if</span> (Ried) {</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    BT.<a class="code" href="structllvm_1_1BitTracker.html#aeaa191c695cf5ce0f6ca1bd484b48ca4">run</a>();</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  }</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> ACG;  <span class="comment">// Available registers for CG.</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;  CopyGeneration CopyG(BT, HII, HRI, MRI);</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;  Changed |= visitBlock(Entry, CopyG, ACG);</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> ACP;  <span class="comment">// Available registers for CP.</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;  CopyPropagation CopyP(HRI, MRI);</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  Changed |= visitBlock(Entry, CopyP, ACP);</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  Changed = DeadCodeElimination(MF, *MDT).run() || Changed;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  BT.<a class="code" href="structllvm_1_1BitTracker.html#aeaa191c695cf5ce0f6ca1bd484b48ca4">run</a>();</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">ABS</a>;  <span class="comment">// Available registers for BS.</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  BitSimplification BitS(BT, *MDT, HII, HRI, MRI, MF);</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  Changed |= visitBlock(Entry, BitS, ABS);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  Changed = DeadCodeElimination(MF, *MDT).run() || Changed;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;  <span class="keywordflow">if</span> (Changed) {</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;B : MF)</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;I : B)</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;        I.<a class="code" href="classllvm_1_1MachineInstr.html#ae26854c9925fc93880d644c0dcac8ba7">clearKillInfo</a>();</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    DeadCodeElimination(MF, *MDT).run();</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;  }</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;}</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="comment">// Recognize loops where the code at the end of the loop matches the code</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">// before the entry of the loop, and the matching code is such that is can</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">// be simplified. This pass relies on the bit simplification above and only</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="comment">// prepares code in a way that can be handled by the bit simplifcation.</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="comment">// This is the motivating testcase (and explanation):</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">//   loop0(.LBB0_2, r1)      // %for.body.preheader</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">//   r5:4 = memd(r0++#8)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">//   r3 = lsr(r4, #16)</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">//   r7:6 = combine(r5, r5)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">//   r3 = insert(r5, #16, #16)</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">//   r7:6 = vlsrw(r7:6, #16)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">// .LBB0_2:</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">//   memh(r2+#4) = r5</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">//   memh(r2+#6) = r6            # R6 is really R5.H</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">//   r2 = add(r2, #8)</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">//   memh(r2+#0) = r4</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">//   memh(r2+#2) = r3            # R3 is really R4.H</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="comment">//   r5:4 = memd(r0++#8)</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">// {                             # &quot;Shuffling&quot; code that sets up R3 and R6</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="comment">//   r3 = lsr(r4, #16)           # so that their halves can be stored in the</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="comment">//   r7:6 = combine(r5, r5)      # next iteration. This could be folded into</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">// }                             # the stores if the code was at the beginning</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">// {                             # of the loop iteration. Since the same code</span></div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="comment">//   r3 = insert(r5, #16, #16)   # precedes the loop, it can actually be moved</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="comment">//   r7:6 = vlsrw(r7:6, #16)     # there.</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">// }:endloop0</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">// The outcome:</span></div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">//   loop0(.LBB0_2, r1)</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">//   r5:4 = memd(r0++#8)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">// .LBB0_2:</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">//   memh(r2+#4) = r5</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">//   memh(r2+#6) = r5.h</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">//   r2 = add(r2, #8)</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="comment">//   memh(r2+#0) = r4</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="comment">//   memh(r2+#2) = r4.h</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="comment">// }</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="comment">// {</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="comment">//   r5:4 = memd(r0++#8)</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">// }:endloop0</span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a9c9c8baa8635026abdfd9f56334dccba">createHexagonLoopRescheduling</a>();</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm.html#a9ef3e1aa2f426f444f420ae607cb8986">initializeHexagonLoopReschedulingPass</a>(<a class="code" href="classllvm_1_1PassRegistry.html">PassRegistry</a>&amp;);</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  <span class="keyword">class </span>HexagonLoopRescheduling : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;    HexagonLoopRescheduling() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;      <a class="code" href="namespacellvm.html#a9ef3e1aa2f426f444f420ae607cb8986">initializeHexagonLoopReschedulingPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    }</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> *HII = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a> *HRI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;    <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> *BTP = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    <span class="keyword">struct </span>LoopCand {</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;      LoopCand(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *lb, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *pb,</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *eb) : LB(lb), PB(pb), EB(eb) {}</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LB, *PB, *EB;</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;    };</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;    <span class="keyword">using</span> InstrList = std::vector&lt;MachineInstr *&gt;;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;    <span class="keyword">struct </span>InstrGroup {</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> Inp, Out;</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;      InstrList <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;    };</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;    <span class="keyword">struct </span>PhiInfo {</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;      PhiInfo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B);</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;      <span class="keywordtype">unsigned</span> DefR;</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;      <a class="code" href="structllvm_1_1BitTracker_1_1RegisterRef.html">BitTracker::RegisterRef</a> LR, PR; <span class="comment">// Loop Register, Preheader Register</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LB, *PB;     <span class="comment">// Loop Block, Preheader Block</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;    };</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">unsigned</span> getDefReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI);</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordtype">bool</span> isConst(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keywordtype">bool</span> isBitShuffle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> DefR) <span class="keyword">const</span>;</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;    <span class="keywordtype">bool</span> isStoreInput(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> DefR) <span class="keyword">const</span>;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;    <span class="keywordtype">bool</span> isShuffleOf(<span class="keywordtype">unsigned</span> OutR, <span class="keywordtype">unsigned</span> InpR) <span class="keyword">const</span>;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;    <span class="keywordtype">bool</span> isSameShuffle(<span class="keywordtype">unsigned</span> OutR1, <span class="keywordtype">unsigned</span> InpR1, <span class="keywordtype">unsigned</span> OutR2,</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;        <span class="keywordtype">unsigned</span> &amp;InpR2) <span class="keyword">const</span>;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <span class="keywordtype">void</span> moveGroup(InstrGroup &amp;<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PB,</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> At, <span class="keywordtype">unsigned</span> OldPhiR, <span class="keywordtype">unsigned</span> NewPredR);</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <span class="keywordtype">bool</span> processLoop(LoopCand &amp;C);</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;  };</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">HexagonLoopRescheduling::ID</a> = 0;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="HexagonBitSimplify_8cpp.html#a3b1b9803f5e070a03a99018fc737babb"> 2940</a></span>&#160;<a class="code" href="HexagonBitSimplify_8cpp.html#a3b1b9803f5e070a03a99018fc737babb">INITIALIZE_PASS</a>(HexagonLoopRescheduling, <span class="stringliteral">&quot;hexagon-loop-resched&quot;</span>,</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;  <span class="stringliteral">&quot;Hexagon Loop Rescheduling&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;HexagonLoopRescheduling::PhiInfo::PhiInfo(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;B) {</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;  DefR = HexagonLoopRescheduling::getDefReg(&amp;P);</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  LB = &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;  PB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 1, n = P.getNumOperands(); i &lt; n; i += 2) {</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OpB = P.getOperand(i+1);</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;    <span class="keywordflow">if</span> (OpB.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>() == &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;      LR = P.getOperand(i);</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;    }</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;    PB = OpB.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;    PR = P.getOperand(i);</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  }</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;}</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="keywordtype">unsigned</span> HexagonLoopRescheduling::getDefReg(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;  <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;  HBS::getInstrDefs(*MI, Defs);</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">if</span> (Defs.count() != 1)</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  <span class="keywordflow">return</span> Defs.find_first();</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;}</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::isConst(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;  <span class="keywordflow">if</span> (!BTP-&gt;has(Reg))</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;RC = BTP-&gt;lookup(Reg);</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, w = RC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>(); i &lt; w; ++i) {</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = RC[i];</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;    <span class="keywordflow">if</span> (!V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(0) &amp;&amp; !V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">is</a>(1))</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  }</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;}</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::isBitShuffle(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;      <span class="keywordtype">unsigned</span> DefR)<span class="keyword"> const </span>{</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::COPY:</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_lsr_i_r:</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_asr_i_r:</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_asl_i_r:</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_lsr_i_p:</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_asr_i_p:</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_asl_i_p:</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;    <span class="keywordflow">case</span> Hexagon::S2_insert:</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_or:</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_orp:</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_and:</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_andp:</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combinew:</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineri:</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineir:</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combineii:</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;    <span class="keywordflow">case</span> Hexagon::A4_combineii:</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combine_ll:</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combine_lh:</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combine_hl:</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keywordflow">case</span> Hexagon::A2_combine_hh:</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  }</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;}</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::isStoreInput(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;      <span class="keywordtype">unsigned</span> InpR)<span class="keyword"> const </span>{</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i &lt; n; ++i) {</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;    <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == InpR)</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;      <span class="keywordflow">return</span> i == n-1;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;  }</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;}</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::isShuffleOf(<span class="keywordtype">unsigned</span> OutR, <span class="keywordtype">unsigned</span> InpR)<span class="keyword"> const </span>{</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;  <span class="keywordflow">if</span> (!BTP-&gt;has(OutR) || !BTP-&gt;has(InpR))</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;OutC = BTP-&gt;lookup(OutR);</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, w = OutC.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>(); i &lt; w; ++i) {</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V = OutC[i];</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>)</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;    <span class="keywordflow">if</span> (V.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != InpR)</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  }</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;}</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::isSameShuffle(<span class="keywordtype">unsigned</span> OutR1, <span class="keywordtype">unsigned</span> InpR1,</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;      <span class="keywordtype">unsigned</span> OutR2, <span class="keywordtype">unsigned</span> &amp;InpR2)<span class="keyword"> const </span>{</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  <span class="keywordflow">if</span> (!BTP-&gt;has(OutR1) || !BTP-&gt;has(InpR1) || !BTP-&gt;has(OutR2))</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;OutC1 = BTP-&gt;lookup(OutR1);</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html">BitTracker::RegisterCell</a> &amp;OutC2 = BTP-&gt;lookup(OutR2);</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;  <span class="keywordtype">unsigned</span> W = OutC1.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>();</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  <span class="keywordtype">unsigned</span> MatchR = 0;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  <span class="keywordflow">if</span> (W != OutC2.<a class="code" href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">width</a>())</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">W</a>; ++i) {</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html">BitTracker::BitValue</a> &amp;V1 = OutC1[i], &amp;<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">V2</a> = OutC2[i];</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;    <span class="keywordflow">if</span> (V1.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != V2.Type || V1.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> == <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">BitTracker::BitValue::One</a>)</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;    <span class="keywordflow">if</span> (V1.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">Type</a> != <a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">BitTracker::BitValue::Ref</a>)</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;    <span class="keywordflow">if</span> (V1.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">Pos</a> != V2.RefI.Pos)</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;    <span class="keywordflow">if</span> (V1.<a class="code" href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">RefI</a>.<a class="code" href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">Reg</a> != InpR1)</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;    <span class="keywordflow">if</span> (V2.RefI.Reg == 0 || V2.RefI.Reg == OutR2)</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;    <span class="keywordflow">if</span> (!MatchR)</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;      MatchR = V2.RefI.Reg;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V2.RefI.Reg != MatchR)</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  }</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  InpR2 = MatchR;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;}</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="keywordtype">void</span> HexagonLoopRescheduling::moveGroup(InstrGroup &amp;<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;LB,</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> At, <span class="keywordtype">unsigned</span> OldPhiR,</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;      <span class="keywordtype">unsigned</span> NewPredR) {</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned,unsigned&gt;</a> RegMap;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *PhiRC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(NewPredR);</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PhiR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(PhiRC);</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LB, At, At-&gt;getDebugLoc(), HII-&gt;get(TargetOpcode::PHI), PhiR)</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;    .addReg(NewPredR)</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;PB)</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(G.Inp.Reg)</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(&amp;LB);</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  RegMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(G.Inp.Reg, PhiR));</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = G.Ins.size(); i &gt; 0; --i) {</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = G.Ins[i-1];</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    <span class="keywordtype">unsigned</span> DR = getDefReg(SI);</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(DR);</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> NewDR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;    <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = SI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>();</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;    <span class="keyword">auto</span> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(LB, At, DL, HII-&gt;get(SI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()), NewDR);</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0, m = SI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); j &lt; m; ++j) {</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = SI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(j);</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;      <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;        MIB.add(Op);</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;      }</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;      <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>())</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;      <span class="keywordtype">unsigned</span> UseR = RegMap[Op.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()];</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;      MIB.addReg(UseR, 0, Op.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>());</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    }</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    RegMap.<a class="code" href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">insert</a>(std::make_pair(DR, NewDR));</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;  }</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;  HBS::replaceReg(OldPhiR, RegMap[G.Out.Reg], *MRI);</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;}</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::processLoop(LoopCand &amp;C) {</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Processing loop in &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*C.LB)</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  std::vector&lt;PhiInfo&gt; Phis;</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;I : *C.LB) {</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;    <span class="keywordflow">if</span> (!I.<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;    <span class="keywordtype">unsigned</span> PR = getDefReg(&amp;I);</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;    <span class="keywordflow">if</span> (isConst(PR))</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <span class="keywordtype">bool</span> BadUse = <span class="keyword">false</span>, GoodUse = <span class="keyword">false</span>;</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> UI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(PR), UE = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); UI != UE; ++UI) {</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseI = UI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;      <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != C.LB) {</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;        BadUse = <span class="keyword">true</span>;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;      }</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      <span class="keywordflow">if</span> (isBitShuffle(UseI, PR) || isStoreInput(UseI, PR))</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        GoodUse = <span class="keyword">true</span>;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;    }</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;    <span class="keywordflow">if</span> (BadUse || !GoodUse)</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    Phis.push_back(PhiInfo(I, *C.LB));</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;  }</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Phis: {&quot;</span>;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;I : Phis) {</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(I.DefR, HRI) &lt;&lt; <span class="stringliteral">&quot;=phi(&quot;</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;             &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(I.PR.Reg, HRI, I.PR.Sub) &lt;&lt; <span class="stringliteral">&quot;:b&quot;</span> &lt;&lt; I.PB-&gt;getNumber()</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;             &lt;&lt; <span class="charliteral">&#39;,&#39;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(I.LR.Reg, HRI, I.LR.Sub) &lt;&lt; <span class="stringliteral">&quot;:b&quot;</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;             &lt;&lt; I.LB-&gt;getNumber() &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;    }</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; }\n&quot;</span>;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  });</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;  <span class="keywordflow">if</span> (Phis.empty())</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  InstrList ShufIns;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <span class="comment">// Go backwards in the block: for each bit shuffling instruction, check</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <span class="comment">// if that instruction could potentially be moved to the front of the loop:</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <span class="comment">// the output of the loop cannot be used in a non-shuffling instruction</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  <span class="comment">// in this loop.</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> I = C.LB-&gt;rbegin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = C.LB-&gt;rend(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;    <span class="keywordflow">if</span> (I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>())</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;    <span class="keywordflow">if</span> (I-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    HBS::getInstrDefs(*I, Defs);</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;    <span class="keywordflow">if</span> (Defs.count() != 1)</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;    <span class="keywordtype">unsigned</span> DefR = Defs.find_first();</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefR))</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;    <span class="keywordflow">if</span> (!isBitShuffle(&amp;*I, DefR))</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;    <span class="keywordtype">bool</span> BadUse = <span class="keyword">false</span>;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> UI = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a>(DefR), UE = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a>(); UI != UE; ++UI) {</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *UseI = UI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;      <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() == C.LB) {</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;        <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>()) {</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;          <span class="comment">// If the use is in a phi node in this loop, then it should be</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;          <span class="comment">// the value corresponding to the back edge.</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;          <span class="keywordtype">unsigned</span> Idx = UI.getOperandNo();</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;          <span class="keywordflow">if</span> (UseI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx+1).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>() != C.LB)</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;            BadUse = <span class="keyword">true</span>;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;          <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">find</a>(ShufIns, UseI);</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> == ShufIns.end())</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;            BadUse = <span class="keyword">true</span>;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;        }</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;        <span class="comment">// There is a use outside of the loop, but there is no epilog block</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;        <span class="comment">// suitable for a copy-out.</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;        <span class="keywordflow">if</span> (C.EB == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;          BadUse = <span class="keyword">true</span>;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;      }</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;      <span class="keywordflow">if</span> (BadUse)</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;    }</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    <span class="keywordflow">if</span> (BadUse)</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    ShufIns.push_back(&amp;*I);</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  }</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  <span class="comment">// Partition the list of shuffling instructions into instruction groups,</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  <span class="comment">// where each group has to be moved as a whole (i.e. a group is a chain of</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <span class="comment">// dependent instructions). A group produces a single live output register,</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <span class="comment">// which is meant to be the input of the loop phi node (although this is</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <span class="comment">// not checked here yet). It also uses a single register as its input,</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <span class="comment">// which is some value produced in the loop body. After moving the group</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  <span class="comment">// to the beginning of the loop, that input register would need to be</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <span class="comment">// the loop-carried register (through a phi node) instead of the (currently</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="comment">// loop-carried) output register.</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <span class="keyword">using</span> InstrGroupList = std::vector&lt;InstrGroup&gt;;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  InstrGroupList <a class="code" href="X86InstrFMA3Info_8cpp.html#ab138684de9096eb96683328900f78e48">Groups</a>;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = ShufIns.size(); i &lt; n; ++i) {</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = ShufIns[i];</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    <span class="keywordflow">if</span> (SI == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;    InstrGroup <a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;    G.Ins.push_back(SI);</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;    G.Out.Reg = getDefReg(SI);</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Inputs;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;    HBS::getInstrUses(*SI, Inputs);</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = i+1; j &lt; n; ++j) {</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = ShufIns[j];</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;      <span class="keywordflow">if</span> (MI == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;      <a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a> Defs;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;      HBS::getInstrDefs(*MI, Defs);</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      <span class="comment">// If this instruction does not define any pending inputs, skip it.</span></div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;      <span class="keywordflow">if</span> (!Defs.intersects(Inputs))</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      <span class="comment">// Otherwise, add it to the current group and remove the inputs that</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="comment">// are defined by MI.</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;      G.Ins.push_back(MI);</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;      Inputs.remove(Defs);</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;      <span class="comment">// Then add all registers used by MI.</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;      HBS::getInstrUses(*MI, Inputs);</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;      ShufIns[j] = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;    }</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <span class="comment">// Only add a group if it requires at most one register.</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    <span class="keywordflow">if</span> (Inputs.count() &gt; 1)</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    <span class="keyword">auto</span> LoopInpEq = [<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>] (<span class="keyword">const</span> PhiInfo &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;      <span class="keywordflow">return</span> G.Out.Reg == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.LR.Reg;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    };</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a>(Phis, LoopInpEq) == Phis.end())</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    G.Inp.Reg = Inputs.find_first();</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;    Groups.push_back(G);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  }</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Groups.size(); i &lt; n; ++i) {</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;      InstrGroup &amp;G = Groups[i];</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Group[&quot;</span> &lt;&lt; i &lt;&lt; <span class="stringliteral">&quot;] inp: &quot;</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;             &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(G.Inp.Reg, HRI, G.Inp.Sub)</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;  out: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(G.Out.Reg, HRI, G.Out.Sub) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0, m = G.Ins.size(); j &lt; m; ++j)</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; *G.Ins[j];</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;    }</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  });</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Groups.size(); i &lt; n; ++i) {</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    InstrGroup &amp;G = Groups[i];</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;    <span class="keywordflow">if</span> (!isShuffleOf(G.Out.Reg, G.Inp.Reg))</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <span class="keyword">auto</span> LoopInpEq = [<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>] (<span class="keyword">const</span> PhiInfo &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;      <span class="keywordflow">return</span> G.Out.Reg == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.LR.Reg;</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    };</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    <span class="keyword">auto</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a>(Phis, LoopInpEq);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> == Phis.end())</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <span class="keywordtype">unsigned</span> PrehR = 0;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;    <span class="keywordflow">if</span> (!isSameShuffle(G.Out.Reg, G.Inp.Reg, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;PR.Reg, PrehR)) {</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefPrehR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;PR.Reg);</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;      <span class="keywordtype">unsigned</span> Opc = DefPrehR-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;      <span class="keywordflow">if</span> (Opc != Hexagon::A2_tfrsi &amp;&amp; Opc != Hexagon::A2_tfrpi)</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;      <span class="keywordflow">if</span> (!DefPrehR-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;      <span class="keywordflow">if</span> (DefPrehR-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != 0)</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(G.Inp.Reg);</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;      <span class="keywordflow">if</span> (RC != MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;PR.Reg)) {</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;        PrehR = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC);</div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;        <span class="keywordtype">unsigned</span> TfrI = (RC == &amp;Hexagon::IntRegsRegClass) ? Hexagon::A2_tfrsi</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;                                                          : Hexagon::A2_tfrpi;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;        <span class="keyword">auto</span> <a class="code" href="classT.html">T</a> = C.PB-&gt;getFirstTerminator();</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;        <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL = (<a class="code" href="classT.html">T</a> != C.PB-&gt;end()) ? <a class="code" href="classT.html">T</a>-&gt;getDebugLoc() : <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a>();</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;        <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(*C.PB, <a class="code" href="classT.html">T</a>, DL, HII-&gt;get(TfrI), PrehR)</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;          .addImm(0);</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;        PrehR = <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;PR.Reg;</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;      }</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;    }</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;    <span class="comment">// isSameShuffle could match with PrehR being of a wider class than</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="comment">// G.Inp.Reg, for example if G shuffles the low 32 bits of its input,</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;    <span class="comment">// it would match for the input being a 32-bit register, and PrehR</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;    <span class="comment">// being a 64-bit register (where the low 32 bits match). This could</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;    <span class="comment">// be handled, but for now skip these cases.</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;    <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(PrehR) != MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(G.Inp.Reg))</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;    moveGroup(G, *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;LB, *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;PB, <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;LB-&gt;getFirstNonPHI(), <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;DefR, PrehR);</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;    Changed = <span class="keyword">true</span>;</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  }</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;}</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="keywordtype">bool</span> HexagonLoopRescheduling::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;  <span class="keywordflow">if</span> (skipFunction(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;  <span class="keyword">auto</span> &amp;HST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a>&gt;();</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  HII = HST.getInstrInfo();</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  HRI = HST.getRegisterInfo();</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;  MRI = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1HexagonEvaluator.html">HexagonEvaluator</a> HE(*HRI, *MRI, *HII, MF);</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;  <a class="code" href="structllvm_1_1BitTracker.html">BitTracker</a> <a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>(HE, MF);</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(BT.<a class="code" href="structllvm_1_1BitTracker.html#a88e3f5928926b73eb7e25e03ccde00a3">trace</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  BT.<a class="code" href="structllvm_1_1BitTracker.html#aeaa191c695cf5ce0f6ca1bd484b48ca4">run</a>();</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;  BTP = &amp;<a class="code" href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a>;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;  std::vector&lt;LoopCand&gt; Cand;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;B : MF) {</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;    <span class="keywordflow">if</span> (B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">pred_size</a>() != 2 || B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 2)</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *PB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;    <span class="keywordtype">bool</span> IsLoop = <span class="keyword">false</span>;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> PI = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(), PE = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>(); PI != PE; ++PI) {</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;      <span class="keywordflow">if</span> (*PI != &amp;B)</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;        PB = *PI;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;        IsLoop = <span class="keyword">true</span>;</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;    }</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;    <span class="keywordflow">if</span> (!IsLoop)</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(), SE = B.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> != SE; ++<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) {</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;      <span class="keywordflow">if</span> (*<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> == &amp;B)</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;      <span class="comment">// Set EP to the epilog block, if it has only 1 predecessor (i.e. the</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;      <span class="comment">// edge from B to EP is non-critical.</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;      <span class="keywordflow">if</span> ((*SI)-&gt;pred_size() == 1)</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;        EB = *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;    }</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;    Cand.push_back(LoopCand(&amp;B, PB, EB));</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;  }</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;C : Cand)</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;    Changed |= processLoop(C);</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  <span class="keywordflow">return</span> Changed;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;}</div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">//                         Public Constructor Functions</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="namespacellvm.html#a9c9c8baa8635026abdfd9f56334dccba"> 3365</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a9c9c8baa8635026abdfd9f56334dccba">llvm::createHexagonLoopRescheduling</a>() {</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> HexagonLoopRescheduling();</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;}</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;</div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="namespacellvm.html#a410406a77809776562d3ee8932840a89"> 3369</a></span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html#a410406a77809776562d3ee8932840a89">llvm::createHexagonBitSimplify</a>() {</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> HexagonBitSimplify();</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;}</div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ab49301b20458a7f312a0919e3c8abdb2">llvm::ISD::LIFETIME_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00907">ISDOpcodes.h:907</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94abab00433c23a81e220b50a1550320b9a">llvm::BitTracker::BitValue::Zero</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00157">BitTracker.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_ad1b90f235bd43ec479634ac89c9bb85a"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#ad1b90f235bd43ec479634ac89c9bb85a">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(HexagonBitSimplify, &quot;hexagon-bit-simplify&quot;, &quot;Hexagon bit simplification&quot;, false, false) INITIALIZE_PASS_END(HexagonBitSimplify</div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4c3e1acc360431fd8f8ae3a14777eef8"><div class="ttname"><a href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00076">Register.h:76</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a79b7d643ade1a355ff1b560a6d86a5c3"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a79b7d643ade1a355ff1b560a6d86a5c3">llvm::BitTracker::RegisterCell::fill</a></div><div class="ttdeci">RegisterCell &amp; fill(uint16_t B, uint16_t E, const BitValue &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00274">BitTracker.cpp:274</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_a88e3f5928926b73eb7e25e03ccde00a3"><div class="ttname"><a href="structllvm_1_1BitTracker.html#a88e3f5928926b73eb7e25e03ccde00a3">llvm::BitTracker::trace</a></div><div class="ttdeci">void trace(bool On=false)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00050">BitTracker.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aaec7f5618992caf43bed4d97c7ff6f165">llvm::T</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00495">ARMBaseInstrInfo.h:495</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3d48d31197f4a45d95605b5ade51ab27"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">llvm::MachineInstr::uses</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; uses()</div><div class="ttdoc">Returns a range that includes all operands that are register uses. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00525">MachineInstr.h:525</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa4c96233dec1eedf779c37f230f6d8c10">llvm::Hexagon::ps_sub_lo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_html_a901112c493d3827cda924430a6fbc9f4"><div class="ttname"><a href="namespacellvm.html#a901112c493d3827cda924430a6fbc9f4">llvm::Lo_32</a></div><div class="ttdeci">constexpr uint32_t Lo_32(uint64_t Value)</div><div class="ttdoc">Return the low 32 bits of a 64 bit value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00325">MathExtras.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a91119cbee2be000c528a690252aee07ca24244a27b634ef3e256ab3c64c6fecd4">llvm::NVPTX::PTXLdStInstCode::V2</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00105">NVPTX.h:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5574b8f058874009cab01e055a44338a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5574b8f058874009cab01e055a44338a">llvm::MachineInstr::getOperandNo</a></div><div class="ttdeci">unsigned getOperandNo(const_mop_iterator I) const</div><div class="ttdoc">Returns the number of the operand iterator I points to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00542">MachineInstr.h:542</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1MSP430ISD_html_ae7d266ee347b1114156d2e4e36b47f73abfaa29bfc6391f3ab04d0728ec65f26c"><div class="ttname"><a href="namespacellvm_1_1MSP430ISD.html#ae7d266ee347b1114156d2e4e36b47f73abfaa29bfc6391f3ab04d0728ec65f26c">llvm::MSP430ISD::RRC</a></div><div class="ttdoc">Y = RRC X, rotate right via carry. </div><div class="ttdef"><b>Definition:</b> <a href="MSP430ISelLowering_8h_source.html#l00036">MSP430ISelLowering.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1Registry_html"><div class="ttname"><a href="classllvm_1_1Registry.html">llvm::Registry</a></div><div class="ttdoc">A global registry used in conjunction with static constructors to make pluggable components (like tar...</div><div class="ttdef"><b>Definition:</b> <a href="Registry_8h_source.html#l00044">Registry.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_ae385c76245ac9daa183af9390db3b832"><div class="ttname"><a href="structllvm_1_1BitTracker.html#ae385c76245ac9daa183af9390db3b832">llvm::BitTracker::visit</a></div><div class="ttdeci">void visit(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l01032">BitTracker.cpp:1032</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a36b3dd3b84fde3f8494a9b18af131856">llvm::SPII::Store</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00033">SparcInstrInfo.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_a3d36cda52051a488c32ce196700e5c9b"><div class="ttname"><a href="namespacellvm.html#a3d36cda52051a488c32ce196700e5c9b">llvm::isInt&lt; 8 &gt;</a></div><div class="ttdeci">constexpr bool isInt&lt; 8 &gt;(int64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00339">MathExtras.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a214d41566573f1f0035d941485fe6900"><div class="ttname"><a href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00083">Register.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="GraphTraits_8h_html"><div class="ttname"><a href="GraphTraits_8h.html">GraphTraits.h</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a99f811d53704275b4158c62a2dd138d9"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a99f811d53704275b4158c62a2dd138d9">llvm::DenseMapBase::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00195">DenseMap.h:195</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae26854c9925fc93880d644c0dcac8ba7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae26854c9925fc93880d644c0dcac8ba7">llvm::MachineInstr::clearKillInfo</a></div><div class="ttdeci">void clearKillInfo()</div><div class="ttdoc">Clears kill flags on all operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01132">MachineInstr.cpp:1132</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a35bbc237e4a675c5332103ac6e7dcce1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">llvm::BitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Removes all bits from the bitvector. Does not change capacity. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00366">BitVector.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ac8347c6938efe4d9a4426b92ef57851e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a></div><div class="ttdeci">static use_iterator use_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00457">MachineRegisterInfo.h:457</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="DebugCounter_8cpp_html_ab6811a1f21ef227464d77330c8a5a2f9"><div class="ttname"><a href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a></div><div class="ttdeci">static ManagedStatic&lt; DebugCounter &gt; DC</div><div class="ttdef"><b>Definition:</b> <a href="DebugCounter_8cpp_source.html#l00055">DebugCounter.cpp:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2da3bac3ad70ccb97150626385ebd6a7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2da3bac3ad70ccb97150626385ebd6a7">llvm::BitVector::find_first</a></div><div class="ttdeci">int find_first() const</div><div class="ttdoc">find_first - Returns the index of the first set bit, -1 if none of the bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00331">BitVector.h:331</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a35c1cf0dd553444732dba8e8b9be0f6b">llvm::ISD::ABS</a></div><div class="ttdoc">ABS - Determine the unsigned absolute value of a signed integer value of the same bitwidth...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00454">ISDOpcodes.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_abed6ec3c65fba016ff27bff00d6d043c"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#abed6ec3c65fba016ff27bff00d6d043c">llvm::HexagonSubtarget::getRegisterInfo</a></div><div class="ttdeci">const HexagonRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00104">HexagonSubtarget.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a9941bbcdd7fadda44146fcc6f91af71f"><div class="ttname"><a href="classllvm_1_1BitVector.html#a9941bbcdd7fadda44146fcc6f91af71f">llvm::BitVector::find_next</a></div><div class="ttdeci">int find_next(unsigned Prev) const</div><div class="ttdoc">find_next - Returns the index of the next set bit following the &quot;Prev&quot; bit. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00339">BitVector.h:339</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexagonISD_html_ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73"><div class="ttname"><a href="namespacellvm_1_1HexagonISD.html#ab37bf6c49bc26c43ddd958218f63ba00abea5e5eaade21ea47b95e7e1536d6a73">llvm::HexagonISD::CONST32</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonISelLowering_8h_source.html#l00036">HexagonISelLowering.h:36</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_aeaa191c695cf5ce0f6ca1bd484b48ca4"><div class="ttname"><a href="structllvm_1_1BitTracker.html#aeaa191c695cf5ce0f6ca1bd484b48ca4">llvm::BitTracker::run</a></div><div class="ttdeci">void run()</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l01118">BitTracker.cpp:1118</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitRef_html_a71fd9c3fcc341aa867160138d57f4a87"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitRef.html#a71fd9c3fcc341aa867160138d57f4a87">llvm::BitTracker::BitRef::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00134">BitTracker.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a32a8b65536822d50171455a6baa81da7"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a32a8b65536822d50171455a6baa81da7">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const</div><div class="ttdoc">Return the register class ID number. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00067">TargetRegisterInfo.h:67</a></div></div>
<div class="ttc" id="namespacellvm_html_aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5"><div class="ttname"><a href="namespacellvm.html#aa100a124c9d33561b0950011928aae00a21c2e59531c8710156d34a3c30ac81d5">llvm::DebugCompressionType::Z</a></div><div class="ttdoc">zlib style complession </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06317">SIInstrInfo.cpp:6317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="Attributes_8cpp_html_a12f59da641309f7afb7b1d32cb59a7bf"><div class="ttname"><a href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">isEqual</a></div><div class="ttdeci">static bool isEqual(const Function &amp;Caller, const Function &amp;Callee)</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01723">Attributes.cpp:1723</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html">llvm::HexagonRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00029">HexagonRegisterInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_aa2d73e73e8deeb5a654e20d83a664126"><div class="ttname"><a href="classllvm_1_1BitVector.html#aa2d73e73e8deeb5a654e20d83a664126">llvm::BitVector::operator|=</a></div><div class="ttdeci">BitVector &amp; operator|=(const BitVector &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00602">BitVector.h:602</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a410406a77809776562d3ee8932840a89"><div class="ttname"><a href="namespacellvm.html#a410406a77809776562d3ee8932840a89">llvm::createHexagonBitSimplify</a></div><div class="ttdeci">FunctionPass * createHexagonBitSimplify()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l03369">HexagonBitSimplify.cpp:3369</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterRef_html_afd26bd676aebea77891d6d204dd804d5"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html#afd26bd676aebea77891d6d204dd804d5">llvm::BitTracker::RegisterRef::Sub</a></div><div class="ttdeci">unsigned Sub</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00146">BitTracker.h:146</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html">llvm::DomTreeNodeBase</a></div><div class="ttdoc">Base class for the actual dominator tree node. </div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeCalc_8h_source.html#l00037">LiveRangeCalc.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_a85db67b14b688c699fd4591411305a8d"><div class="ttname"><a href="structllvm_1_1BitTracker.html#a85db67b14b688c699fd4591411305a8d">llvm::BitTracker::reached</a></div><div class="ttdeci">bool reached(const MachineBasicBlock *B) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l01024">BitTracker.cpp:1024</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="Thumb2ITBlockPass_8cpp_html_a31166d6c29e87920b15c368afb02a571"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a></div><div class="ttdeci">SmallSet&lt; unsigned, 4 &gt; RegisterSet</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00039">Thumb2ITBlockPass.cpp:39</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html_a56acc95a5fa4a319c87879ce52766595"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html#a56acc95a5fa4a319c87879ce52766595">llvm::BitTracker::RegisterCell::width</a></div><div class="ttdeci">uint16_t width() const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00302">BitTracker.h:302</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_a800ccf55536a27ea79b9f8277b7333d1"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#a800ccf55536a27ea79b9f8277b7333d1">MaxExtract</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; MaxExtract(&quot;hexbit-max-extract&quot;, cl::Hidden, cl::init(std::numeric_limits&lt; unsigned &gt;::max()))</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aada0b926e7ebc2bc55d158d4c37bdcca">llvm::ISD::LIFETIME_START</a></div><div class="ttdoc">This corresponds to the llvm.lifetime. </div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00907">ISDOpcodes.h:907</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="classllvm_1_1DomTreeNodeBase_html_a6a15a030098342e06ea73e1241d614c9"><div class="ttname"><a href="classllvm_1_1DomTreeNodeBase.html#a6a15a030098342e06ea73e1241d614c9">llvm::DomTreeNodeBase::getBlock</a></div><div class="ttdeci">NodeT * getBlock() const</div><div class="ttdef"><b>Definition:</b> <a href="GenericDomTree_8h_source.html#l00081">GenericDomTree.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ae34c996b58df9b9ce6695a0c8b70c533"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; MachineInstr &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00181">MachineBasicBlock.h:181</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_ae6bb83d2243f2263ace3eeef15cdcf79"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#ae6bb83d2243f2263ace3eeef15cdcf79">GenBitSplit</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; GenBitSplit(&quot;hexbit-bitsplit&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Generate bitsplit instructions&quot;))</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0359a738e0412c5a7ea55d61175e0661"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">llvm::MachineBasicBlock::pred_end</a></div><div class="ttdeci">pred_iterator pred_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00266">MachineBasicBlock.h:266</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html">llvm::BitTracker::BitValue</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00154">BitTracker.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a352d7cd6ee10aa08d981fc1c67efe786"><div class="ttname"><a href="classllvm_1_1BitVector.html#a352d7cd6ee10aa08d981fc1c67efe786">llvm::BitVector::anyCommon</a></div><div class="ttdeci">bool anyCommon(const BitVector &amp;RHS) const</div><div class="ttdoc">Test if any common bits are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00523">BitVector.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_a7965085ad136e44f328fd9c60c7b1de5"><div class="ttname"><a href="structllvm_1_1BitTracker.html#a7965085ad136e44f328fd9c60c7b1de5">llvm::BitTracker::lookup</a></div><div class="ttdeci">const RegisterCell &amp; lookup(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00356">BitTracker.h:356</a></div></div>
<div class="ttc" id="HexagonSubtarget_8h_html"><div class="ttname"><a href="HexagonSubtarget_8h.html">HexagonSubtarget.h</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="MD5_8cpp_html_ae42219072d798876e6b08e6b78614ff6"><div class="ttname"><a href="MD5_8cpp.html#ae42219072d798876e6b08e6b78614ff6">H</a></div><div class="ttdeci">#define H(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00057">MD5.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a72d0f5c7e6117335f31a0cd1753a594b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a72d0f5c7e6117335f31a0cd1753a594b">llvm::BitVector::any</a></div><div class="ttdeci">bool any() const</div><div class="ttdoc">any - Returns true if any bit is set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00180">BitVector.h:180</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00438">BitVector.h:438</a></div></div>
<div class="ttc" id="namespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01189">STLExtras.h:1189</a></div></div>
<div class="ttc" id="Compiler_8h_html_acc1c483f4b4ee2f17bb6643a3b353609"><div class="ttname"><a href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a></div><div class="ttdeci">#define LLVM_ATTRIBUTE_UNUSED</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00186">Compiler.h:186</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html"><div class="ttname"><a href="structllvm_1_1BitTracker.html">llvm::BitTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00035">BitTracker.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_a6e5bba09e6cf0a670994bdfdfe6ccee6"><div class="ttname"><a href="namespacellvm.html#a6e5bba09e6cf0a670994bdfdfe6ccee6">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01210">STLExtras.h:1210</a></div></div>
<div class="ttc" id="namespacellvm_html_a9c9c8baa8635026abdfd9f56334dccba"><div class="ttname"><a href="namespacellvm.html#a9c9c8baa8635026abdfd9f56334dccba">llvm::createHexagonLoopRescheduling</a></div><div class="ttdeci">FunctionPass * createHexagonLoopRescheduling()</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l03365">HexagonBitSimplify.cpp:3365</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab644fcf07a4c2708333cf66276282357"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">llvm::MachineBasicBlock::pred_begin</a></div><div class="ttdeci">pred_iterator pred_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00264">MachineBasicBlock.h:264</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classB1_html"><div class="ttname"><a href="classB1.html">B1</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bae687521fe85a8c2b4490bba6464f5be3">llvm::MipsISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00081">MipsISelLowering.h:81</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00192">STLExtras.h:192</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_a4de986979a34f02a7220ff978c3524e7"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#a4de986979a34f02a7220ff978c3524e7">MaxBitSplit</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; MaxBitSplit(&quot;hexbit-max-bitsplit&quot;, cl::Hidden, cl::init(std::numeric_limits&lt; unsigned &gt;::max()))</div></div>
<div class="ttc" id="HexagonBitTracker_8h_html"><div class="ttname"><a href="HexagonBitTracker_8h.html">HexagonBitTracker.h</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_af4093a5e3fb6395c71604650b7ff4712"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#af4093a5e3fb6395c71604650b7ff4712">GenExtract</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; GenExtract(&quot;hexbit-extract&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Generate extract instructions&quot;))</div></div>
<div class="ttc" id="X86InstrFMA3Info_8cpp_html_ab138684de9096eb96683328900f78e48"><div class="ttname"><a href="X86InstrFMA3Info_8cpp.html#ab138684de9096eb96683328900f78e48">Groups</a></div><div class="ttdeci">static const X86InstrFMA3Group Groups[]</div><div class="ttdef"><b>Definition:</b> <a href="X86InstrFMA3Info_8cpp_source.html#l00065">X86InstrFMA3Info.cpp:65</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_aa56209f617200c772b32fea2947178a7"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#aa56209f617200c772b32fea2947178a7">simplify</a></div><div class="ttdeci">hexagon bit simplify</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l00261">HexagonBitSimplify.cpp:261</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="namespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01163">STLExtras.h:1163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a469e271fba3a9b52dad4fa54eaf44e2b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a469e271fba3a9b52dad4fa54eaf44e2b">llvm::MachineInstr::addOperand</a></div><div class="ttdeci">void addOperand(MachineFunction &amp;MF, const MachineOperand &amp;Op)</div><div class="ttdoc">Add the specified operand to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00199">MachineInstr.cpp:199</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a568ff706b8c5991bd299c8c00b803897"><div class="ttname"><a href="classllvm_1_1BitVector.html#a568ff706b8c5991bd299c8c00b803897">llvm::BitVector::count</a></div><div class="ttdeci">size_type count() const</div><div class="ttdoc">count - Returns the number of bits which are set. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00172">BitVector.h:172</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_ad20a19c881ef4af1b3a270bf06fa8d89"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#ad20a19c881ef4af1b3a270bf06fa8d89">llvm::BitTracker::BitValue::self</a></div><div class="ttdeci">static BitValue self(const BitRef &amp;Self=BitRef())</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00279">BitTracker.h:279</a></div></div>
<div class="ttc" id="namespacellvm_html_a654e57c879ed4be177789182dccda5fd"><div class="ttname"><a href="namespacellvm.html#a654e57c879ed4be177789182dccda5fd">llvm::initializeHexagonBitSimplifyPass</a></div><div class="ttdeci">void initializeHexagonBitSimplifyPass(PassRegistry &amp;Registry)</div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_aef131584eb18dc0d5ec0fbfc97713231"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#aef131584eb18dc0d5ec0fbfc97713231">CountExtract</a></div><div class="ttdeci">static unsigned CountExtract</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l00060">HexagonBitSimplify.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a266b6e4e1a7494ccbcce8548143144a5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">llvm::MachineRegisterInfo::use_operands</a></div><div class="ttdeci">iterator_range&lt; use_iterator &gt; use_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00459">MachineRegisterInfo.h:459</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 2 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_aff34ed187f7b78f420f6e9c2f487b057"><div class="ttname"><a href="classllvm_1_1BitVector.html#aff34ed187f7b78f420f6e9c2f487b057">llvm::BitVector::operator[]</a></div><div class="ttdeci">reference operator[](unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00490">BitVector.h:490</a></div></div>
<div class="ttc" id="structllvm_1_1HexagonEvaluator_html"><div class="ttname"><a href="structllvm_1_1HexagonEvaluator.html">llvm::HexagonEvaluator</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitTracker_8h_source.html#l00025">HexagonBitTracker.h:25</a></div></div>
<div class="ttc" id="structllvm_1_1Entry_html"><div class="ttname"><a href="structllvm_1_1Entry.html">llvm::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="TimeProfiler_8cpp_source.html#l00035">TimeProfiler.cpp:35</a></div></div>
<div class="ttc" id="RDFGraph_8cpp_html_af153ca0eadca8bc464492b7aba7feb00"><div class="ttname"><a href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a></div><div class="ttdeci">const DataFlowGraph &amp; G</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00202">RDFGraph.cpp:202</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00375">PPCISelLowering.h:375</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_ace4e9b04ea99e1c32540535b538c8b49"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#ace4e9b04ea99e1c32540535b538c8b49">PreserveTiedOps</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; PreserveTiedOps(&quot;hexbit-keep-tied&quot;, cl::Hidden, cl::init(true), cl::desc(&quot;Preserve subregisters in tied operands&quot;))</div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a9bf617fd3367180fb96cebccfaae8dfa"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a9bf617fd3367180fb96cebccfaae8dfa">D</a></div><div class="ttdeci">static GCRegistry::Add&lt; StatepointGC &gt; D(&quot;statepoint-example&quot;, &quot;an example strategy for statepoint&quot;)</div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_abdda211d574b7a9074aa1cdb1b0b204b"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#abdda211d574b7a9074aa1cdb1b0b204b">llvm::BitTracker::BitValue::is</a></div><div class="ttdeci">bool is(unsigned T) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00208">BitTracker.h:208</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a03936a9b37da541420049422204ab206"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">llvm::MachineBasicBlock::pred_size</a></div><div class="ttdeci">unsigned pred_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00276">MachineBasicBlock.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_a6b8ff89d1b6bc38b02fb1182b1f7291e"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#a6b8ff89d1b6bc38b02fb1182b1f7291e">simplification</a></div><div class="ttdeci">hexagon bit Hexagon bit simplification</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l00261">HexagonBitSimplify.cpp:261</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00042">HexagonSubtarget.h:42</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a1652b3fb1337b788da41bd95a348990c"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a1652b3fb1337b788da41bd95a348990c">llvm::MCInstrDesc::mayStore</a></div><div class="ttdeci">bool mayStore() const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00442">MCInstrDesc.h:442</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a81626de817a0cb021ff8e915cf1942ed"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">llvm::MachineBasicBlock::succ_size</a></div><div class="ttdeci">unsigned succ_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00292">MachineBasicBlock.h:292</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_a3b1b9803f5e070a03a99018fc737babb"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#a3b1b9803f5e070a03a99018fc737babb">INITIALIZE_PASS</a></div><div class="ttdeci">INITIALIZE_PASS(HexagonLoopRescheduling, &quot;hexagon-loop-resched&quot;, &quot;Hexagon Loop Rescheduling&quot;, false, false) HexagonLoopRescheduling</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l02940">HexagonBitSimplify.cpp:2940</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="HexagonBitSimplify_8cpp_html_a18580f7a905a840a72999a1f4c3598b7"><div class="ttname"><a href="HexagonBitSimplify_8cpp.html#a18580f7a905a840a72999a1f4c3598b7">CountBitSplit</a></div><div class="ttdeci">static unsigned CountBitSplit</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBitSimplify_8cpp_source.html#l00063">HexagonBitSimplify.cpp:63</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="Lint_8cpp_html_a45005634b54e2126cb3e6ec0dbc9ade4"><div class="ttname"><a href="Lint_8cpp.html#a45005634b54e2126cb3e6ec0dbc9ade4">isZero</a></div><div class="ttdeci">static bool isZero(Value *V, const DataLayout &amp;DL, DominatorTree *DT, AssumptionCache *AC)</div><div class="ttdef"><b>Definition:</b> <a href="Lint_8cpp_source.html#l00550">Lint.cpp:550</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterCell_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterCell.html">llvm::BitTracker::RegisterCell</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00299">BitTracker.h:299</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a86e84878fc26bf4a4fd39f94424b730b">llvm::BitTracker::BitValue::One</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00158">BitTracker.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa5245c607ac5fc192aa01ab891d28cc5"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">llvm::MachineRegisterInfo::use_begin</a></div><div class="ttdeci">use_iterator use_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00454">MachineRegisterInfo.h:454</a></div></div>
<div class="ttc" id="BitTracker_8cpp_html_ae3e523a6a11b1e24604b40363978a62a"><div class="ttname"><a href="BitTracker_8cpp.html#ae3e523a6a11b1e24604b40363978a62a">BT</a></div><div class="ttdeci">BitTracker BT</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00073">BitTracker.cpp:73</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterRef_html"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html">llvm::BitTracker::RegisterRef</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00140">BitTracker.h:140</a></div></div>
<div class="ttc" id="DebugLoc_8h_html"><div class="ttname"><a href="DebugLoc_8h.html">DebugLoc.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00077">MipsISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a001d31fcea92be51d2999826b806606f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a001d31fcea92be51d2999826b806606f">llvm::MachineOperand::setSubReg</a></div><div class="ttdeci">void setSubReg(unsigned subReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00469">MachineOperand.h:469</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_a5da5e370a00cc1e7b56ddc386a739c0e"><div class="ttname"><a href="structllvm_1_1BitTracker.html#a5da5e370a00cc1e7b56ddc386a739c0e">llvm::BitTracker::has</a></div><div class="ttdeci">bool has(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00351">BitTracker.h:351</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="BitTracker_8h_html"><div class="ttname"><a href="BitTracker_8h.html">BitTracker.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_abf86e1383aec181a5a2d9967eb8070fd"><div class="ttname"><a href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00169">BitVector.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_af09e7e49f709b8daeda7e77037aa4ccb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef</a></div><div class="ttdeci">void markUsesInDebugValueAsUndef(unsigned Reg) const</div><div class="ttdoc">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined wh...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00545">MachineRegisterInfo.cpp:545</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_aa25f7e1207f9595348bab62b54a3821d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#aa25f7e1207f9595348bab62b54a3821d">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::IsConst</a></div><div class="ttdeci">constexpr char IsConst[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mIsConst. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00178">AMDGPUMetadata.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aa7dc7faaab4856b8f0014b8283e26c7b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aa7dc7faaab4856b8f0014b8283e26c7b">llvm::MachineBasicBlock::getFirstNonPHI</a></div><div class="ttdeci">iterator getFirstNonPHI()</div><div class="ttdoc">Returns a pointer to the first instruction in this block that is not a PHINode instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00160">MachineBasicBlock.cpp:160</a></div></div>
<div class="ttc" id="namespacellvm_html_a9ef3e1aa2f426f444f420ae607cb8986"><div class="ttname"><a href="namespacellvm.html#a9ef3e1aa2f426f444f420ae607cb8986">llvm::initializeHexagonLoopReschedulingPass</a></div><div class="ttdeci">void initializeHexagonLoopReschedulingPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1RegisterRef_html_aaa32917a0da6c1aaa33b539b88864f5e"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1RegisterRef.html#aaa32917a0da6c1aaa33b539b88864f5e">llvm::BitTracker::RegisterRef::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00146">BitTracker.h:146</a></div></div>
<div class="ttc" id="namespacellvm_html_a6a02d446812b76c3b271d9e3e3c77b49"><div class="ttname"><a href="namespacellvm.html#a6a02d446812b76c3b271d9e3e3c77b49">llvm::operator&lt;&lt;</a></div><div class="ttdeci">raw_ostream &amp; operator&lt;&lt;(raw_ostream &amp;OS, const APInt &amp;I)</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l02096">APInt.h:2096</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a093eda80cf560688e6c3578e8b7fd674"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a093eda80cf560688e6c3578e8b7fd674">llvm::BitTracker::BitValue::Type</a></div><div class="ttdeci">ValueType Type</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00190">BitTracker.h:190</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_afefe6d750c0b26eb3231f9299cbdcd47"><div class="ttname"><a href="structllvm_1_1BitTracker.html#afefe6d750c0b26eb3231f9299cbdcd47">llvm::BitTracker::get</a></div><div class="ttdeci">RegisterCell get(RegisterRef RR) const</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00989">BitTracker.cpp:989</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a6430b3f9e35d7d7e83399a565cfd143e"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a6430b3f9e35d7d7e83399a565cfd143e">llvm::BitTracker::BitValue::RefI</a></div><div class="ttdeci">BitRef RefI</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00191">BitTracker.h:191</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0dc6dbc2630fd5d1e5ca7ef3b51b1d63"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0dc6dbc2630fd5d1e5ca7ef3b51b1d63">llvm::MachineInstr::isSafeToMove</a></div><div class="ttdeci">bool isSafeToMove(AAResults *AA, bool &amp;SawStore) const</div><div class="ttdoc">Return true if it is safe to move this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01162">MachineInstr.cpp:1162</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitRef_html_ab66cddedf2717fe3649ae4aecc6232c5"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitRef.html#ab66cddedf2717fe3649ae4aecc6232c5">llvm::BitTracker::BitRef::Pos</a></div><div class="ttdeci">uint16_t Pos</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00135">BitTracker.h:135</a></div></div>
<div class="ttc" id="namespacellvm_html_a7b622c469acc130c9a500b85b1473ef3"><div class="ttname"><a href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">llvm::Hi_32</a></div><div class="ttdeci">constexpr uint32_t Hi_32(uint64_t Value)</div><div class="ttdoc">Return the high 32 bits of a 64 bit value. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00320">MathExtras.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_1_1BitValue_html_a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153"><div class="ttname"><a href="structllvm_1_1BitTracker_1_1BitValue.html#a8e191c51f58f07f7efa53510f3bdda94a92811673861e6cd90e002880ed0ea153">llvm::BitTracker::BitValue::Ref</a></div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8h_source.html#l00159">BitTracker.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonSubtarget_html_a0b587d8644ef2a545907e933958ef8ab"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html#a0b587d8644ef2a545907e933958ef8ab">llvm::HexagonSubtarget::getInstrInfo</a></div><div class="ttdeci">const HexagonInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00103">HexagonSubtarget.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1BitTracker_html_ac8e4ab733124b2837dda903e0b20d8af"><div class="ttname"><a href="structllvm_1_1BitTracker.html#ac8e4ab733124b2837dda903e0b20d8af">llvm::BitTracker::put</a></div><div class="ttdeci">void put(RegisterRef RR, const RegisterCell &amp;RC)</div><div class="ttdef"><b>Definition:</b> <a href="BitTracker_8cpp_source.html#l00993">BitTracker.cpp:993</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00095">RISCVBaseInfo.h:95</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="HexagonRegisterInfo_8h_html"><div class="ttname"><a href="HexagonRegisterInfo_8h.html">HexagonRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f0d66fa63bebb53ddd51f1cc4def0f8"><div class="ttname"><a href="namespacellvm.html#a0f0d66fa63bebb53ddd51f1cc4def0f8">llvm::isEqual</a></div><div class="ttdeci">bool isEqual(const GCNRPTracker::LiveRegSet &amp;S1, const GCNRPTracker::LiveRegSet &amp;S2)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00068">GCNRegPressure.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a8c161f5f015730ac6853c802c3693a41"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a8c161f5f015730ac6853c802c3693a41">llvm::MachineInstr::hasUnmodeledSideEffects</a></div><div class="ttdeci">bool hasUnmodeledSideEffects() const</div><div class="ttdoc">Return true if this instruction has side effects that are not modeled by mayLoad / mayStore...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01368">MachineInstr.cpp:1368</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html"><div class="ttname"><a href="classllvm_1_1PassRegistry.html">llvm::PassRegistry</a></div><div class="ttdoc">PassRegistry - This class manages the registration and intitialization of the pass subsystem as appli...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8h_source.html#l00038">PassRegistry.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a58fb7c99a3300f341e23893f999d35f3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a58fb7c99a3300f341e23893f999d35f3">llvm::MachineInstr::RemoveOperand</a></div><div class="ttdeci">void RemoveOperand(unsigned OpNo)</div><div class="ttdoc">Erase an operand from an instruction, leaving it with one fewer operand than it started with...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00295">MachineInstr.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1Hexagon_html_a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95"><div class="ttname"><a href="namespacellvm_1_1Hexagon.html#a8fd8b57d14b31a832419d79739bebf6aa7e62627fded515ebb9ff5d0ec9571d95">llvm::Hexagon::ps_sub_hi</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8h_source.html#l00026">HexagonRegisterInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_html_a1a995470163b6d76695cba5bc8dfb529"><div class="ttname"><a href="namespacellvm.html#a1a995470163b6d76695cba5bc8dfb529">llvm::isUIntN</a></div><div class="ttdeci">bool isUIntN(unsigned N, uint64_t x)</div><div class="ttdoc">Checks if an unsigned integer fits into the given (dynamic) bit width. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00429">MathExtras.h:429</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonRegisterInfo_html_a8528b1c4543692486b82ac9012c1617b"><div class="ttname"><a href="classllvm_1_1HexagonRegisterInfo.html#a8528b1c4543692486b82ac9012c1617b">llvm::HexagonRegisterInfo::getHexagonSubRegIndex</a></div><div class="ttdeci">unsigned getHexagonSubRegIndex(const TargetRegisterClass &amp;RC, unsigned GenIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonRegisterInfo_8cpp_source.html#l00313">HexagonRegisterInfo.cpp:313</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="HexagonInstrInfo_8h_html"><div class="ttname"><a href="HexagonInstrInfo_8h.html">HexagonInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00249">AArch64BaseInfo.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:00 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
