Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Mar 13 12:36:59 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.211        0.000                      0                  158        0.265        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.211        0.000                      0                  158        0.265        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/out0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.946ns (23.386%)  route 3.099ns (76.614%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.619     5.203    inputstorer/btnA/CLK
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.864    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.534    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.069    inputstorer/btnA/M_detector_a_in
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.118     8.187 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.061     9.248    alu16/E[0]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531    14.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK
                         clock pessimism              0.258    15.194    
                         clock uncertainty           -0.035    15.158    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.459    alu16/out0
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 1.014ns (22.930%)  route 3.408ns (77.070%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.235     9.563    inputstorer/M_last_q_reg[0]
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    inputstorer/CLK
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.929    inputstorer/M_storeB_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.946ns (22.898%)  route 3.185ns (77.102%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.619     5.203    inputstorer/btnA/CLK
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.864    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.534    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.069    inputstorer/btnA/M_detector_a_in
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.118     8.187 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.147     9.334    inputstorer/E[0]
    SLICE_X59Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X59Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.728    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.946ns (23.452%)  route 3.088ns (76.548%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.203ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.619     5.203    inputstorer/btnA/CLK
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.456     5.659 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.680     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X63Y65         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     6.864    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X63Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.988 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.534    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X63Y61         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.069    inputstorer/btnA/M_detector_a_in
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.118     8.187 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.050     9.237    inputstorer/E[0]
    SLICE_X61Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X61Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.728    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.014ns (23.747%)  route 3.256ns (76.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.083     9.411    inputstorer/M_last_q_reg[0]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    inputstorer/M_storeB_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.014ns (23.747%)  route 3.256ns (76.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.083     9.411    inputstorer/M_last_q_reg[0]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    inputstorer/M_storeB_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.014ns (23.747%)  route 3.256ns (76.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.083     9.411    inputstorer/M_last_q_reg[0]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    inputstorer/M_storeB_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.014ns (24.000%)  route 3.211ns (76.000%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.038     9.366    inputstorer/M_last_q_reg[0]
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.169    14.966    inputstorer/M_storeB_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.014ns (24.000%)  route 3.211ns (76.000%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.038     9.366    inputstorer/M_last_q_reg[0]
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508    14.912    inputstorer/CLK
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_CE)      -0.169    14.966    inputstorer/M_storeB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.014ns (24.337%)  route 3.152ns (75.663%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.474    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y59         LUT4 (Prop_lut4_I1_O)        0.124     6.598 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     6.999    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.545     7.669    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.793 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.204    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.328 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          0.980     9.307    inputstorer/M_last_q_reg[0]
    SLICE_X62Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.509    14.913    inputstorer/CLK
    SLICE_X62Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.931    inputstorer/M_storeB_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.931    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  5.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  inputstorer/btnB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.796    inputstorer/btnB/M_ctr_q_reg[10]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.134     1.641    inputstorer/btnB/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X54Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  inputstorer/btnB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.796    inputstorer/btnB/M_ctr_q_reg[14]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X54Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X54Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.134     1.641    inputstorer/btnB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  inputstorer/btnB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.796    inputstorer/btnB/M_ctr_q_reg[18]
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X54Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y59         FDRE (Hold_fdre_C_D)         0.134     1.641    inputstorer/btnB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnB/CLK
    SLICE_X54Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  inputstorer/btnB/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.126     1.798    inputstorer/btnB/M_ctr_q_reg[2]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[2]
                         net (fo=1, routed)           0.000     1.908    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_5
    SLICE_X54Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/btnB/CLK
    SLICE_X54Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X54Y55         FDRE (Hold_fdre_C_D)         0.134     1.642    inputstorer/btnB/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    inputstorer/btnA/CLK
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  inputstorer/btnA/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.806    inputstorer/btnA/M_ctr_q_reg[18]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.857     2.047    inputstorer/btnA/CLK
    SLICE_X62Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    inputstorer/btnA/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    inputstorer/btnA/CLK
    SLICE_X62Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  inputstorer/btnA/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.806    inputstorer/btnA/M_ctr_q_reg[10]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X62Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.048    inputstorer/btnA/CLK
    SLICE_X62Y63         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    inputstorer/btnA/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.589     1.533    inputstorer/btnA/CLK
    SLICE_X62Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  inputstorer/btnA/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.806    inputstorer/btnA/M_ctr_q_reg[14]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.917 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X62Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.858     2.048    inputstorer/btnA/CLK
    SLICE_X62Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    inputstorer/btnA/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/sync/CLK
    SLICE_X64Y66         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.866    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X64Y66         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnA/sync/CLK
    SLICE_X64Y66         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.052     1.584    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 inputstorer/btnB/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnB/sync/CLK
    SLICE_X50Y54         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  inputstorer/btnB/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.842    inputstorer/btnB/sync/M_pipe_d__0[1]
    SLICE_X50Y54         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/btnB/sync/CLK
    SLICE_X50Y54         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.052     1.560    inputstorer/btnB/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  inputstorer/btnB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.796    inputstorer/btnB/M_ctr_q_reg[10]
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.942    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y57         FDRE (Hold_fdre_C_D)         0.134     1.641    inputstorer/btnB/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y54   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y57   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y57   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y57   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y54   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y54   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.478ns  (logic 6.099ns (39.402%)  route 9.380ns (60.598%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          4.400     5.871    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.023 r  inputstorer/io_led_OBUF[9]_inst_i_11/O
                         net (fo=2, routed)           0.783     6.806    inputstorer/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I1_O)        0.326     7.132 r  inputstorer/io_led_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.717     7.849    inputstorer/io_led_OBUF[10]_inst_i_6_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.973 r  inputstorer/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.295     8.268    inputstorer/io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.392 r  inputstorer/io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.634     9.027    alu16/data1[1]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.177 r  alu16/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.550    11.727    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.752    15.478 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.478    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.216ns  (logic 5.698ns (37.446%)  route 9.518ns (62.554%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          4.400     5.871    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y53         LUT5 (Prop_lut5_I2_O)        0.124     5.995 r  inputstorer/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.802     6.797    inputstorer/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  inputstorer/io_led_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.408     7.329    inputstorer/io_led_OBUF[14]_inst_i_4_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.453 r  inputstorer/io_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.789     8.242    alu16/data1[5]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.150     8.392 r  alu16/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.119    11.511    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.705    15.216 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.216    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.308ns  (logic 6.753ns (47.200%)  route 7.555ns (52.800%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=83, routed)          3.045     4.519    inputstorer/io_dip_IBUF[0]
    SLICE_X60Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.643 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.643    alu16/S[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.023 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.023    alu16/out0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.140    alu16/out0_carry__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  alu16/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.257    alu16/out0_carry__1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.572 f  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           0.892     6.464    inputstorer/io_led_OBUF[8]_inst_i_1_0[0]
    SLICE_X61Y57         LUT4 (Prop_lut4_I0_O)        0.307     6.771 r  inputstorer/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.404     7.175    alu16/io_led[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.124     7.299 r  alu16/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.775     8.074    inputstorer/io_led_OBUF[8]_inst_i_1_0[1]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.198 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.171     8.369    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.493 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.267    10.760    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    14.308 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.308    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.278ns  (logic 5.746ns (40.246%)  route 8.532ns (59.754%))
  Logic Levels:           6  (IBUF=1 LUT3=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          4.400     5.871    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.152     6.023 r  inputstorer/io_led_OBUF[9]_inst_i_11/O
                         net (fo=2, routed)           0.640     6.663    inputstorer/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I5_O)        0.326     6.989 r  inputstorer/io_led_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.797     7.786    inputstorer/io_led_OBUF[9]_inst_i_5_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I3_O)        0.124     7.910 r  inputstorer/io_led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.573     8.483    alu16/data1[0]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.124     8.607 r  alu16/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.122    10.728    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    14.278 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.278    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.802ns  (logic 6.509ns (47.158%)  route 7.293ns (52.842%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=83, routed)          3.045     4.519    inputstorer/io_dip_IBUF[0]
    SLICE_X60Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.643 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.643    alu16/S[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.023 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.023    alu16/out0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.140    alu16/out0_carry__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  alu16/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.257    alu16/out0_carry__1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.572 f  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           0.892     6.464    inputstorer/io_led_OBUF[8]_inst_i_1_0[0]
    SLICE_X61Y57         LUT4 (Prop_lut4_I0_O)        0.307     6.771 r  inputstorer/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.404     7.175    alu16/io_led[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.124     7.299 r  alu16/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.952    10.251    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    13.802 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.802    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.789ns  (logic 5.969ns (43.290%)  route 7.820ns (56.710%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          3.180     4.651    inputstorer/io_dip_IBUF[1]
    SLICE_X63Y52         LUT5 (Prop_lut5_I2_O)        0.152     4.803 r  inputstorer/io_led_OBUF[12]_inst_i_8/O
                         net (fo=1, routed)           0.691     5.494    inputstorer/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.326     5.820 r  inputstorer/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.788     6.608    inputstorer/io_led_OBUF[12]_inst_i_4_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.732 r  inputstorer/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.665     7.396    alu16/data1[3]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.148     7.544 r  alu16/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.497    10.041    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.748    13.789 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.789    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.591ns  (logic 5.650ns (41.568%)  route 7.942ns (58.432%))
  Logic Levels:           7  (IBUF=1 LUT3=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          3.891     5.362    inputstorer/io_dip_IBUF[1]
    SLICE_X63Y55         LUT3 (Prop_lut3_I0_O)        0.124     5.486 r  inputstorer/io_led_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.658     6.145    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.269 r  inputstorer/io_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.282     6.551    inputstorer/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     6.675 r  inputstorer/io_led_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.165     6.840    inputstorer/io_led_OBUF[11]_inst_i_4_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.964 r  inputstorer/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.418     7.381    alu16/data1[2]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.124     7.505 r  alu16/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.527    10.032    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    13.591 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.591    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 5.704ns (42.868%)  route 7.601ns (57.132%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          4.137     5.608    inputstorer/io_dip_IBUF[1]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.732 r  inputstorer/io_led_OBUF[20]_inst_i_7/O
                         net (fo=1, routed)           0.280     6.012    inputstorer/io_led_OBUF[20]_inst_i_7_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.136 r  inputstorer/io_led_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.805     6.940    inputstorer/io_led_OBUF[20]_inst_i_4_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.064 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.488     7.552    alu16/data1[11]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.119     7.671 r  alu16/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.892     9.563    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.742    13.305 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    13.305    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.197ns  (logic 6.380ns (48.339%)  route 6.818ns (51.661%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=83, routed)          3.045     4.519    inputstorer/io_dip_IBUF[0]
    SLICE_X60Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.643 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.643    alu16/S[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.023 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.023    alu16/out0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.140 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.140    alu16/out0_carry__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.257 r  alu16/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.257    alu16/out0_carry__1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.572 r  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           1.001     6.573    inputstorer/io_led_OBUF[8]_inst_i_1_0[0]
    SLICE_X64Y57         LUT4 (Prop_lut4_I2_O)        0.307     6.880 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.772     9.652    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    13.197 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.197    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.181ns  (logic 5.520ns (41.882%)  route 7.660ns (58.118%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=64, routed)          3.010     4.481    inputstorer/io_dip_IBUF[1]
    SLICE_X62Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.605 r  inputstorer/io_led_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.805     5.410    inputstorer/io_led_OBUF[13]_inst_i_6_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124     5.534 r  inputstorer/io_led_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.635     6.168    inputstorer/io_led_OBUF[13]_inst_i_4_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I2_O)        0.124     6.292 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.720     7.012    alu16/data1[4]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124     7.136 r  alu16/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.492     9.627    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    13.181 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.181    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.507ns (60.299%)  route 0.992ns (39.701%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.645     0.875    inputstorer/io_dip_IBUF[5]
    SLICE_X63Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.920 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.267    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.499 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.499    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.529ns (55.581%)  route 1.222ns (44.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=19, routed)          0.635     0.871    inputstorer/io_dip_IBUF[4]
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.916 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.503    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.751 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.751    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.547ns (54.985%)  route 1.266ns (45.015%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.651     0.881    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.926 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.146     1.072    alu16/data1[8]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.117 r  alu16/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.469     1.586    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.813 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.813    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.613ns (57.276%)  route 1.203ns (42.724%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=19, routed)          0.632     0.868    inputstorer/io_dip_IBUF[4]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  inputstorer/io_led_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.169     1.082    alu16/data1[9]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.048     1.130 r  alu16/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.532    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.284     2.817 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.817    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.522ns (53.837%)  route 1.305ns (46.163%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.616     0.846    inputstorer/io_dip_IBUF[5]
    SLICE_X61Y55         LUT6 (Prop_lut6_I4_O)        0.045     0.891 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.277     1.168    alu16/data1[6]
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.213 r  alu16/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.625    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.826 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.826    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.549ns (54.143%)  route 1.312ns (45.857%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.804     1.034    inputstorer/io_dip_IBUF[5]
    SLICE_X59Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.079 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.135     1.214    alu16/data1[12]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  alu16/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.632    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.862 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.862    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.615ns (56.185%)  route 1.259ns (43.815%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=19, routed)          0.675     0.911    inputstorer/io_dip_IBUF[4]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.956 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.146     1.102    alu16/data1[7]
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.046     1.148 r  alu16/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.439     1.586    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.288     2.874 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.874    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.615ns (56.114%)  route 1.263ns (43.886%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=19, routed)          0.718     0.948    inputstorer/io_dip_IBUF[5]
    SLICE_X59Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.993 r  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.154     1.147    alu16/data1[13]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.048     1.195 r  alu16/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.586    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.292     2.878 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.878    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.913ns  (logic 1.549ns (53.182%)  route 1.364ns (46.818%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=19, routed)          0.719     0.955    inputstorer/io_dip_IBUF[4]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.000 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.266     1.266    alu16/data1[10]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.045     1.311 r  alu16/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.690    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.913 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.913    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.883ns  (logic 5.161ns (37.173%)  route 8.722ns (62.827%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=62, routed)          2.099     7.765    inputstorer/M_inputstorer_outB[3]
    SLICE_X62Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.889 r  inputstorer/io_led_OBUF[13]_inst_i_9/O
                         net (fo=2, routed)           0.846     8.734    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I2_O)        0.152     8.886 r  inputstorer/io_led_OBUF[13]_inst_i_8/O
                         net (fo=2, routed)           0.660     9.546    inputstorer/io_led_OBUF[13]_inst_i_8_n_0
    SLICE_X62Y53         LUT5 (Prop_lut5_I1_O)        0.326     9.872 r  inputstorer/io_led_OBUF[14]_inst_i_8/O
                         net (fo=1, routed)           0.802    10.674    inputstorer/io_led_OBUF[14]_inst_i_8_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.798 r  inputstorer/io_led_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.408    11.206    inputstorer/io_led_OBUF[14]_inst_i_4_n_0
    SLICE_X59Y54         LUT6 (Prop_lut6_I2_O)        0.124    11.330 r  inputstorer/io_led_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.789    12.119    alu16/data1[5]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.150    12.269 r  alu16/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.119    15.388    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.705    19.093 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.093    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.288ns  (logic 5.200ns (39.134%)  route 8.088ns (60.866%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=62, routed)          2.099     7.765    inputstorer/M_inputstorer_outB[3]
    SLICE_X62Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.889 r  inputstorer/io_led_OBUF[13]_inst_i_9/O
                         net (fo=2, routed)           0.846     8.734    inputstorer/io_led_OBUF[13]_inst_i_9_n_0
    SLICE_X62Y52         LUT3 (Prop_lut3_I0_O)        0.124     8.858 r  inputstorer/io_led_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.504     9.362    inputstorer/io_led_OBUF[11]_inst_i_8_n_0
    SLICE_X63Y52         LUT5 (Prop_lut5_I1_O)        0.150     9.512 r  inputstorer/io_led_OBUF[12]_inst_i_8/O
                         net (fo=1, routed)           0.691    10.203    inputstorer/io_led_OBUF[12]_inst_i_8_n_0
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.326    10.529 r  inputstorer/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.788    11.317    inputstorer/io_led_OBUF[12]_inst_i_4_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.441 r  inputstorer/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.665    12.105    alu16/data1[3]
    SLICE_X64Y56         LUT3 (Prop_lut3_I2_O)        0.148    12.253 r  alu16/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.497    14.750    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.748    18.498 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.498    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.632ns  (logic 4.753ns (37.630%)  route 7.878ns (62.370%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=62, routed)          2.098     7.764    inputstorer/M_inputstorer_outB[3]
    SLICE_X60Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  inputstorer/io_led_OBUF[12]_inst_i_15/O
                         net (fo=3, routed)           0.813     8.701    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.825 r  inputstorer/io_led_OBUF[12]_inst_i_10/O
                         net (fo=2, routed)           0.317     9.142    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.124     9.266 r  inputstorer/io_led_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.805    10.071    inputstorer/io_led_OBUF[13]_inst_i_6_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  inputstorer/io_led_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.635    10.829    inputstorer/io_led_OBUF[13]_inst_i_4_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.953 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.720    11.673    alu16/data1[4]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124    11.797 r  alu16/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.492    14.288    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.842 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.842    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.233ns  (logic 4.993ns (40.813%)  route 7.240ns (59.187%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=12, routed)          1.440     7.166    inputstorer/Q[9]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.290 r  inputstorer/io_led_OBUF[16]_inst_i_12/O
                         net (fo=2, routed)           0.986     8.276    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.150     8.426 r  inputstorer/io_led_OBUF[14]_inst_i_10/O
                         net (fo=2, routed)           0.660     9.086    inputstorer/io_led_OBUF[14]_inst_i_10_n_0
    SLICE_X62Y53         LUT5 (Prop_lut5_I0_O)        0.328     9.414 r  inputstorer/io_led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.815    10.229    inputstorer/io_led_OBUF[15]_inst_i_6_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.353 r  inputstorer/io_led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.660    11.014    inputstorer/io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.138 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.815    11.953    alu16/data1[6]
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.124    12.077 r  alu16/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.863    13.940    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    17.441 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.441    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.111ns  (logic 4.854ns (40.077%)  route 7.257ns (59.923%))
  Logic Levels:           6  (LUT3=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=62, routed)          2.098     7.764    inputstorer/M_inputstorer_outB[3]
    SLICE_X60Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.888 r  inputstorer/io_led_OBUF[12]_inst_i_15/O
                         net (fo=3, routed)           0.963     8.851    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X64Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.975 r  inputstorer/io_led_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.717     9.692    inputstorer/io_led_OBUF[10]_inst_i_6_n_0
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.816 r  inputstorer/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.295    10.111    inputstorer/io_led_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124    10.235 r  inputstorer/io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.634    10.869    alu16/data1[1]
    SLICE_X65Y55         LUT3 (Prop_lut3_I2_O)        0.150    11.019 r  alu16/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.550    13.569    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.752    17.321 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.321    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.096ns  (logic 4.834ns (39.966%)  route 7.262ns (60.034%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=59, routed)          2.024     7.690    inputstorer/M_inputstorer_outB[2]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.842 r  inputstorer/io_led_OBUF[22]_inst_i_9/O
                         net (fo=2, routed)           0.821     8.663    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.332     8.995 r  inputstorer/io_led_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.965     9.961    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.085 r  inputstorer/io_led_OBUF[19]_inst_i_4/O
                         net (fo=1, routed)           0.816    10.900    inputstorer/io_led_OBUF[19]_inst_i_4_n_0
    SLICE_X61Y56         LUT6 (Prop_lut6_I2_O)        0.124    11.024 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.806    11.830    alu16/data1[10]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.124    11.954 r  alu16/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.830    13.784    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.522    17.306 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    17.306    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.899ns  (logic 5.049ns (42.428%)  route 6.851ns (57.572%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=59, routed)          2.024     7.690    inputstorer/M_inputstorer_outB[2]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.842 r  inputstorer/io_led_OBUF[22]_inst_i_9/O
                         net (fo=2, routed)           0.821     8.663    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y55         LUT3 (Prop_lut3_I2_O)        0.332     8.995 r  inputstorer/io_led_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.821     9.816    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.124     9.940 r  inputstorer/io_led_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.805    10.745    inputstorer/io_led_OBUF[20]_inst_i_4_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    10.869 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.488    11.357    alu16/data1[11]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.119    11.476 r  alu16/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.892    13.368    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         3.742    17.109 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    17.109    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.889ns  (logic 5.735ns (48.241%)  route 6.154ns (51.759%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.625     5.209    inputstorer/CLK
    SLICE_X61Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  inputstorer/M_storeA_q_reg[2]/Q
                         net (fo=11, routed)          1.644     7.309    inputstorer/Q[2]
    SLICE_X60Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.433 r  inputstorer/out0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.433    alu16/S[2]
    SLICE_X60Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.813 r  alu16/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.813    alu16/out0_carry_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  alu16/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.930    alu16/out0_carry__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.047 r  alu16/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.047    alu16/out0_carry__1_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.362 f  alu16/out0_carry__2/O[3]
                         net (fo=5, routed)           0.892     9.254    inputstorer/io_led_OBUF[8]_inst_i_1_0[0]
    SLICE_X61Y57         LUT4 (Prop_lut4_I0_O)        0.307     9.561 r  inputstorer/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.404     9.965    alu16/io_led[2]
    SLICE_X61Y56         LUT4 (Prop_lut4_I3_O)        0.124    10.089 r  alu16/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.775    10.865    inputstorer/io_led_OBUF[8]_inst_i_1_0[1]
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.124    10.989 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.171    11.160    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.284 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.267    13.551    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    17.098 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.098    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.880ns  (logic 5.267ns (44.334%)  route 6.613ns (55.666%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.626     5.210    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=59, routed)          2.024     7.690    inputstorer/M_inputstorer_outB[2]
    SLICE_X59Y53         LUT5 (Prop_lut5_I1_O)        0.152     7.842 r  inputstorer/io_led_OBUF[22]_inst_i_9/O
                         net (fo=2, routed)           0.821     8.663    inputstorer/io_led_OBUF[22]_inst_i_9_n_0
    SLICE_X58Y55         LUT3 (Prop_lut3_I0_O)        0.360     9.023 r  inputstorer/io_led_OBUF[22]_inst_i_6/O
                         net (fo=2, routed)           0.674     9.697    inputstorer/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I3_O)        0.326    10.023 r  inputstorer/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.797    10.820    inputstorer/io_led_OBUF[22]_inst_i_4_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.124    10.944 r  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.469    11.413    alu16/data1[13]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.118    11.531 r  alu16/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.828    13.359    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.731    17.090 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    17.090    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.835ns  (logic 4.788ns (40.453%)  route 7.047ns (59.547%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=12, routed)          1.440     7.166    inputstorer/Q[9]
    SLICE_X64Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.290 r  inputstorer/io_led_OBUF[16]_inst_i_12/O
                         net (fo=2, routed)           0.827     8.118    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I5_O)        0.124     8.242 r  inputstorer/io_led_OBUF[16]_inst_i_9/O
                         net (fo=2, routed)           0.718     8.959    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I1_O)        0.124     9.083 r  inputstorer/io_led_OBUF[17]_inst_i_7/O
                         net (fo=1, routed)           0.811     9.894    inputstorer/io_led_OBUF[17]_inst_i_7_n_0
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.018 r  inputstorer/io_led_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.810    10.828    inputstorer/io_led_OBUF[17]_inst_i_4_n_0
    SLICE_X62Y57         LUT6 (Prop_lut6_I2_O)        0.124    10.952 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.444    11.396    alu16/data1[8]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.124    11.520 r  alu16/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.997    13.517    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    17.043 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.043    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.571ns (67.576%)  route 0.754ns (32.424%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=16, routed)          0.127     1.803    inputstorer/Q[14]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.082     1.930    inputstorer/alu16/boolean/out__195[14]
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.975 r  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.154     2.129    alu16/data1[13]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.048     2.177 r  alu16/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.568    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.292     3.859 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.859    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.524ns (65.433%)  route 0.805ns (34.567%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeB_q_reg[15]/Q
                         net (fo=4, routed)           0.112     1.790    inputstorer/M_inputstorer_outB[15]
    SLICE_X64Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  inputstorer/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.054     1.889    inputstorer/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.934 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.986    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.045     2.031 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.618    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.866 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.866    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.432ns (59.651%)  route 0.969ns (40.349%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=27, routed)          0.192     1.868    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.913 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.690    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.936 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.936    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.508ns (62.668%)  route 0.898ns (37.332%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeB_q_reg[15]/Q
                         net (fo=4, routed)           0.278     1.956    inputstorer/M_inputstorer_outB[15]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  inputstorer/io_led_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.052     2.053    inputstorer/alu16/boolean/out__195[15]
    SLICE_X63Y57         LUT4 (Prop_lut4_I0_O)        0.045     2.098 r  inputstorer/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.221     2.319    inputstorer/io_led_OBUF[23]_inst_i_3_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I2_O)        0.045     2.364 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.711    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.943 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.943    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.586ns (65.804%)  route 0.824ns (34.196%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=13, routed)          0.154     1.853    inputstorer/Q[10]
    SLICE_X62Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.898 r  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.099     1.997    inputstorer/alu16/boolean/out__195[10]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.042 r  inputstorer/io_led_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.169     2.211    alu16/data1[9]
    SLICE_X62Y57         LUT3 (Prop_lut3_I2_O)        0.048     2.259 r  alu16/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.661    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.284     3.945 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.945    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.528ns (62.143%)  route 0.931ns (37.857%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=15, routed)          0.159     1.858    inputstorer/Q[13]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.264     2.167    inputstorer/alu16/boolean/out__195[13]
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.212 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.135     2.347    alu16/data1[12]
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.045     2.392 r  alu16/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.765    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.994 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.994    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.588ns (64.359%)  route 0.879ns (35.641%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X60Y56         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  inputstorer/M_storeA_q_reg[8]/Q
                         net (fo=13, routed)          0.177     1.877    inputstorer/Q[8]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.922 r  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.117     2.039    inputstorer/alu16/boolean/out__195[8]
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.084 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.146     2.230    alu16/data1[7]
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.046     2.276 r  alu16/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.439     2.715    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.288     4.003 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.003    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.499ns (60.381%)  route 0.984ns (39.619%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X61Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeB_q_reg[11]/Q
                         net (fo=2, routed)           0.150     1.827    inputstorer/M_inputstorer_outB[11]
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  inputstorer/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.189     2.061    inputstorer/alu16/boolean/out__195[11]
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.045     2.106 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.266     2.372    alu16/data1[10]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.045     2.417 r  alu16/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.795    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.019 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.019    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.501ns (60.367%)  route 0.985ns (39.633%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=50, routed)          0.246     1.946    inputstorer/M_inputstorer_outB[0]
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.045     1.991 r  inputstorer/io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.050     2.041    inputstorer/io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.045     2.086 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.277     2.364    alu16/data1[6]
    SLICE_X62Y56         LUT3 (Prop_lut3_I2_O)        0.045     2.409 r  alu16/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.820    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.022 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.022    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.582ns (62.391%)  route 0.953ns (37.609%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/M_storeB_q_reg[12]/Q
                         net (fo=2, routed)           0.290     1.966    inputstorer/M_inputstorer_outB[12]
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  inputstorer/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.099     2.109    inputstorer/alu16/boolean/out__195[12]
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.045     2.154 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.170     2.324    alu16/data1[11]
    SLICE_X58Y57         LUT3 (Prop_lut3_I2_O)        0.049     2.373 r  alu16/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.768    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.302     4.070 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.070    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.888ns  (logic 1.534ns (26.061%)  route 4.353ns (73.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.353     5.888    inputstorer/io_dip_IBUF[13]
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508     4.912    inputstorer/CLK
    SLICE_X60Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.534ns (26.092%)  route 4.346ns (73.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.346     5.880    inputstorer/io_dip_IBUF[13]
    SLICE_X60Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508     4.912    inputstorer/CLK
    SLICE_X60Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.498ns  (logic 1.536ns (27.937%)  route 3.962ns (72.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.962     5.498    inputstorer/io_dip_IBUF[12]
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508     4.912    inputstorer/CLK
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/out0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.536ns (28.690%)  route 3.818ns (71.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.818     5.354    alu16/io_dip_IBUF[7]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 1.536ns (28.703%)  route 3.815ns (71.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.815     5.351    inputstorer/io_dip_IBUF[12]
    SLICE_X59Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.508     4.912    inputstorer/CLK
    SLICE_X59Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/out0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.304ns  (logic 1.536ns (28.957%)  route 3.768ns (71.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.768     5.304    alu16/io_dip_IBUF[7]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu16/out0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.534ns (29.475%)  route 3.671ns (70.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.671     5.206    alu16/io_dip_IBUF[8]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu16/out0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.206ns  (logic 1.534ns (29.475%)  route 3.671ns (70.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.671     5.206    alu16/io_dip_IBUF[8]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.529ns (32.566%)  route 3.166ns (67.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.166     4.695    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X50Y54         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.442     4.846    inputstorer/btnB/sync/CLK
    SLICE_X50Y54         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/out0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.501ns (31.993%)  route 3.190ns (68.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.190     4.691    alu16/SR[0]
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/out0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.254ns (41.384%)  route 0.360ns (58.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.360     0.614    inputstorer/io_dip_IBUF[16]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.257ns (37.719%)  route 0.424ns (62.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.424     0.681    inputstorer/io_dip_IBUF[17]
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.243ns (34.949%)  route 0.452ns (65.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.452     0.695    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X58Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.221ns (31.030%)  route 0.491ns (68.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.491     0.711    inputstorer/io_dip_IBUF[20]
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.240ns (33.659%)  route 0.473ns (66.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.473     0.713    inputstorer/io_dip_IBUF[19]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.232ns (32.055%)  route 0.491ns (67.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.491     0.723    inputstorer/io_dip_IBUF[21]
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.053    inputstorer/CLK
    SLICE_X63Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.232ns (31.419%)  route 0.506ns (68.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.506     0.737    inputstorer/io_dip_IBUF[21]
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X61Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.257ns (34.702%)  route 0.483ns (65.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.483     0.740    inputstorer/io_dip_IBUF[17]
    SLICE_X61Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X61Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.240ns (32.341%)  route 0.502ns (67.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.502     0.742    inputstorer/io_dip_IBUF[19]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.244ns (32.893%)  route 0.498ns (67.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.498     0.742    inputstorer/io_dip_IBUF[15]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C





