
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116078                       # Number of seconds simulated
sim_ticks                                116078381734                       # Number of ticks simulated
final_tick                               1170908999813                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28011                       # Simulator instruction rate (inst/s)
host_op_rate                                    35329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1476077                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892528                       # Number of bytes of host memory used
host_seconds                                 78639.78                       # Real time elapsed on the host
sim_insts                                  2202778826                       # Number of instructions simulated
sim_ops                                    2778226198                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       385536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       365056                       # Number of bytes read from this memory
system.physmem.bytes_read::total               754304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       582400                       # Number of bytes written to this memory
system.physmem.bytes_written::total            582400                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3012                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2852                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5893                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4550                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4550                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      3321342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3144909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6498230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31978                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5017299                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5017299                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5017299                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      3321342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3144909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               11515529                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139349799                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23426899                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19004797                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2000755                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9681567                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9025080                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2523680                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92410                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102393574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128072971                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23426899                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11548760                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28213172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6520497                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2530250                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11960552                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137631207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109418035     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1987571      1.44%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647649      2.65%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3294879      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102999      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1714866      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          998047      0.73%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1040344      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13426817      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137631207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168116                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.919075                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101355365                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3886159                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27848188                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47498                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4493989                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4051276                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155072660                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4493989                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102172009                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1048865                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1680331                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27060508                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1175497                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153371612                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220740                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       509170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216903327                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    714225458                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    714225458                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45198758                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4231897                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14581576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7211605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82608                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610625                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150490045                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139805858                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       157009                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26431857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     58131818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137631207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015801                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79076279     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24092970     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12672932      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7322646      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8110444      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3014142      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667678      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512396      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161720      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137631207                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558933     68.54%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        118540     14.54%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137983     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117735319     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978058      1.41%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12901580      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173995      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139805858                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.003273                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815456                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418215388                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176955921                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136737443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140621314                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269840                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3388141                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       120563                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4493989                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         681961                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103724                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150523857                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61641                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14581576                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7211605                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89683                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1116960                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1121590                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238550                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137498847                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12390637                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2307011                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19564306                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19568104                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173669                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.986717                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136862796                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136737443                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79806867                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224169334                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.981253                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356012                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27394833                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2025892                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133137218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82487329     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466458     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11656832      8.76%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3958296      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885045      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1705820      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1208765      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996848      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771825      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133137218                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771825                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280889642                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305542674                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1718592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.393498                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.393498                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.717619                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.717619                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       619094883                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191400058                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144418932                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139349799                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23534767                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19281384                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1993351                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9619212                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9307661                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2408553                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91520                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104376360                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126299945                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23534767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11716214                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27368800                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5974708                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3136703                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12212100                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1558592                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138846040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.113225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.537398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111477240     80.29%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2197071      1.58%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3761313      2.71%     84.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2179551      1.57%     86.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1709531      1.23%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1516559      1.09%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          920229      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2310090      1.66%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12774456      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138846040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168890                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906352                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103737570                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4282387                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26791219                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        70895                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3963967                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3857861                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152260200                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3963967                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104251576                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         594965                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2812908                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26331114                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       891503                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151226620                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         92492                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516579                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213472928                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    703565098                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    703565098                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170931660                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42541268                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34012                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17030                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2614515                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14062116                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7181592                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69717                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635128                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146271875                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34012                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137290896                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88143                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21803015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48414000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138846040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82827024     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21495750     15.48%     75.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11577501      8.34%     83.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8606127      6.20%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8386919      6.04%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3112975      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2346394      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       315952      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177398      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138846040                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122281     28.02%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163385     37.44%     65.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150766     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115875462     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1859324      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16982      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12382226      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7156902      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137290896                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985225                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436432                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413952407                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168109135                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134363360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137727328                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281045                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2954829                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118204                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3963967                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         398841                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53255                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146305887                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       759606                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14062116                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7181592                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17030                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144353                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062930                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2207283                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135156323                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12071253                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2134573                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19227970                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19129963                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7156717                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969907                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134363415                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134363360                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79451366                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220106511                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.964216                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360968                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99384949                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122506448                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23799680                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2010171                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134882073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.908249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.716153                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85337699     63.27%     63.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23879692     17.70%     80.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9335994      6.92%     87.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4912679      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4181222      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2010419      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       944540      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1466116      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2813712      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134882073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99384949                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122506448                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18170675                       # Number of memory references committed
system.switch_cpus1.commit.loads             11107287                       # Number of loads committed
system.switch_cpus1.commit.membars              16982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17774466                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110287358                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533830                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2813712                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278374489                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296577828                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 503759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99384949                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122506448                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99384949                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.402122                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.402122                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713205                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713205                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607782676                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187591166                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142132941                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33964                       # number of misc regfile writes
system.l2.replacements                           5893                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           771813                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38661                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.963607                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1604.450866                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996535                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1506.587922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.995091                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1426.432723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15698.685255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              8.821385                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12493.030224                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.048964                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.045977                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.043531                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.479086                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.381257                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35833                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29956                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65789                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            19585                       # number of Writeback hits
system.l2.Writeback_hits::total                 19585                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35833                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29956                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65789                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35833                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29956                       # number of overall hits
system.l2.overall_hits::total                   65789                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3012                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2852                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5893                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3012                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2852                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5893                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3012                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2852                       # number of overall misses
system.l2.overall_misses::total                  5893                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2136745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    622446889                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2505022                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    586451320                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1213539976                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2136745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    622446889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2505022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    586451320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1213539976                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2136745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    622446889                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2505022                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    586451320                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1213539976                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32808                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        19585                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19585                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38845                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32808                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71682                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38845                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32808                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71682                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.077539                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.086930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.082210                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.077539                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.086930                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082210                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.077539                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.086930                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082210                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152624.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206655.673639                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 167001.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205628.092567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 205929.064314                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152624.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206655.673639                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 167001.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205628.092567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205929.064314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152624.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206655.673639                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 167001.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205628.092567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205929.064314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4550                       # number of writebacks
system.l2.writebacks::total                      4550                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2852                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5893                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5893                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5893                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1321147                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    447065717                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1629972                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    420350661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    870367497                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1321147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    447065717                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1629972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    420350661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    870367497                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1321147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    447065717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1629972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    420350661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    870367497                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.077539                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.086930                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.082210                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.077539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.086930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.077539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.086930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082210                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94367.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148428.192895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108664.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 147388.029804                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147695.146275                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94367.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148428.192895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 108664.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 147388.029804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147695.146275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94367.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148428.192895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 108664.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 147388.029804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147695.146275                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996528                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011968185                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185676.425486                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996528                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11960536                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11960536                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11960536                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11960536                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11960536                       # number of overall hits
system.cpu0.icache.overall_hits::total       11960536                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2682961                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2682961                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2682961                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2682961                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2682961                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2682961                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11960552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11960552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11960552                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11960552                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11960552                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11960552                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167685.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167685.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167685.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167685.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167685.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167685.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2278145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2278145                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2278145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2278145                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2278145                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2278145                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162724.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162724.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162724.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162724.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162724.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162724.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38845                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168061880                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39101                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.147873                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.606941                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.393059                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904715                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095285                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9320004                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9320004                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16377781                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16377781                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16377781                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16377781                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117598                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117598                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117598                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117598                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117598                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117598                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11625470397                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11625470397                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11625470397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11625470397                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11625470397                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11625470397                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9437602                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9437602                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16495379                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16495379                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16495379                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16495379                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012461                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98857.722045                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98857.722045                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98857.722045                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98857.722045                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98857.722045                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98857.722045                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9422                       # number of writebacks
system.cpu0.dcache.writebacks::total             9422                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78753                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78753                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78753                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38845                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38845                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2981029416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2981029416                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2981029416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2981029416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2981029416                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2981029416                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76741.650560                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76741.650560                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 76741.650560                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 76741.650560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 76741.650560                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 76741.650560                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.995083                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015613608                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203066.394794                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.995083                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024031                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12212082                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12212082                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12212082                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12212082                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12212082                       # number of overall hits
system.cpu1.icache.overall_hits::total       12212082                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3105312                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3105312                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3105312                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3105312                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3105312                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3105312                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12212100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12212100                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12212100                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12212100                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12212100                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12212100                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172517.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172517.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172517.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172517.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172517.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172517.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2629858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2629858                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2629858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2629858                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2629858                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2629858                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175323.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175323.866667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175323.866667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175323.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175323.866667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175323.866667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32808                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162756406                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33064                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4922.465703                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.677306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.322694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901083                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098917                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9002515                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9002515                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7029424                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7029424                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17013                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17013                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16031939                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16031939                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16031939                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16031939                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        83692                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83692                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        83692                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         83692                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        83692                       # number of overall misses
system.cpu1.dcache.overall_misses::total        83692                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7410282343                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7410282343                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7410282343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7410282343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7410282343                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7410282343                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9086207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9086207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7029424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7029424                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16115631                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16115631                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16115631                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16115631                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009211                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005193                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 88542.302048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88542.302048                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 88542.302048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88542.302048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 88542.302048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88542.302048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10163                       # number of writebacks
system.cpu1.dcache.writebacks::total            10163                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        50884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        50884                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        50884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        50884                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        50884                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        50884                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32808                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32808                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32808                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2568394258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2568394258                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2568394258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2568394258                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2568394258                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2568394258                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78285.608937                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78285.608937                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 78285.608937                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78285.608937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 78285.608937                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78285.608937                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
