//
// Generated (version 2020.3-Lite<build 71107>) at Sun Feb 26 14:09:16 2023
//

module ipm_distributed_sdpram_v1_2_fifo_0
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [9:0] wr_data,
    input wr_clk,
    input wr_en,
    output [9:0] rd_data
);

    GTP_RAM16X1DP /* mem_0 */ #(
            .INIT(16'b0000000000000000))
        mem_0 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[0]),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_2 */ #(
            .INIT(16'b0000000000000000))
        mem_2 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[2]),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_3 */ #(
            .INIT(16'b0000000000000000))
        mem_3 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[3]),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_4 */ #(
            .INIT(16'b0000000000000000))
        mem_4 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[4]),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_5 */ #(
            .INIT(16'b0000000000000000))
        mem_5 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[5]),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_6 */ #(
            .INIT(16'b0000000000000000))
        mem_6 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[6]),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_7 */ #(
            .INIT(16'b0000000000000000))
        mem_7 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[7]),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_8 */ #(
            .INIT(16'b0000000000000000))
        mem_8 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[8]),
            .DI (wr_data[8]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_9 */ #(
            .INIT(16'b0000000000000000))
        mem_9 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[9]),
            .DI (wr_data[9]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82


endmodule


module ipm_distributed_fifo_ctr_v1_0
(
    input [4:0] rbnext,
    input [4:0] wbnext,
    input N106,
    input _N241,
    input _N242,
    input w_en,
    input wgnext_2ndmsb,
    input wr_clk,
    input wrst,
    output [4:0] nb3,
    output [4:0] rbin,
    output [3:0] rd_addr,
    output [4:0] rptr,
    output [4:0] wbin,
    output [4:0] wptr,
    output [3:0] wr_addr,
    output wfull
);
    wire [3:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co ;
    wire [5:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co ;
    wire N146;
    wire N147;
    wire N166;
    wire rempty;
    wire [4:0] rgnext;
    wire [4:0] rwptr1;
    wire [4:0] rwptr2;
    wire [4:0] wgnext;
    wire [4:0] wrptr1;
    wire [4:0] wrptr2;

    GTP_LUT2 /* N2_1 */ #(
            .INIT(4'b0110))
        N2_1 (
            .Z (wbin[3]),
            .I0 (wptr[3]),
            .I1 (wptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N2_2 */ #(
            .INIT(8'b10010110))
        N2_2 (
            .Z (wbin[2]),
            .I0 (wptr[4]),
            .I1 (wptr[3]),
            .I2 (wr_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N2_3 */ #(
            .INIT(16'b0110100110010110))
        N2_3 (
            .Z (wbin[1]),
            .I0 (wr_addr[1]),
            .I1 (wptr[4]),
            .I2 (wptr[3]),
            .I3 (wr_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N32_0 */ #(
            .INIT(4'b0110))
        N32_0 (
            .Z (wgnext[0]),
            .I0 (wbnext[0]),
            .I1 (wbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_1 */ #(
            .INIT(4'b0110))
        N32_1 (
            .Z (wgnext[1]),
            .I0 (wbnext[1]),
            .I1 (wbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_2 */ #(
            .INIT(4'b0110))
        N32_2 (
            .Z (wgnext[2]),
            .I0 (wbnext[2]),
            .I1 (wgnext_2ndmsb));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_3 */ #(
            .INIT(4'b0110))
        N32_3 (
            .Z (wgnext[3]),
            .I0 (wgnext_2ndmsb),
            .I1 (wbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N74_1 */ #(
            .INIT(4'b0110))
        N74_1 (
            .Z (rbin[3]),
            .I0 (rptr[3]),
            .I1 (rptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N74_2 */ #(
            .INIT(8'b10010110))
        N74_2 (
            .Z (rbin[2]),
            .I0 (rptr[4]),
            .I1 (rptr[3]),
            .I2 (rd_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N74_3 */ #(
            .INIT(16'b0110100110010110))
        N74_3 (
            .Z (rbin[1]),
            .I0 (rd_addr[1]),
            .I1 (rptr[4]),
            .I2 (rptr[3]),
            .I3 (rd_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* \N100_1[0]_2  */ #(
            .INIT(16'b0010000000000000))
        \N100_1[0]_2  (
            .Z (nb3[0]),
            .I0 (_N241),
            .I1 (rempty),
            .I2 (w_en),
            .I3 (_N242));
	// LUT = I0&~I1&I2&I3 ;

    GTP_LUT2 /* N104_0 */ #(
            .INIT(4'b0110))
        N104_0 (
            .Z (rgnext[0]),
            .I0 (rbnext[0]),
            .I1 (rbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_1 */ #(
            .INIT(4'b0110))
        N104_1 (
            .Z (rgnext[1]),
            .I0 (rbnext[1]),
            .I1 (rbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_2 */ #(
            .INIT(4'b0110))
        N104_2 (
            .Z (rgnext[2]),
            .I0 (rbnext[2]),
            .I1 (N106));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_3 */ #(
            .INIT(4'b0110))
        N104_3 (
            .Z (rgnext[3]),
            .I0 (N106),
            .I1 (rbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT5CARRY /* \N146.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_0  (
            .COUT (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wrptr2[0]),
            .I1 (wgnext[0]),
            .I2 (wrptr2[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N146.eq_1  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_1  (
            .COUT (),
            .Z (N146),
            .CIN (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .I0 (),
            .I1 (),
            .I2 (wrptr2[2]),
            .I3 (wgnext[2]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5 /* N147_3 */ #(
            .INIT(32'b00010100100000100000000000000000))
        N147_3 (
            .Z (N147),
            .I0 (wbnext[4]),
            .I1 (wgnext_2ndmsb),
            .I2 (wrptr2[3]),
            .I3 (wrptr2[4]),
            .I4 (N146));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* \N166.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_0  (
            .COUT (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rwptr2[0]),
            .I1 (rgnext[0]),
            .I2 (rwptr2[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_1  (
            .COUT (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .Z (),
            .CIN (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .I0 (rwptr2[2]),
            .I1 (rgnext[2]),
            .I2 (rwptr2[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_2  (
            .COUT (),
            .Z (N166),
            .CIN (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (rwptr2[4]),
            .I3 (rbnext[4]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_DFF_P /* asyn_rempty */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        asyn_rempty (
            .Q (rempty),
            .CLK (wr_clk),
            .D (N166),
            .P (wrst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:194

    GTP_DFF_C /* asyn_wfull */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        asyn_wfull (
            .Q (wfull),
            .C (wrst),
            .CLK (wr_clk),
            .D (N147));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:174

    GTP_DFF_C /* raddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        raddr_msb (
            .Q (rd_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (N106));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[0]  (
            .Q (rd_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[1]  (
            .Q (rd_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[2]  (
            .Q (rd_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[3]  (
            .Q (rptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[4]  (
            .Q (rptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* waddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        waddr_msb (
            .Q (wr_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext_2ndmsb));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[0]  (
            .Q (wr_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[1]  (
            .Q (wr_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[2]  (
            .Q (wr_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112


endmodule


module ipm_distributed_fifo_v1_2_fifo_0
(
    input [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [9:0] wr_data,
    input _N241,
    input _N242,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] rd_addr,
    output [9:0] rd_data,
    output [3:0] wr_addr,
    output _N135,
    output _N142,
    output _N143,
    output _N149,
    output _N155,
    output _N160,
    output _N161,
    output wr_en_real
);
    wire full;
    wire \u_ipm_distributed_fifo_ctr_nb3[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[3]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[2]_floating ;

    GTP_LUT2 /* N1 */ #(
            .INIT(4'b0010))
        N1 (
            .Z (wr_en_real),
            .I0 (wr_en),
            .I1 (full));
	// LUT = I0&~I1 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipm_distributed_sdpram_v1_2_fifo_0 ipm_distributed_sdpram_fifo_0 (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .wr_clk (wr_clk),
            .wr_en (wr_en_real));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:64

    ipm_distributed_fifo_ctr_v1_0 u_ipm_distributed_fifo_ctr (
            .nb3 ({\u_ipm_distributed_fifo_ctr_nb3[4]_floating , \u_ipm_distributed_fifo_ctr_nb3[3]_floating , \u_ipm_distributed_fifo_ctr_nb3[2]_floating , \u_ipm_distributed_fifo_ctr_nb3[1]_floating , _N135}),
            .rbin ({\u_ipm_distributed_fifo_ctr_rbin[4]_floating , _N143, _N149, _N161, \u_ipm_distributed_fifo_ctr_rbin[0]_floating }),
            .rd_addr (rd_addr),
            .rptr ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_ctr_rptr[2]_floating , \u_ipm_distributed_fifo_ctr_rptr[1]_floating , \u_ipm_distributed_fifo_ctr_rptr[0]_floating }),
            .wbin ({\u_ipm_distributed_fifo_ctr_wbin[4]_floating , _N142, _N155, _N160, \u_ipm_distributed_fifo_ctr_wbin[0]_floating }),
            .wptr ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_ctr_wptr[2]_floating , \u_ipm_distributed_fifo_ctr_wptr[1]_floating , \u_ipm_distributed_fifo_ctr_wptr[0]_floating }),
            .wr_addr (wr_addr),
            .rbnext ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .wbnext ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wfull (full),
            .N106 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            ._N241 (_N241),
            ._N242 (_N242),
            .w_en (wr_en),
            .wgnext_2ndmsb (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .wr_clk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:84


endmodule


module fifo_0
(
    input [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [9:0] wr_data,
    input _N241,
    input _N242,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [9:0] rd_data,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output _N135,
    output _N142,
    output _N143,
    output _N149,
    output _N155,
    output _N160,
    output _N161,
    output \u_ipm_distributed_fifo_fifo_0/wr_en_real 
);
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating ;

    ipm_distributed_fifo_v1_2_fifo_0 u_ipm_distributed_fifo_fifo_0 (
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_addr ({\u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .rd_data (rd_data),
            .wr_addr ({\u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wr_data (wr_data),
            ._N135 (_N135),
            ._N142 (_N142),
            ._N143 (_N143),
            ._N149 (_N149),
            ._N155 (_N155),
            ._N160 (_N160),
            ._N161 (_N161),
            .wr_en_real (\u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            ._N241 (_N241),
            ._N242 (_N242),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/fifo_0/fifo_0.v:89


endmodule


module line_buffer
(
    input [8:0] N9,
    input [9:0] din,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input clk,
    input rst_n,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 ,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb ,
    input valid_in,
    output [8:0] cnt,
    output [9:0] dout,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output N0,
    output N24,
    output _N241,
    output _N242,
    output valid_out
);
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;

    GTP_INV N0_vname (
            .Z (N0),
            .I (rst_n));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT3 /* N16 */ #(
            .INIT(8'b10000000))
        N16 (
            .Z (valid_out),
            .I0 (_N241),
            .I1 (valid_in),
            .I2 (_N242));
	// LUT = I0&I1&I2 ;
	// ../source/FH/Desktop/line_buffer.v:37

    GTP_LUT4 /* N24_7 */ #(
            .INIT(16'b0000000100000000))
        N24_7 (
            .Z (_N241),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (cnt[5]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N24_8 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N24_8 (
            .Z (_N242),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (cnt[8]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N24_9 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N24_9 (
            .Z (N24),
            .I0 (cnt[5]),
            .I1 (cnt[4]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (_N242));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[0]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[1]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[2]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[3]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[4]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[5]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[6]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[7]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[8]));
	// ../source/FH/Desktop/line_buffer.v:25

    fifo_0 u_line_fifo (
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_data (dout),
            .\u_ipm_distributed_fifo_fifo_0/rd_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_ipm_distributed_fifo_fifo_0/wr_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wr_data (din),
            ._N135 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 [0] ),
            ._N142 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [3] ),
            ._N143 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [3] ),
            ._N149 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [2] ),
            ._N155 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [2] ),
            ._N160 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [1] ),
            ._N161 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [1] ),
            .\u_ipm_distributed_fifo_fifo_0/wr_en_real  (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 [0] ),
            ._N241 (_N241),
            ._N242 (_N242),
            .wr_clk (clk),
            .wr_en (valid_in),
            .wr_rst (rst_n));
	// ../source/FH/Desktop/line_buffer.v:57


endmodule


module ipm_distributed_sdpram_v1_2_fifo_0_unq6
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [9:0] wr_data,
    input wr_clk,
    input wr_en,
    output [9:0] rd_data
);

    GTP_RAM16X1DP /* mem_0 */ #(
            .INIT(16'b0000000000000000))
        mem_0 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[0]),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_2 */ #(
            .INIT(16'b0000000000000000))
        mem_2 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[2]),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_3 */ #(
            .INIT(16'b0000000000000000))
        mem_3 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[3]),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_4 */ #(
            .INIT(16'b0000000000000000))
        mem_4 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[4]),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_5 */ #(
            .INIT(16'b0000000000000000))
        mem_5 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[5]),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_6 */ #(
            .INIT(16'b0000000000000000))
        mem_6 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[6]),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_7 */ #(
            .INIT(16'b0000000000000000))
        mem_7 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[7]),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_8 */ #(
            .INIT(16'b0000000000000000))
        mem_8 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[8]),
            .DI (wr_data[8]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_9 */ #(
            .INIT(16'b0000000000000000))
        mem_9 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[9]),
            .DI (wr_data[9]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82


endmodule


module ipm_distributed_fifo_ctr_v1_0_unq6
(
    input [4:0] rbnext,
    input [4:0] wbnext,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input N106,
    input _N241,
    input _N242,
    input nt_valid_in,
    input wgnext_2ndmsb,
    input wr_clk,
    input wrst,
    output [4:0] nb3,
    output [4:0] rbin,
    output [3:0] rd_addr,
    output [4:0] rptr,
    output [4:0] wbin,
    output [4:0] wptr,
    output [3:0] wr_addr,
    output wfull
);
    wire [3:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co ;
    wire [5:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co ;
    wire N146;
    wire N147;
    wire N166;
    wire rempty;
    wire [4:0] rgnext;
    wire [4:0] rwptr1;
    wire [4:0] rwptr2;
    wire [4:0] wgnext;
    wire [4:0] wrptr1;
    wire [4:0] wrptr2;

    GTP_LUT2 /* N2_1 */ #(
            .INIT(4'b0110))
        N2_1 (
            .Z (wbin[3]),
            .I0 (wptr[3]),
            .I1 (wptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N2_2 */ #(
            .INIT(8'b10010110))
        N2_2 (
            .Z (wbin[2]),
            .I0 (wptr[4]),
            .I1 (wptr[3]),
            .I2 (wr_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N2_3 */ #(
            .INIT(16'b0110100110010110))
        N2_3 (
            .Z (wbin[1]),
            .I0 (wr_addr[1]),
            .I1 (wptr[4]),
            .I2 (wptr[3]),
            .I3 (wr_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N32_0 */ #(
            .INIT(4'b0110))
        N32_0 (
            .Z (wgnext[0]),
            .I0 (wbnext[0]),
            .I1 (wbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_1 */ #(
            .INIT(4'b0110))
        N32_1 (
            .Z (wgnext[1]),
            .I0 (wbnext[1]),
            .I1 (wbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_2 */ #(
            .INIT(4'b0110))
        N32_2 (
            .Z (wgnext[2]),
            .I0 (wbnext[2]),
            .I1 (wgnext_2ndmsb));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_3 */ #(
            .INIT(4'b0110))
        N32_3 (
            .Z (wgnext[3]),
            .I0 (wgnext_2ndmsb),
            .I1 (wbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N74_1 */ #(
            .INIT(4'b0110))
        N74_1 (
            .Z (rbin[3]),
            .I0 (rptr[3]),
            .I1 (rptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N74_2 */ #(
            .INIT(8'b10010110))
        N74_2 (
            .Z (rbin[2]),
            .I0 (rptr[4]),
            .I1 (rptr[3]),
            .I2 (rd_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N74_3 */ #(
            .INIT(16'b0110100110010110))
        N74_3 (
            .Z (rbin[1]),
            .I0 (rd_addr[1]),
            .I1 (rptr[4]),
            .I2 (rptr[3]),
            .I3 (rd_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N100_1[0]  */ #(
            .INIT(32'b00000000100000000000000000000000))
        \N100_1[0]  (
            .Z (nb3[0]),
            .I0 (_N242),
            .I1 (_N241),
            .I2 (nt_valid_in),
            .I3 (rempty),
            .I4 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT2 /* N104_0 */ #(
            .INIT(4'b0110))
        N104_0 (
            .Z (rgnext[0]),
            .I0 (rbnext[0]),
            .I1 (rbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_1 */ #(
            .INIT(4'b0110))
        N104_1 (
            .Z (rgnext[1]),
            .I0 (rbnext[1]),
            .I1 (rbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_2 */ #(
            .INIT(4'b0110))
        N104_2 (
            .Z (rgnext[2]),
            .I0 (rbnext[2]),
            .I1 (N106));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_3 */ #(
            .INIT(4'b0110))
        N104_3 (
            .Z (rgnext[3]),
            .I0 (N106),
            .I1 (rbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT5CARRY /* \N146.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_0  (
            .COUT (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wrptr2[0]),
            .I1 (wgnext[0]),
            .I2 (wrptr2[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N146.eq_1  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_1  (
            .COUT (),
            .Z (N146),
            .CIN (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .I0 (),
            .I1 (),
            .I2 (wrptr2[2]),
            .I3 (wgnext[2]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5 /* N147_3 */ #(
            .INIT(32'b00010100100000100000000000000000))
        N147_3 (
            .Z (N147),
            .I0 (wbnext[4]),
            .I1 (wgnext_2ndmsb),
            .I2 (wrptr2[3]),
            .I3 (wrptr2[4]),
            .I4 (N146));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* \N166.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_0  (
            .COUT (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rwptr2[0]),
            .I1 (rgnext[0]),
            .I2 (rwptr2[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_1  (
            .COUT (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .Z (),
            .CIN (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .I0 (rwptr2[2]),
            .I1 (rgnext[2]),
            .I2 (rwptr2[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_2  (
            .COUT (),
            .Z (N166),
            .CIN (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (rwptr2[4]),
            .I3 (rbnext[4]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_DFF_P /* asyn_rempty */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        asyn_rempty (
            .Q (rempty),
            .CLK (wr_clk),
            .D (N166),
            .P (wrst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:194

    GTP_DFF_C /* asyn_wfull */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        asyn_wfull (
            .Q (wfull),
            .C (wrst),
            .CLK (wr_clk),
            .D (N147));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:174

    GTP_DFF_C /* raddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        raddr_msb (
            .Q (rd_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (N106));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[0]  (
            .Q (rd_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[1]  (
            .Q (rd_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[2]  (
            .Q (rd_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[3]  (
            .Q (rptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[4]  (
            .Q (rptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* waddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        waddr_msb (
            .Q (wr_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext_2ndmsb));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[0]  (
            .Q (wr_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[1]  (
            .Q (wr_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[2]  (
            .Q (wr_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112


endmodule


module ipm_distributed_fifo_v1_2_fifo_0_unq6
(
    input [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [9:0] wr_data,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input _N241,
    input _N242,
    input nt_valid_in,
    input wr_clk,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] rd_addr,
    output [9:0] rd_data,
    output [3:0] wr_addr,
    output _N137,
    output _N144,
    output _N145,
    output _N150,
    output _N151,
    output _N156,
    output _N162,
    output wr_en_real
);
    wire full;
    wire \u_ipm_distributed_fifo_ctr_nb3[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[3]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[2]_floating ;

    GTP_LUT4 /* N1_2 */ #(
            .INIT(16'b0010000000000000))
        N1_2 (
            .Z (wr_en_real),
            .I0 (_N241),
            .I1 (full),
            .I2 (nt_valid_in),
            .I3 (_N242));
	// LUT = I0&~I1&I2&I3 ;

(* PAP_RAM_STYLE="select_ram" *)    ipm_distributed_sdpram_v1_2_fifo_0_unq6 ipm_distributed_sdpram_fifo_0 (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .wr_clk (wr_clk),
            .wr_en (wr_en_real));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:64

    ipm_distributed_fifo_ctr_v1_0_unq6 u_ipm_distributed_fifo_ctr (
            .nb3 ({\u_ipm_distributed_fifo_ctr_nb3[4]_floating , \u_ipm_distributed_fifo_ctr_nb3[3]_floating , \u_ipm_distributed_fifo_ctr_nb3[2]_floating , \u_ipm_distributed_fifo_ctr_nb3[1]_floating , _N137}),
            .rbin ({\u_ipm_distributed_fifo_ctr_rbin[4]_floating , _N145, _N151, _N156, \u_ipm_distributed_fifo_ctr_rbin[0]_floating }),
            .rd_addr (rd_addr),
            .rptr ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_ctr_rptr[2]_floating , \u_ipm_distributed_fifo_ctr_rptr[1]_floating , \u_ipm_distributed_fifo_ctr_rptr[0]_floating }),
            .wbin ({\u_ipm_distributed_fifo_ctr_wbin[4]_floating , _N144, _N150, _N162, \u_ipm_distributed_fifo_ctr_wbin[0]_floating }),
            .wptr ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_ctr_wptr[2]_floating , \u_ipm_distributed_fifo_ctr_wptr[1]_floating , \u_ipm_distributed_fifo_ctr_wptr[0]_floating }),
            .wr_addr (wr_addr),
            .rbnext ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .wbnext ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wfull (full),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .N106 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            ._N241 (_N241),
            ._N242 (_N242),
            .nt_valid_in (nt_valid_in),
            .wgnext_2ndmsb (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .wr_clk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:84


endmodule


module fifo_0_unq6
(
    input [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [9:0] wr_data,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input _N241,
    input _N242,
    input nt_valid_in,
    input wr_clk,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [9:0] rd_data,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output _N137,
    output _N144,
    output _N145,
    output _N150,
    output _N151,
    output _N156,
    output _N162,
    output \u_ipm_distributed_fifo_fifo_0/wr_en_real 
);
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating ;

    ipm_distributed_fifo_v1_2_fifo_0_unq6 u_ipm_distributed_fifo_fifo_0 (
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_addr ({\u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .rd_data (rd_data),
            .wr_addr ({\u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wr_data (wr_data),
            ._N137 (_N137),
            ._N144 (_N144),
            ._N145 (_N145),
            ._N150 (_N150),
            ._N151 (_N151),
            ._N156 (_N156),
            ._N162 (_N162),
            .wr_en_real (\u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            ._N241 (_N241),
            ._N242 (_N242),
            .nt_valid_in (nt_valid_in),
            .wr_clk (wr_clk),
            .wr_rst (wr_rst));
	// ../ipcore/fifo_0/fifo_0.v:89


endmodule


module line_buffer_unq6
(
    input [8:0] N9,
    input [9:0] din,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input N0,
    input _N241,
    input _N242,
    input clk,
    input nt_valid_in,
    input rst_n,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 ,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb ,
    input valid_in,
    output [8:0] cnt,
    output [9:0] dout,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output N24,
    output valid_out
);
    wire _N251;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;

    GTP_LUT4 /* N16 */ #(
            .INIT(16'b1000000000000000))
        N16 (
            .Z (valid_out),
            .I0 (_N242),
            .I1 (_N241),
            .I2 (nt_valid_in),
            .I3 (N24));
	// LUT = I0&I1&I2&I3 ;
	// ../source/FH/Desktop/line_buffer.v:37

    GTP_LUT5 /* N24_8 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N24_8 (
            .Z (_N251),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (cnt[8]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N24_9 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N24_9 (
            .Z (N24),
            .I0 (cnt[5]),
            .I1 (cnt[4]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (_N251));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[0]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[1]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[2]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[3]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[4]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[5]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[6]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[7]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[8]));
	// ../source/FH/Desktop/line_buffer.v:25

    fifo_0_unq6 u_line_fifo (
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_data (dout),
            .\u_ipm_distributed_fifo_fifo_0/rd_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_ipm_distributed_fifo_fifo_0/wr_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wr_data (din),
            ._N137 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 [0] ),
            ._N144 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [3] ),
            ._N145 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [3] ),
            ._N150 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [2] ),
            ._N151 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [2] ),
            ._N156 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [1] ),
            ._N162 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [1] ),
            .\u_ipm_distributed_fifo_fifo_0/wr_en_real  (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 [0] ),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (N24),
            ._N241 (_N241),
            ._N242 (_N242),
            .nt_valid_in (nt_valid_in),
            .wr_clk (clk),
            .wr_rst (rst_n));
	// ../source/FH/Desktop/line_buffer.v:57


endmodule


module ipm_distributed_sdpram_v1_2_fifo_0_unq8
(
    input [3:0] rd_addr,
    input [3:0] wr_addr,
    input [9:0] wr_data,
    input wr_clk,
    input wr_en,
    output [9:0] rd_data
);

    GTP_RAM16X1DP /* mem_0 */ #(
            .INIT(16'b0000000000000000))
        mem_0 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[0]),
            .DI (wr_data[0]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_1 */ #(
            .INIT(16'b0000000000000000))
        mem_1 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[1]),
            .DI (wr_data[1]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_2 */ #(
            .INIT(16'b0000000000000000))
        mem_2 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[2]),
            .DI (wr_data[2]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_3 */ #(
            .INIT(16'b0000000000000000))
        mem_3 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[3]),
            .DI (wr_data[3]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_4 */ #(
            .INIT(16'b0000000000000000))
        mem_4 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[4]),
            .DI (wr_data[4]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_5 */ #(
            .INIT(16'b0000000000000000))
        mem_5 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[5]),
            .DI (wr_data[5]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_6 */ #(
            .INIT(16'b0000000000000000))
        mem_6 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[6]),
            .DI (wr_data[6]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_7 */ #(
            .INIT(16'b0000000000000000))
        mem_7 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[7]),
            .DI (wr_data[7]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_8 */ #(
            .INIT(16'b0000000000000000))
        mem_8 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[8]),
            .DI (wr_data[8]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82

    GTP_RAM16X1DP /* mem_9 */ #(
            .INIT(16'b0000000000000000))
        mem_9 (
            .RADDR (rd_addr),
            .WADDR (wr_addr),
            .DO (rd_data[9]),
            .DI (wr_data[9]),
            .WCLK (wr_clk),
            .WE (wr_en));
	// ../ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v:82


endmodule


module ipm_distributed_fifo_ctr_v1_0_unq8
(
    input [4:0] rbnext,
    input [2:0] valid_out_r,
    input [4:0] wbnext,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input N106,
    input _N215,
    input _N216,
    input wgnext_2ndmsb,
    input wr_clk,
    input wrst,
    output [4:0] nb3,
    output [4:0] rbin,
    output [3:0] rd_addr,
    output [4:0] rptr,
    output [4:0] wbin,
    output [4:0] wptr,
    output [3:0] wr_addr,
    output wfull
);
    wire [3:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co ;
    wire [5:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co ;
    wire N146;
    wire N147;
    wire N166;
    wire rempty;
    wire [4:0] rgnext;
    wire [4:0] rwptr1;
    wire [4:0] rwptr2;
    wire [4:0] wgnext;
    wire [4:0] wrptr1;
    wire [4:0] wrptr2;

    GTP_LUT2 /* N2_1 */ #(
            .INIT(4'b0110))
        N2_1 (
            .Z (wbin[3]),
            .I0 (wptr[3]),
            .I1 (wptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N2_2 */ #(
            .INIT(8'b10010110))
        N2_2 (
            .Z (wbin[2]),
            .I0 (wptr[4]),
            .I1 (wptr[3]),
            .I2 (wr_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N2_3 */ #(
            .INIT(16'b0110100110010110))
        N2_3 (
            .Z (wbin[1]),
            .I0 (wr_addr[1]),
            .I1 (wptr[4]),
            .I2 (wptr[3]),
            .I3 (wr_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N32_0 */ #(
            .INIT(4'b0110))
        N32_0 (
            .Z (wgnext[0]),
            .I0 (wbnext[0]),
            .I1 (wbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_1 */ #(
            .INIT(4'b0110))
        N32_1 (
            .Z (wgnext[1]),
            .I0 (wbnext[1]),
            .I1 (wbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_2 */ #(
            .INIT(4'b0110))
        N32_2 (
            .Z (wgnext[2]),
            .I0 (wbnext[2]),
            .I1 (wgnext_2ndmsb));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N32_3 */ #(
            .INIT(4'b0110))
        N32_3 (
            .Z (wgnext[3]),
            .I0 (wgnext_2ndmsb),
            .I1 (wbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:96

    GTP_LUT2 /* N74_1 */ #(
            .INIT(4'b0110))
        N74_1 (
            .Z (rbin[3]),
            .I0 (rptr[3]),
            .I1 (rptr[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N74_2 */ #(
            .INIT(8'b10010110))
        N74_2 (
            .Z (rbin[2]),
            .I0 (rptr[4]),
            .I1 (rptr[3]),
            .I2 (rd_addr[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N74_3 */ #(
            .INIT(16'b0110100110010110))
        N74_3 (
            .Z (rbin[1]),
            .I0 (rd_addr[1]),
            .I1 (rptr[4]),
            .I2 (rptr[3]),
            .I3 (rd_addr[2]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N100_1[0]_3  */ #(
            .INIT(32'b00001000000000000000000000000000))
        \N100_1[0]_3  (
            .Z (nb3[0]),
            .I0 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I1 (_N216),
            .I2 (rempty),
            .I3 (_N215),
            .I4 (valid_out_r[0]));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT2 /* N104_0 */ #(
            .INIT(4'b0110))
        N104_0 (
            .Z (rgnext[0]),
            .I0 (rbnext[0]),
            .I1 (rbnext[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_1 */ #(
            .INIT(4'b0110))
        N104_1 (
            .Z (rgnext[1]),
            .I0 (rbnext[1]),
            .I1 (rbnext[2]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_2 */ #(
            .INIT(4'b0110))
        N104_2 (
            .Z (rgnext[2]),
            .I0 (rbnext[2]),
            .I1 (N106));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT2 /* N104_3 */ #(
            .INIT(4'b0110))
        N104_3 (
            .Z (rgnext[3]),
            .I0 (N106),
            .I1 (rbnext[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:144

    GTP_LUT5CARRY /* \N146.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_0  (
            .COUT (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wrptr2[0]),
            .I1 (wgnext[0]),
            .I2 (wrptr2[1]),
            .I3 (wgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5CARRY /* \N146.eq_1  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N146.eq_1  (
            .COUT (),
            .Z (N146),
            .CIN (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N146.co [0] ),
            .I0 (),
            .I1 (),
            .I2 (wrptr2[2]),
            .I3 (wgnext[2]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:181

    GTP_LUT5 /* N147_3 */ #(
            .INIT(32'b00010100100000100000000000000000))
        N147_3 (
            .Z (N147),
            .I0 (wbnext[4]),
            .I1 (wgnext_2ndmsb),
            .I2 (wrptr2[3]),
            .I3 (wrptr2[4]),
            .I4 (N146));
	// LUT = (I0&~I1&~I2&~I3&I4)|(I0&I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* \N166.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_0  (
            .COUT (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rwptr2[0]),
            .I1 (rgnext[0]),
            .I2 (rwptr2[1]),
            .I3 (rgnext[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_1  (
            .COUT (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .Z (),
            .CIN (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [0] ),
            .I0 (rwptr2[2]),
            .I1 (rgnext[2]),
            .I2 (rwptr2[3]),
            .I3 (rgnext[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_LUT5CARRY /* \N166.eq_2  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N166.eq_2  (
            .COUT (),
            .Z (N166),
            .CIN (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N166.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (rwptr2[4]),
            .I3 (rbnext[4]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:199

    GTP_DFF_P /* asyn_rempty */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        asyn_rempty (
            .Q (rempty),
            .CLK (wr_clk),
            .D (N166),
            .P (wrst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:194

    GTP_DFF_C /* asyn_wfull */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        asyn_wfull (
            .Q (wfull),
            .C (wrst),
            .CLK (wr_clk),
            .D (N147));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:174

    GTP_DFF_C /* raddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        raddr_msb (
            .Q (rd_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (N106));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[0]  (
            .Q (rd_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[1]  (
            .Q (rd_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[2]  (
            .Q (rd_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[3]  (
            .Q (rptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[4]  (
            .Q (rptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:147

    GTP_DFF_C /* \rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wr_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rwptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:161

    GTP_DFF_C /* waddr_msb */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        waddr_msb (
            .Q (wr_addr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext_2ndmsb));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[0]  (
            .Q (wr_addr[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[1]  (
            .Q (wr_addr[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[2]  (
            .Q (wr_addr[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wgnext[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wbnext[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:98

    GTP_DFF_C /* \wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rd_addr[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (rptr[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[0]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[1]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[2]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[3]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wr_clk),
            .D (wrptr1[4]));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v:112


endmodule


module ipm_distributed_fifo_v1_2_fifo_0_unq8
(
    input [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [2:0] valid_out_r,
    input [9:0] wr_data,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input _N215,
    input _N216,
    input _N241,
    input _N242,
    input nt_valid_in,
    input wr_clk,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] rd_addr,
    output [9:0] rd_data,
    output [3:0] wr_addr,
    output _N139,
    output _N146,
    output _N147,
    output _N152,
    output _N153,
    output _N157,
    output _N158,
    output wr_en_real
);
    wire full;
    wire \u_ipm_distributed_fifo_ctr_nb3[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[3]_floating ;
    wire \u_ipm_distributed_fifo_ctr_nb3[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wbin[4]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_ctr_wptr[2]_floating ;

    GTP_LUT5 /* N1 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N1 (
            .Z (wr_en_real),
            .I0 (_N242),
            .I1 (_N241),
            .I2 (nt_valid_in),
            .I3 (full),
            .I4 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ));
	// LUT = I0&I1&I2&~I3&I4 ;
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:55

(* PAP_RAM_STYLE="select_ram" *)    ipm_distributed_sdpram_v1_2_fifo_0_unq8 ipm_distributed_sdpram_fifo_0 (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .wr_clk (wr_clk),
            .wr_en (wr_en_real));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:64

    ipm_distributed_fifo_ctr_v1_0_unq8 u_ipm_distributed_fifo_ctr (
            .nb3 ({\u_ipm_distributed_fifo_ctr_nb3[4]_floating , \u_ipm_distributed_fifo_ctr_nb3[3]_floating , \u_ipm_distributed_fifo_ctr_nb3[2]_floating , \u_ipm_distributed_fifo_ctr_nb3[1]_floating , _N139}),
            .rbin ({\u_ipm_distributed_fifo_ctr_rbin[4]_floating , _N147, _N153, _N158, \u_ipm_distributed_fifo_ctr_rbin[0]_floating }),
            .rd_addr (rd_addr),
            .rptr ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_ctr_rptr[2]_floating , \u_ipm_distributed_fifo_ctr_rptr[1]_floating , \u_ipm_distributed_fifo_ctr_rptr[0]_floating }),
            .wbin ({\u_ipm_distributed_fifo_ctr_wbin[4]_floating , _N146, _N152, _N157, \u_ipm_distributed_fifo_ctr_wbin[0]_floating }),
            .wptr ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_ctr_wptr[2]_floating , \u_ipm_distributed_fifo_ctr_wptr[1]_floating , \u_ipm_distributed_fifo_ctr_wptr[0]_floating }),
            .wr_addr (wr_addr),
            .rbnext ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .valid_out_r ({1'bz, 1'bz, valid_out_r[0]}),
            .wbnext ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .wfull (full),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .N106 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            ._N215 (_N215),
            ._N216 (_N216),
            .wgnext_2ndmsb (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .wr_clk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v:84


endmodule


module fifo_0_unq8
(
    input [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [2:0] valid_out_r,
    input [9:0] wr_data,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input _N215,
    input _N216,
    input _N241,
    input _N242,
    input nt_valid_in,
    input wr_clk,
    input wr_rst,
    output [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [9:0] rd_data,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [3:0] \u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output _N139,
    output _N146,
    output _N147,
    output _N152,
    output _N153,
    output _N157,
    output _N158,
    output \u_ipm_distributed_fifo_fifo_0/wr_en_real 
);
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating ;
    wire \u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating ;

    ipm_distributed_fifo_v1_2_fifo_0_unq8 u_ipm_distributed_fifo_fifo_0 (
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_ipm_distributed_fifo_fifo_0_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_addr ({\u_ipm_distributed_fifo_fifo_0_rd_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .rd_data (rd_data),
            .wr_addr ({\u_ipm_distributed_fifo_fifo_0_wr_addr[3]_floating , \u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .valid_out_r ({1'bz, 1'bz, valid_out_r[0]}),
            .wr_data (wr_data),
            ._N139 (_N139),
            ._N146 (_N146),
            ._N147 (_N147),
            ._N152 (_N152),
            ._N153 (_N153),
            ._N157 (_N157),
            ._N158 (_N158),
            .wr_en_real (\u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            ._N215 (_N215),
            ._N216 (_N216),
            ._N241 (_N241),
            ._N242 (_N242),
            .nt_valid_in (nt_valid_in),
            .wr_clk (wr_clk),
            .wr_rst (wr_rst));
	// ../ipcore/fifo_0/fifo_0.v:89


endmodule


module line_buffer_unq8
(
    input [8:0] N9,
    input [9:0] din,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ,
    input [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ,
    input [2:0] valid_out_r,
    input \HDL1.buffer_inst[1].line_buffer_inst/N24 ,
    input N0,
    input _N241,
    input _N242,
    input clk,
    input nt_valid_in,
    input rst_n,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 ,
    input \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb ,
    input valid_in,
    output [8:0] cnt,
    output [9:0] dout,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin ,
    output [4:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ,
    output [3:0] \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ,
    output N24
);
    wire _N215;
    wire _N216;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;

    GTP_LUT4 /* N24_7 */ #(
            .INIT(16'b0000000100000000))
        N24_7 (
            .Z (_N215),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (cnt[5]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N24_8 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N24_8 (
            .Z (_N216),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (cnt[8]));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N24_9 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N24_9 (
            .Z (N24),
            .I0 (cnt[5]),
            .I1 (cnt[4]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (_N216));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[0]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[1]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[2]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[3]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[4]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[5]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[6]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[7]));
	// ../source/FH/Desktop/line_buffer.v:25

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (valid_in),
            .CLK (clk),
            .D (N9[8]));
	// ../source/FH/Desktop/line_buffer.v:25

    fifo_0_unq8 u_line_fifo (
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \u_line_fifo_HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .rd_data (dout),
            .\u_ipm_distributed_fifo_fifo_0/rd_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_ipm_distributed_fifo_fifo_0/wr_addr  ({\u_line_fifo_u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106 , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .valid_out_r ({1'bz, 1'bz, valid_out_r[0]}),
            .wr_data (din),
            ._N139 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3 [0] ),
            ._N146 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [3] ),
            ._N147 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [3] ),
            ._N152 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [2] ),
            ._N153 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [2] ),
            ._N157 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin [1] ),
            ._N158 (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin [1] ),
            .\u_ipm_distributed_fifo_fifo_0/wr_en_real  (\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1 [0] ),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            ._N215 (_N215),
            ._N216 (_N216),
            ._N241 (_N241),
            ._N242 (_N242),
            .nt_valid_in (nt_valid_in),
            .wr_clk (clk),
            .wr_rst (rst_n));
	// ../source/FH/Desktop/line_buffer.v:57


endmodule


module matrix_3x3
(
    input [9:0] din,
    input clk,
    input rst_n,
    input valid_in,
    output [9:0] dout,
    output [9:0] dout_r0,
    output [9:0] dout_r1,
    output [9:0] dout_r2,
    output mat_flag
);
    wire \HDL1.buffer_inst[0].line_buffer_inst/N0 ;
    wire [8:0] \HDL1.buffer_inst[0].line_buffer_inst/N9 ;
    wire \HDL1.buffer_inst[0].line_buffer_inst/N24 ;
    wire [8:0] \HDL1.buffer_inst[0].line_buffer_inst/cnt ;
    wire [3:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ;
    wire [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ;
    wire [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ;
    wire [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ;
    wire [4:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ;
    wire [3:0] \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ;
    wire \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ;
    wire [8:0] \HDL1.buffer_inst[1].line_buffer_inst/N9 ;
    wire \HDL1.buffer_inst[1].line_buffer_inst/N24 ;
    wire [8:0] \HDL1.buffer_inst[1].line_buffer_inst/cnt ;
    wire [3:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ;
    wire [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ;
    wire [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ;
    wire [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ;
    wire [4:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ;
    wire [3:0] \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ;
    wire \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ;
    wire [8:0] \HDL1.buffer_inst[2].line_buffer_inst/N9 ;
    wire \HDL1.buffer_inst[2].line_buffer_inst/N24 ;
    wire [8:0] \HDL1.buffer_inst[2].line_buffer_inst/cnt ;
    wire [3:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr ;
    wire [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext ;
    wire [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr ;
    wire [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext ;
    wire [4:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr ;
    wire [3:0] \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr ;
    wire \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ;
    wire N49;
    wire [10:0] N77;
    wire [10:0] N80;
    wire _N0;
    wire _N24;
    wire _N25;
    wire _N26;
    wire _N27;
    wire _N28;
    wire _N29;
    wire _N30;
    wire _N31;
    wire _N32;
    wire _N33;
    wire _N36;
    wire _N37;
    wire _N38;
    wire _N39;
    wire _N40;
    wire _N41;
    wire _N42;
    wire _N43;
    wire _N44;
    wire _N45;
    wire _N48;
    wire _N49;
    wire _N50;
    wire _N51;
    wire _N52;
    wire _N53;
    wire _N54;
    wire _N55;
    wire _N57;
    wire _N58;
    wire _N59;
    wire _N60;
    wire _N61;
    wire _N63;
    wire _N64;
    wire _N65;
    wire _N66;
    wire _N67;
    wire _N74;
    wire _N75;
    wire _N76;
    wire _N77;
    wire _N78;
    wire _N79;
    wire _N80;
    wire _N81;
    wire _N83;
    wire _N84;
    wire _N85;
    wire _N86;
    wire _N87;
    wire _N89;
    wire _N90;
    wire _N91;
    wire _N92;
    wire _N93;
    wire _N100;
    wire _N101;
    wire _N102;
    wire _N103;
    wire _N104;
    wire _N105;
    wire _N106;
    wire _N107;
    wire _N109;
    wire _N110;
    wire _N111;
    wire _N112;
    wire _N113;
    wire _N115;
    wire _N116;
    wire _N117;
    wire _N118;
    wire _N119;
    wire _N135;
    wire _N137;
    wire _N139;
    wire _N141;
    wire _N142;
    wire _N143;
    wire _N144;
    wire _N145;
    wire _N146;
    wire _N147;
    wire _N149;
    wire _N150;
    wire _N151;
    wire _N152;
    wire _N153;
    wire _N155;
    wire _N156;
    wire _N157;
    wire _N158;
    wire _N160;
    wire _N161;
    wire _N162;
    wire _N164;
    wire _N195;
    wire _N219;
    wire _N230;
    wire _N232;
    wire _N233;
    wire _N241;
    wire _N242;
    wire _N254;
    wire _N258;
    wire [10:0] col_cnt;
    wire nt_clk;
    wire [9:0] nt_din;
    wire [9:0] nt_dout_r0;
    wire [9:0] nt_dout_r1;
    wire [9:0] nt_dout_r2;
    wire nt_rst_n;
    wire nt_valid_in;
    wire [10:0] row_cnt;
    wire [2:0] valid_out_r;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating ;
    wire \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating ;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_0[0]_1  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_0[0]_1  (
            .COUT (_N48),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [0] ),
            .CIN (),
            .I0 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_0[1]_1  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_0[1]_1  (
            .COUT (_N74),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [0] ),
            .CIN (),
            .I0 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_0[2]_1  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_0[2]_1  (
            .COUT (_N100),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [0] ),
            .CIN (),
            .I0 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_1[0]  */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_1[0]  (
            .COUT (_N49),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [1] ),
            .CIN (_N48),
            .I0 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I2 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [1] ),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_1[1]  */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_1[1]  (
            .COUT (_N75),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [1] ),
            .CIN (_N74),
            .I0 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I2 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [1] ),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_1[2]  */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_1[2]  (
            .COUT (_N101),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [1] ),
            .CIN (_N100),
            .I0 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [0] ),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I2 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [1] ),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_2[0]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_2[0]  (
            .COUT (_N50),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [2] ),
            .CIN (_N49),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [2] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_2[1]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_2[1]  (
            .COUT (_N76),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [2] ),
            .CIN (_N75),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [2] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_2[2]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_2[2]  (
            .COUT (_N102),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [2] ),
            .CIN (_N101),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [2] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_3[0]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_3[0]  (
            .COUT (_N51),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [3] ),
            .CIN (_N50),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_3[1]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_3[1]  (
            .COUT (_N77),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [3] ),
            .CIN (_N76),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_3[2]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_3[2]  (
            .COUT (_N103),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [3] ),
            .CIN (_N102),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_4[0]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_4[0]  (
            .COUT (_N52),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [4] ),
            .CIN (_N51),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [4] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_4[1]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_4[1]  (
            .COUT (_N78),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [4] ),
            .CIN (_N77),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [4] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_4[2]  */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_4[2]  (
            .COUT (_N104),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [4] ),
            .CIN (_N103),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [4] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_5[0]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_5[0]  (
            .COUT (_N53),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [5] ),
            .CIN (_N52),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [5] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_5[1]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_5[1]  (
            .COUT (_N79),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [5] ),
            .CIN (_N78),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [5] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_5[2]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_5[2]  (
            .COUT (_N105),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [5] ),
            .CIN (_N104),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [5] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_6[0]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_6[0]  (
            .COUT (_N54),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [6] ),
            .CIN (_N53),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [6] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_6[1]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_6[1]  (
            .COUT (_N80),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [6] ),
            .CIN (_N79),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [6] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_6[2]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_6[2]  (
            .COUT (_N106),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [6] ),
            .CIN (_N105),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [6] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_7[0]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_7[0]  (
            .COUT (_N55),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [7] ),
            .CIN (_N54),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [7] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_7[1]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_7[1]  (
            .COUT (_N81),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [7] ),
            .CIN (_N80),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [7] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_7[2]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_7[2]  (
            .COUT (_N107),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [7] ),
            .CIN (_N106),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [7] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_8[0]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_8[0]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/N9 [8] ),
            .CIN (_N55),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/cnt [8] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_8[1]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_8[1]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/N9 [8] ),
            .CIN (_N81),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/cnt [8] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/N8_8[2]  */ #(
            .INIT(32'b11111111011001101111111111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/N8_8[2]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/N9 [8] ),
            .CIN (_N107),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/cnt [8] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I3) | (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I3) | (I1) ? CIN : I4 ;
	// ../source/FH/Desktop/line_buffer.v:32

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[0]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[0]  (
            .COUT (_N57),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[0]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[0]_1  (
            .COUT (_N58),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] ),
            .CIN (_N57),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] ),
            .I2 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .I3 (_N160),
            .I4 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]  (
            .COUT (_N83),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[1]_1  (
            .COUT (_N84),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] ),
            .CIN (_N83),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] ),
            .I2 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .I3 (_N162),
            .I4 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]  (
            .COUT (_N109),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_0[2]_1  (
            .COUT (_N110),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] ),
            .CIN (_N109),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] ),
            .I2 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .I3 (_N157),
            .I4 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real ),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[0]  (
            .COUT (_N59),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] ),
            .CIN (_N58),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] ),
            .I2 (),
            .I3 (_N155),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[1]  (
            .COUT (_N85),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] ),
            .CIN (_N84),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] ),
            .I2 (),
            .I3 (_N150),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_1[2]  (
            .COUT (_N111),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] ),
            .CIN (_N110),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] ),
            .I2 (),
            .I3 (_N152),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[0]  (
            .COUT (_N60),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] ),
            .CIN (_N59),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] ),
            .I2 (),
            .I3 (_N142),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[1]  (
            .COUT (_N86),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] ),
            .CIN (_N85),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] ),
            .I2 (),
            .I3 (_N144),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_2[2]  (
            .COUT (_N112),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] ),
            .CIN (_N111),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] ),
            .I2 (),
            .I3 (_N146),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[0]  (
            .COUT (_N61),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .CIN (_N60),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[1]  (
            .COUT (_N87),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .CIN (_N86),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_3[2]  (
            .COUT (_N113),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .CIN (_N112),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[0]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[0]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] ),
            .CIN (_N61),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[1]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[1]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] ),
            .CIN (_N87),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[2]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N28_3_4[2]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] ),
            .CIN (_N113),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[0]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[0]  (
            .COUT (_N63),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[0]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[0]_1  (
            .COUT (_N64),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] ),
            .CIN (_N63),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] ),
            .I2 (_N135),
            .I3 (_N161),
            .I4 (_N135),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[1]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[1]  (
            .COUT (_N89),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[1]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[1]_1  (
            .COUT (_N90),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] ),
            .CIN (_N89),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] ),
            .I2 (_N137),
            .I3 (_N156),
            .I4 (_N137),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]  (
            .COUT (_N115),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1  */ #(
            .INIT(32'b01101001100101101100001100111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_0[2]_1  (
            .COUT (_N116),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] ),
            .CIN (_N115),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] ),
            .I2 (_N139),
            .I3 (_N158),
            .I4 (_N139),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & ~I3) | (I0 & I1 & I2 & ~I3) | (~I0 & ~I1 & ~I2 & I3) | (I0 & I1 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I1 & ~I2 & I3) | (I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[0]  (
            .COUT (_N65),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] ),
            .CIN (_N64),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] ),
            .I2 (),
            .I3 (_N149),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[1]  (
            .COUT (_N91),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] ),
            .CIN (_N90),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] ),
            .I2 (),
            .I3 (_N151),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_1[2]  (
            .COUT (_N117),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] ),
            .CIN (_N116),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] ),
            .I2 (),
            .I3 (_N153),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[0]  (
            .COUT (_N66),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] ),
            .CIN (_N65),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] ),
            .I2 (),
            .I3 (_N143),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[1]  (
            .COUT (_N92),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] ),
            .CIN (_N91),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] ),
            .I2 (),
            .I3 (_N145),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_2[2]  (
            .COUT (_N118),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] ),
            .CIN (_N117),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] ),
            .I2 (),
            .I3 (_N147),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[0]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[0]  (
            .COUT (_N67),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .CIN (_N66),
            .I0 (),
            .I1 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[1]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[1]  (
            .COUT (_N93),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .CIN (_N92),
            .I0 (),
            .I1 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]  */ #(
            .INIT(32'b10011001011001100011001111001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_3[2]  (
            .COUT (_N119),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .CIN (_N118),
            .I0 (),
            .I1 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] ),
            .I2 (),
            .I3 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) | (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (I1 & ~I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[0]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[0]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] ),
            .CIN (_N67),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[1]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[1]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] ),
            .CIN (_N93),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[2]  */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \HDL1.buffer_inst.line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N100_3_4[2]  (
            .COUT (),
            .Z (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] ),
            .CIN (_N119),
            .I0 (),
            .I1 (),
            .I2 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .I3 (),
            .I4 (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] ),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    line_buffer \HDL1.buffer_inst[0].line_buffer_inst  (
            .cnt ({\HDL1.buffer_inst[0].line_buffer_inst/cnt [8] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [7] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [6] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [5] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [4] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [3] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [2] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [1] , \HDL1.buffer_inst[0].line_buffer_inst/cnt [0] }),
            .dout (nt_dout_r0),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating , _N135}),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating , _N143, _N149, _N161, \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating , _N142, _N155, _N160, \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr  ({\HDL1.buffer_inst[0].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .N9 ({\HDL1.buffer_inst[0].line_buffer_inst/N9 [8] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [7] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [6] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [5] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [4] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [3] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [2] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [1] , \HDL1.buffer_inst[0].line_buffer_inst/N9 [0] }),
            .din (nt_din),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .N0 (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .N24 (\HDL1.buffer_inst[0].line_buffer_inst/N24 ),
            ._N241 (_N241),
            ._N242 (_N242),
            .valid_out (valid_out_r[0]),
            .clk (nt_clk),
            .rst_n (nt_rst_n),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106  (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb  (\HDL1.buffer_inst[0].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .valid_in (nt_valid_in));
	// ../source/Desktop/line_buffer.v:66

    line_buffer_unq6 \HDL1.buffer_inst[1].line_buffer_inst  (
            .cnt ({\HDL1.buffer_inst[1].line_buffer_inst/cnt [8] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [7] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [6] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [5] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [4] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [3] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [2] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [1] , \HDL1.buffer_inst[1].line_buffer_inst/cnt [0] }),
            .dout (nt_dout_r1),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating , _N137}),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating , _N145, _N151, _N156, \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating , _N144, _N150, _N162, \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr  ({\HDL1.buffer_inst[1].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .N9 ({\HDL1.buffer_inst[1].line_buffer_inst/N9 [8] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [7] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [6] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [5] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [4] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [3] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [2] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [1] , \HDL1.buffer_inst[1].line_buffer_inst/N9 [0] }),
            .din (nt_dout_r0),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .N24 (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .valid_out (valid_out_r[1]),
            .N0 (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            ._N241 (_N241),
            ._N242 (_N242),
            .clk (nt_clk),
            .nt_valid_in (nt_valid_in),
            .rst_n (nt_rst_n),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106  (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb  (\HDL1.buffer_inst[1].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .valid_in (valid_out_r[0]));
	// ../source/Desktop/line_buffer.v:66

    line_buffer_unq8 \HDL1.buffer_inst[2].line_buffer_inst  (
            .cnt ({\HDL1.buffer_inst[2].line_buffer_inst/cnt [8] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [7] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [6] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [5] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [4] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [3] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [2] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [1] , \HDL1.buffer_inst[2].line_buffer_inst/cnt [0] }),
            .dout (nt_dout_r2),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr[3]_floating , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/rd_addr [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[4]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[3]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[2]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb1[1]_floating , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_en_real }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[4]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[3]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[2]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/nb3[1]_floating , _N139}),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[4]_floating , _N147, _N153, _N158, \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr [3] , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[2]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[1]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[4]_floating , _N146, _N152, _N157, \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbin[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [4] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr [3] , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[2]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[1]_floating , \HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wptr[0]_floating }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr  ({\HDL1.buffer_inst[2].line_buffer_inst_u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr[3]_floating , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/wr_addr [0] }),
            .N9 ({\HDL1.buffer_inst[2].line_buffer_inst/N9 [8] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [7] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [6] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [5] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [4] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [3] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [2] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [1] , \HDL1.buffer_inst[2].line_buffer_inst/N9 [0] }),
            .din (nt_dout_r1),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [4] , 1'bz, \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [0] }),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext  ({\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [4] , 1'bz, \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [2] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [1] , \HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [0] }),
            .valid_out_r ({1'bz, 1'bz, valid_out_r[0]}),
            .N24 (\HDL1.buffer_inst[2].line_buffer_inst/N24 ),
            .\HDL1.buffer_inst[1].line_buffer_inst/N24  (\HDL1.buffer_inst[1].line_buffer_inst/N24 ),
            .N0 (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            ._N241 (_N241),
            ._N242 (_N242),
            .clk (nt_clk),
            .nt_valid_in (nt_valid_in),
            .rst_n (nt_rst_n),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/N106  (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/rbnext [3] ),
            .\u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wgnext_2ndmsb  (\HDL1.buffer_inst[2].line_buffer_inst/u_line_fifo/u_ipm_distributed_fifo_fifo_0/u_ipm_distributed_fifo_ctr/wbnext [3] ),
            .valid_in (valid_out_r[1]));
	// ../source/Desktop/line_buffer.v:66

    GTP_LUT2 /* N19_mux10_8 */ #(
            .INIT(4'b0001))
        N19_mux10_8 (
            .Z (_N219),
            .I0 (row_cnt[10]),
            .I1 (row_cnt[9]));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N19_mux10_11 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N19_mux10_11 (
            .Z (_N164),
            .I0 (row_cnt[7]),
            .I1 (row_cnt[6]),
            .I2 (row_cnt[4]),
            .I3 (row_cnt[5]),
            .I4 (_N219));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N19_mux10_14 */ #(
            .INIT(16'b0000000000010101))
        N19_mux10_14 (
            .Z (_N254),
            .I0 (row_cnt[2]),
            .I1 (row_cnt[1]),
            .I2 (row_cnt[0]),
            .I3 (row_cnt[3]));
	// LUT = (~I0&~I2&~I3)|(~I0&~I1&~I3) ;

    GTP_LUT4 /* N21 */ #(
            .INIT(16'b1101000011110000))
        N21 (
            .Z (_N0),
            .I0 (_N254),
            .I1 (row_cnt[8]),
            .I2 (nt_valid_in),
            .I3 (_N164));
	// LUT = (I2&~I3)|(~I0&I2)|(I1&I2) ;

    GTP_LUT5CARRY /* N33_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_1 (
            .COUT (_N24),
            .Z (N77[0]),
            .CIN (),
            .I0 (col_cnt[0]),
            .I1 (_N141),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_2 (
            .COUT (_N25),
            .Z (N77[1]),
            .CIN (_N24),
            .I0 (col_cnt[0]),
            .I1 (_N141),
            .I2 (col_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_3 (
            .COUT (_N26),
            .Z (N77[2]),
            .CIN (_N25),
            .I0 (),
            .I1 (col_cnt[2]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_4 (
            .COUT (_N27),
            .Z (N77[3]),
            .CIN (_N26),
            .I0 (),
            .I1 (col_cnt[3]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_5 (
            .COUT (_N28),
            .Z (N77[4]),
            .CIN (_N27),
            .I0 (),
            .I1 (col_cnt[4]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_6 (
            .COUT (_N29),
            .Z (N77[5]),
            .CIN (_N28),
            .I0 (),
            .I1 (col_cnt[5]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_7 (
            .COUT (_N30),
            .Z (N77[6]),
            .CIN (_N29),
            .I0 (),
            .I1 (col_cnt[6]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_8 (
            .COUT (_N31),
            .Z (N77[7]),
            .CIN (_N30),
            .I0 (),
            .I1 (col_cnt[7]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_9 (
            .COUT (_N32),
            .Z (N77[8]),
            .CIN (_N31),
            .I0 (),
            .I1 (col_cnt[8]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_10 (
            .COUT (_N33),
            .Z (N77[9]),
            .CIN (_N32),
            .I0 (),
            .I1 (col_cnt[9]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT5CARRY /* N33_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N33_11 (
            .COUT (),
            .Z (N77[10]),
            .CIN (_N33),
            .I0 (),
            .I1 (col_cnt[10]),
            .I2 (),
            .I3 (_N141),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:88

    GTP_LUT2 /* N49_5 */ #(
            .INIT(4'b1000))
        N49_5 (
            .Z (_N195),
            .I0 (row_cnt[0]),
            .I1 (row_cnt[1]));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N49_8 */ #(
            .INIT(8'b00000010))
        N49_8 (
            .Z (_N230),
            .I0 (col_cnt[8]),
            .I1 (col_cnt[5]),
            .I2 (col_cnt[9]));
	// LUT = I0&~I1&~I2 ;

    GTP_LUT4 /* N49_10 */ #(
            .INIT(16'b1000000000000000))
        N49_10 (
            .Z (_N232),
            .I0 (col_cnt[6]),
            .I1 (col_cnt[4]),
            .I2 (col_cnt[3]),
            .I3 (col_cnt[7]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N49_11 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N49_11 (
            .Z (_N233),
            .I0 (col_cnt[2]),
            .I1 (col_cnt[1]),
            .I2 (col_cnt[0]),
            .I3 (col_cnt[10]),
            .I4 (_N230));
	// LUT = I0&I1&I2&~I3&I4 ;

    GTP_LUT3 /* N49_13 */ #(
            .INIT(8'b10000000))
        N49_13 (
            .Z (_N141),
            .I0 (_N232),
            .I1 (nt_valid_in),
            .I2 (_N233));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N49_17 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N49_17 (
            .Z (_N258),
            .I0 (_N195),
            .I1 (row_cnt[8]),
            .I2 (row_cnt[2]),
            .I3 (row_cnt[3]),
            .I4 (_N164));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N49_18 */ #(
            .INIT(16'b1000000000000000))
        N49_18 (
            .Z (N49),
            .I0 (_N233),
            .I1 (_N232),
            .I2 (nt_valid_in),
            .I3 (_N258));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5CARRY /* N58_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_1 (
            .COUT (_N36),
            .Z (N80[0]),
            .CIN (),
            .I0 (row_cnt[0]),
            .I1 (N49),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_2 (
            .COUT (_N37),
            .Z (N80[1]),
            .CIN (_N36),
            .I0 (row_cnt[0]),
            .I1 (N49),
            .I2 (row_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_3 (
            .COUT (_N38),
            .Z (N80[2]),
            .CIN (_N37),
            .I0 (),
            .I1 (row_cnt[2]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_4 (
            .COUT (_N39),
            .Z (N80[3]),
            .CIN (_N38),
            .I0 (),
            .I1 (row_cnt[3]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_5 (
            .COUT (_N40),
            .Z (N80[4]),
            .CIN (_N39),
            .I0 (),
            .I1 (row_cnt[4]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_6 (
            .COUT (_N41),
            .Z (N80[5]),
            .CIN (_N40),
            .I0 (),
            .I1 (row_cnt[5]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_7 (
            .COUT (_N42),
            .Z (N80[6]),
            .CIN (_N41),
            .I0 (),
            .I1 (row_cnt[6]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_8 (
            .COUT (_N43),
            .Z (N80[7]),
            .CIN (_N42),
            .I0 (),
            .I1 (row_cnt[7]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_9 (
            .COUT (_N44),
            .Z (N80[8]),
            .CIN (_N43),
            .I0 (),
            .I1 (row_cnt[8]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_10 (
            .COUT (_N45),
            .Z (N80[9]),
            .CIN (_N44),
            .I0 (),
            .I1 (row_cnt[9]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_LUT5CARRY /* N58_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N58_11 (
            .COUT (),
            .Z (N80[10]),
            .CIN (_N45),
            .I0 (),
            .I1 (row_cnt[10]),
            .I2 (),
            .I3 (N49),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Desktop/line_buffer.v:98

    GTP_INBUF /* clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        clk_ibuf (
            .O (nt_clk),
            .I (clk));
	// ../source/Desktop/line_buffer.v:20

    GTP_DFF_CE /* \col_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[0]  (
            .Q (col_cnt[0]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[0]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[1]  (
            .Q (col_cnt[1]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[1]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[2]  (
            .Q (col_cnt[2]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[2]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[3]  (
            .Q (col_cnt[3]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[3]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[4]  (
            .Q (col_cnt[4]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[4]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[5]  (
            .Q (col_cnt[5]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[5]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[6]  (
            .Q (col_cnt[6]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[6]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[7]  (
            .Q (col_cnt[7]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[7]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[8]  (
            .Q (col_cnt[8]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[8]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[9]  (
            .Q (col_cnt[9]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[9]));
	// ../source/Desktop/line_buffer.v:82

    GTP_DFF_CE /* \col_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \col_cnt[10]  (
            .Q (col_cnt[10]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (nt_valid_in),
            .CLK (nt_clk),
            .D (N77[10]));
	// ../source/Desktop/line_buffer.v:82

    GTP_INBUF /* \din_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[0]  (
            .O (nt_din[0]),
            .I (din[0]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[1]  (
            .O (nt_din[1]),
            .I (din[1]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[2]  (
            .O (nt_din[2]),
            .I (din[2]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[3]  (
            .O (nt_din[3]),
            .I (din[3]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[4]  (
            .O (nt_din[4]),
            .I (din[4]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[5]  (
            .O (nt_din[5]),
            .I (din[5]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[6]  (
            .O (nt_din[6]),
            .I (din[6]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[7]  (
            .O (nt_din[7]),
            .I (din[7]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[8]  (
            .O (nt_din[8]),
            .I (din[8]));
	// ../source/Desktop/line_buffer.v:23

    GTP_INBUF /* \din_ibuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \din_ibuf[9]  (
            .O (nt_din[9]),
            .I (din[9]));
	// ../source/Desktop/line_buffer.v:23

    GTP_OUTBUF /* \dout_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[0]  (
            .O (dout[0]),
            .I (nt_dout_r2[0]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[1]  (
            .O (dout[1]),
            .I (nt_dout_r2[1]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[2]  (
            .O (dout[2]),
            .I (nt_dout_r2[2]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[3]  (
            .O (dout[3]),
            .I (nt_dout_r2[3]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[4]  (
            .O (dout[4]),
            .I (nt_dout_r2[4]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[5]  (
            .O (dout[5]),
            .I (nt_dout_r2[5]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[6]  (
            .O (dout[6]),
            .I (nt_dout_r2[6]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[7]  (
            .O (dout[7]),
            .I (nt_dout_r2[7]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[8]  (
            .O (dout[8]),
            .I (nt_dout_r2[8]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_obuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_obuf[9]  (
            .O (dout[9]),
            .I (nt_dout_r2[9]));
	// ../source/Desktop/line_buffer.v:25

    GTP_OUTBUF /* \dout_r0_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[0]  (
            .O (dout_r0[0]),
            .I (nt_dout_r0[0]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[1]  (
            .O (dout_r0[1]),
            .I (nt_dout_r0[1]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[2]  (
            .O (dout_r0[2]),
            .I (nt_dout_r0[2]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[3]  (
            .O (dout_r0[3]),
            .I (nt_dout_r0[3]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[4]  (
            .O (dout_r0[4]),
            .I (nt_dout_r0[4]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[5]  (
            .O (dout_r0[5]),
            .I (nt_dout_r0[5]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[6]  (
            .O (dout_r0[6]),
            .I (nt_dout_r0[6]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[7]  (
            .O (dout_r0[7]),
            .I (nt_dout_r0[7]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[8]  (
            .O (dout_r0[8]),
            .I (nt_dout_r0[8]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r0_obuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r0_obuf[9]  (
            .O (dout_r0[9]),
            .I (nt_dout_r0[9]));
	// ../source/Desktop/line_buffer.v:26

    GTP_OUTBUF /* \dout_r1_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[0]  (
            .O (dout_r1[0]),
            .I (nt_dout_r1[0]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[1]  (
            .O (dout_r1[1]),
            .I (nt_dout_r1[1]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[2]  (
            .O (dout_r1[2]),
            .I (nt_dout_r1[2]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[3]  (
            .O (dout_r1[3]),
            .I (nt_dout_r1[3]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[4]  (
            .O (dout_r1[4]),
            .I (nt_dout_r1[4]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[5]  (
            .O (dout_r1[5]),
            .I (nt_dout_r1[5]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[6]  (
            .O (dout_r1[6]),
            .I (nt_dout_r1[6]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[7]  (
            .O (dout_r1[7]),
            .I (nt_dout_r1[7]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[8]  (
            .O (dout_r1[8]),
            .I (nt_dout_r1[8]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r1_obuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r1_obuf[9]  (
            .O (dout_r1[9]),
            .I (nt_dout_r1[9]));
	// ../source/Desktop/line_buffer.v:27

    GTP_OUTBUF /* \dout_r2_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[0]  (
            .O (dout_r2[0]),
            .I (nt_dout_r2[0]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[1]  (
            .O (dout_r2[1]),
            .I (nt_dout_r2[1]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[2]  (
            .O (dout_r2[2]),
            .I (nt_dout_r2[2]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[3]  (
            .O (dout_r2[3]),
            .I (nt_dout_r2[3]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[4]  (
            .O (dout_r2[4]),
            .I (nt_dout_r2[4]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[5]  (
            .O (dout_r2[5]),
            .I (nt_dout_r2[5]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[6]  (
            .O (dout_r2[6]),
            .I (nt_dout_r2[6]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[7]  (
            .O (dout_r2[7]),
            .I (nt_dout_r2[7]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[8]  (
            .O (dout_r2[8]),
            .I (nt_dout_r2[8]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* \dout_r2_obuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \dout_r2_obuf[9]  (
            .O (dout_r2[9]),
            .I (nt_dout_r2[9]));
	// ../source/Desktop/line_buffer.v:28

    GTP_OUTBUF /* mat_flag_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        mat_flag_obuf (
            .O (mat_flag),
            .I (_N0));
	// ../source/Desktop/line_buffer.v:29

    GTP_DFF_CE /* \row_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[0]  (
            .Q (row_cnt[0]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[0]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[1]  (
            .Q (row_cnt[1]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[1]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[2]  (
            .Q (row_cnt[2]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[2]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[3]  (
            .Q (row_cnt[3]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[3]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[4]  (
            .Q (row_cnt[4]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[4]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[5]  (
            .Q (row_cnt[5]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[5]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[6]  (
            .Q (row_cnt[6]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[6]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[7]  (
            .Q (row_cnt[7]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[7]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[8]  (
            .Q (row_cnt[8]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[8]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[9]  (
            .Q (row_cnt[9]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[9]));
	// ../source/Desktop/line_buffer.v:92

    GTP_DFF_CE /* \row_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \row_cnt[10]  (
            .Q (row_cnt[10]),
            .C (\HDL1.buffer_inst[0].line_buffer_inst/N0 ),
            .CE (_N141),
            .CLK (nt_clk),
            .D (N80[10]));
	// ../source/Desktop/line_buffer.v:92

    GTP_INBUF /* rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        rst_n_ibuf (
            .O (nt_rst_n),
            .I (rst_n));
	// ../source/Desktop/line_buffer.v:21

    GTP_INBUF /* valid_in_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        valid_in_ibuf (
            .O (nt_valid_in),
            .I (valid_in));
	// ../source/Desktop/line_buffer.v:22


endmodule

