[
 {
  "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
  "InstLine" : 1,
  "InstName" : "tester_top",
  "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
  "ModuleLine" : 1,
  "ModuleName" : "tester_top",
  "SubInsts" : [
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 41,
    "InstName" : "reset",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/reset.sv",
    "ModuleLine" : 1,
    "ModuleName" : "reset"
   },
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 52,
    "InstName" : "led_drv",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/led_port.sv",
    "ModuleLine" : 1,
    "ModuleName" : "led_drv"
   },
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 65,
    "InstName" : "key_drv",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/in_key.sv",
    "ModuleLine" : 1,
    "ModuleName" : "key_drv"
   },
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 78,
    "InstName" : "memory",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/mem.sv",
    "ModuleLine" : 1,
    "ModuleName" : "mem"
   },
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 91,
    "InstName" : "uarttx",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/uart_tx.sv",
    "ModuleLine" : 1,
    "ModuleName" : "uart_tx"
   },
   {
    "InstFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/top.sv",
    "InstLine" : 104,
    "InstName" : "fsm",
    "ModuleFile" : "E:/Project/github/news_bot/TesterFPGA/src/FPGA_tester/src/fsm.sv",
    "ModuleLine" : 1,
    "ModuleName" : "fsm"
   }
  ]
 }
]