{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745541394951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541394951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 19:36:34 2025 " "Processing started: Thu Apr 24 19:36:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541394951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541394951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541394951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745541395202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745541395202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "KeyPad/shift_reg.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/shift_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "KeyPad/keypad_fsm.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "KeyPad/keypad_decoder.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad_base.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad_base.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "KeyPad/keypad_base.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/keypad.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/keypad.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keypad " "Found entity 1: Keypad" {  } { { "KeyPad/Keypad.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file keypad/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "KeyPad/clock_div.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfprecisionfloatingpointaddsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file halfprecisionfloatingpointaddsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfPrecisionFloatingPointAddSub " "Found entity 1: HalfPrecisionFloatingPointAddSub" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddsub.sv 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryaddsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAddSub " "Found entity 1: RippleCarryAddSub" {  } { { "RippleCarryAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/RippleCarryAddSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitcontrolledinc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file fivebitcontrolledinc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitControlledInc_Dec " "Found entity 1: FiveBitControlledInc_Dec" {  } { { "FiveBitControlledInc_Dec.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/FiveBitControlledInc_Dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissanormalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mantissanormalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MantissaNormalizer " "Found entity 1: MantissaNormalizer" {  } { { "MantissaNormalizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/MantissaNormalizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter/mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter/mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "BarrelShifter/mux2to1.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter/eightbitrightbarrelshifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter/eightbitrightbarrelshifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitRightBarrelShifter " "Found entity 1: EightBitRightBarrelShifter" {  } { { "BarrelShifter/EightBitRightBarrelShifter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/EightBitRightBarrelShifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/ripplecarrysub/ripplecarrysubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/ripplecarrysub/ripplecarrysubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarrySubtractor " "Found entity 1: RippleCarrySubtractor" {  } { { "ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/ripplecarrysub/fabehav.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/ripplecarrysub/fabehav.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FAbehav " "Found entity 1: FAbehav" {  } { { "ModularExponentSub/RippleCarrySub/FAbehav.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/FAbehav.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/twoscomplementconverter.sv 2 2 " "Found 2 design units, including 2 entities, in source file modularexponentsub/twoscomplementconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twosComplementConverter " "Found entity 1: twosComplementConverter" {  } { { "ModularExponentSub/twosComplementConverter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400555 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfADDER " "Found entity 2: halfADDER" {  } { { "ModularExponentSub/twosComplementConverter.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modularexponentsub/exponentsubtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modularexponentsub/exponentsubtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExponentSubtractor " "Found entity 1: ExponentSubtractor" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/sharedmacros.sv 0 0 " "Found 0 design units, including 0 entities, in source file lcdboard/sharedmacros.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/lcdboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/lcdboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCDboard " "Found entity 1: LCDboard" {  } { { "LCDBoard/LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/lcd.sv 2 2 " "Found 2 design units, including 2 entities, in source file lcdboard/lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400561 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculator_operation_display " "Found entity 2: calculator_operation_display" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done Done Initilizer.sv(6) " "Verilog HDL Declaration information at Initilizer.sv(6): object \"done\" differs only in case from object \"Done\" in the same scope" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745541400561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/initilizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/initilizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Initilizer " "Found entity 1: LCD_Initilizer" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Driver " "Found entity 1: LCD_Driver" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/characters.sv 0 0 " "Found 0 design units, including 0 entities, in source file lcdboard/characters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "LCDBoard/bin2bcd.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bin2bcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdboard/bcd2disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcdboard/bcd2disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2disp " "Found entity 1: bcd2disp" {  } { { "LCDBoard/bcd2disp.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/bcd2disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745541400565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(94) " "Verilog HDL Instantiation warning at LCD.sv(94): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(107) " "Verilog HDL Instantiation warning at LCD.sv(107): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCD.sv(130) " "Verilog HDL Instantiation warning at LCD.sv(130): instance has no name" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LCDboard.sv(35) " "Verilog HDL Instantiation warning at LCDboard.sv(35): instance has no name" {  } { { "LCDBoard/LCDboard.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745541400565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HalfPrecisionFloatingPointAddSub " "Elaborating entity \"HalfPrecisionFloatingPointAddSub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "finalOutput HalfPrecisionFloatingPointAddSub.sv(151) " "Verilog HDL Always Construct warning at HalfPrecisionFloatingPointAddSub.sv(151): inferring latch(es) for variable \"finalOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[0\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[0\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[1\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[1\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[2\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[2\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[3\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[3\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[4\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[4\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400595 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[5\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[5\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[6\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[6\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[7\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[7\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[8\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[8\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[9\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[9\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[10\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[10\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[11\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[11\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[12\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[12\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[13\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[13\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[14\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[14\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "finalOutput\[15\] HalfPrecisionFloatingPointAddSub.sv(151) " "Inferred latch for \"finalOutput\[15\]\" at HalfPrecisionFloatingPointAddSub.sv(151)" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 "|HalfPrecisionFloatingPointAddSub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keypad Keypad:theKeypad " "Elaborating entity \"Keypad\" for hierarchy \"Keypad:theKeypad\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "theKeypad" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base Keypad:theKeypad\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\"" {  } { { "KeyPad/Keypad.sv" "keypad_base" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\"" {  } { { "KeyPad/keypad_base.sv" "keypad_clock_divider" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm Keypad:theKeypad\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "KeyPad/keypad_base.sv" "keypad_fsm" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "KeyPad/keypad_base.sv" "keypad_key_decoder" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg Keypad:theKeypad\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"Keypad:theKeypad\|shift_reg:shift_reg\"" {  } { { "KeyPad/Keypad.sv" "shift_reg" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/Keypad.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExponentSubtractor ExponentSubtractor:ExponentSubtractor_inst " "Elaborating entity \"ExponentSubtractor\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "ExponentSubtractor_inst" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarrySubtractor ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub " "Elaborating entity \"RippleCarrySubtractor\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\"" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "RippleSub" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAbehav ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\|FAbehav:s0 " "Elaborating entity \"FAbehav\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|RippleCarrySubtractor:RippleSub\|FAbehav:s0\"" {  } { { "ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" "s0" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/RippleCarrySub/RippleCarrySubtractor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComplementConverter ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement " "Elaborating entity \"twosComplementConverter\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\"" {  } { { "ModularExponentSub/ExponentSubtractor.sv" "twoComplement" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/ExponentSubtractor.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfADDER ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\|halfADDER:twosFor\[0\].halfADDER_inst1 " "Elaborating entity \"halfADDER\" for hierarchy \"ExponentSubtractor:ExponentSubtractor_inst\|twosComplementConverter:twoComplement\|halfADDER:twosFor\[0\].halfADDER_inst1\"" {  } { { "ModularExponentSub/twosComplementConverter.sv" "twosFor\[0\].halfADDER_inst1" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/ModularExponentSub/twosComplementConverter.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitRightBarrelShifter EightBitRightBarrelShifter:SixtenBitRightBarrelShifter " "Elaborating entity \"EightBitRightBarrelShifter\" for hierarchy \"EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "SixtenBitRightBarrelShifter" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\|mux2to1:inst_1610 " "Elaborating entity \"mux2to1\" for hierarchy \"EightBitRightBarrelShifter:SixtenBitRightBarrelShifter\|mux2to1:inst_1610\"" {  } { { "BarrelShifter/EightBitRightBarrelShifter.sv" "inst_1610" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/BarrelShifter/EightBitRightBarrelShifter.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAddSub RippleCarryAddSub:MantissaAddSub " "Elaborating entity \"RippleCarryAddSub\" for hierarchy \"RippleCarryAddSub:MantissaAddSub\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "MantissaAddSub" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MantissaNormalizer MantissaNormalizer:theNormalizer " "Elaborating entity \"MantissaNormalizer\" for hierarchy \"MantissaNormalizer:theNormalizer\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "theNormalizer" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDboard LCDboard:LCDboard_inst " "Elaborating entity \"LCDboard\" for hierarchy \"LCDboard:LCDboard_inst\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "LCDboard_inst" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCDboard:LCDboard_inst\|LCD:comb_3 " "Elaborating entity \"LCD\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\"" {  } { { "LCDBoard/LCDboard.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCDboard.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd LCDboard:LCDboard_inst\|LCD:comb_3\|bin2bcd:a_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|bin2bcd:a_bin2bcd\"" {  } { { "LCDBoard/LCD.sv" "a_bin2bcd" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2disp LCDboard:LCDboard_inst\|LCD:comb_3\|bcd2disp:a_bcd2disp " "Elaborating entity \"bcd2disp\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|bcd2disp:a_bcd2disp\"" {  } { { "LCDBoard/LCD.sv" "a_bcd2disp" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator_operation_display LCDboard:LCDboard_inst\|LCD:comb_3\|calculator_operation_display:comb_3 " "Elaborating entity \"calculator_operation_display\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|calculator_operation_display:comb_3\"" {  } { { "LCDBoard/LCD.sv" "comb_3" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD.sv(166) " "Verilog HDL Case Statement warning at LCD.sv(166): case item expression never matches the case expression" {  } { { "LCDBoard/LCD.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 166 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|calculator_operation_display:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Initilizer LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4 " "Elaborating entity \"LCD_Initilizer\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\"" {  } { { "LCDBoard/LCD.sv" "comb_4" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Driver LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645 " "Elaborating entity \"LCD_Driver\" for hierarchy \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\"" {  } { { "LCDBoard/LCD.sv" "comb_645" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/LCD.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541400635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (6)" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541400645 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|LCD_Driver:comb_645"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Driver.sv(48) " "Verilog HDL assignment warning at Driver.sv(48): truncated value with size 32 to match size of target (3)" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745541400645 "|HalfPrecisionFloatingPointAddSub|LCDboard:LCDboard_inst|LCD:comb_3|LCD_Driver:comb_645"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541400645 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_chars " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_chars\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1745541400645 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[0\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[1\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[2\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[3\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[4\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[5\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[6\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth " "Converted tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Initilizer:comb_4\|DATA\[7\]~synth\" feeding internal logic into a wire" {  } { { "LCDBoard/Initilizer.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Initilizer.sv" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1745541400822 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745541400822 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer Keypad:theKeypad\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "KeyPad/keypad_decoder.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_decoder.sv" 34 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1745541401276 "|HalfPrecisionFloatingPointAddSub|Keypad:theKeypad|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1745541401276 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745541401446 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[0\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[0\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[1\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[1\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[2\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[2\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[3\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[3\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[4\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[4\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[5\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[5\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[6\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[6\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lcd_data\[7\] " "Inserted always-enabled tri-state buffer between \"lcd_data\[7\]\" and its non-tri-state driver." {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1745541401446 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1745541401446 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[0\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[1\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[2\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[3\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[4\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[5\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\] LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data " "Converted the fan-out from the tri-state buffer \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[7\]\" to the node \"LCDboard:LCDboard_inst\|LCD:comb_3\|lcd_data\" into an OR gate" {  } { { "LCDBoard/Driver.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1745541401456 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1745541401456 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[0\]~synth " "Node \"lcd_data\[0\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[1\]~synth " "Node \"lcd_data\[1\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[2\]~synth " "Node \"lcd_data\[2\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[3\]~synth " "Node \"lcd_data\[3\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[4\]~synth " "Node \"lcd_data\[4\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[5\]~synth " "Node \"lcd_data\[5\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[6\]~synth " "Node \"lcd_data\[6\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lcd_data\[7\]~synth " "Node \"lcd_data\[7\]~synth\"" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541402245 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745541402245 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745541402245 "|HalfPrecisionFloatingPointAddSub|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745541402245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745541402295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745541403165 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14 " "Logic cell \"LCDboard:LCDboard_inst\|LCD:comb_3\|LCD_Driver:comb_645\|DATA\[6\]~14\"" {  } { { "LCDBoard/Driver.sv" "DATA\[6\]~14" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/LCDBoard/Driver.sv" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1745541403173 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1745541403173 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.map.smsg " "Generated suppressed messages file C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541403203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745541403295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745541403295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1011 " "Implemented 1011 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745541403342 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745541403342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1745541403342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "986 " "Implemented 986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745541403342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745541403342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541403377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 19:36:43 2025 " "Processing ended: Thu Apr 24 19:36:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541403377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541403377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541403377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745541403377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745541404352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541404352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 19:36:44 2025 " "Processing started: Thu Apr 24 19:36:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541404352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745541404352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub " "Command: quartus_fit --read_settings_files=off --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745541404352 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1745541404423 ""}
{ "Info" "0" "" "Project  = HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Project  = HalfPrecisionFloatingPointAddSub" 0 0 "Fitter" 0 0 1745541404423 ""}
{ "Info" "0" "" "Revision = HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Revision = HalfPrecisionFloatingPointAddSub" 0 0 "Fitter" 0 0 1745541404423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745541404497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745541404497 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HalfPrecisionFloatingPointAddSub 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"HalfPrecisionFloatingPointAddSub\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745541404505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745541404519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745541404519 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745541404648 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745541404648 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745541404727 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745541404727 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745541404743 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745541404743 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HalfPrecisionFloatingPointAddSub.sdc " "Synopsys Design Constraints File file not found: 'HalfPrecisionFloatingPointAddSub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745541405230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745541405230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745541405230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1745541405230 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745541405230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745541405301 ""}  } { { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 1671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745541405301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Keypad:theKeypad\|keypad_base:keypad_base\|valid  " "Automatically promoted node Keypad:theKeypad\|keypad_base:keypad_base\|valid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745541405301 ""}  } { { "KeyPad/keypad_base.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/KeyPad/keypad_base.sv" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745541405301 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745541405585 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745541405585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745541405585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745541405586 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745541405587 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745541405587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745541405587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745541405588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745541405588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745541405589 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745541405589 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745541405667 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745541405670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745541406469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745541406599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745541406620 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745541409258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745541409258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745541409642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745541411007 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745541411007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745541412821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745541412821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745541412821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745541412967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745541412980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745541413251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745541413251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745541413645 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745541414388 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[0\] a permanently enabled " "Pin lcd_data\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[0\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[1\] a permanently enabled " "Pin lcd_data\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[1\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[2\] a permanently enabled " "Pin lcd_data\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[2\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[3\] a permanently enabled " "Pin lcd_data\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[3\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[4\] a permanently enabled " "Pin lcd_data\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[5\] a permanently enabled " "Pin lcd_data\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[6\] a permanently enabled " "Pin lcd_data\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lcd_data\[7\] a permanently enabled " "Pin lcd_data\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { lcd_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } } { "HalfPrecisionFloatingPointAddSub.sv" "" { Text "C:/Users/ppath/Documents/DigitalLogic2/TermProject/HalfPrecisionFloatingPointAddSub.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ppath/Documents/DigitalLogic2/TermProject/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1745541414621 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1745541414621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.fit.smsg " "Generated suppressed messages file C:/Users/ppath/Documents/DigitalLogic2/TermProject/output_files/HalfPrecisionFloatingPointAddSub.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745541414689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6644 " "Peak virtual memory: 6644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541415088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 19:36:55 2025 " "Processing ended: Thu Apr 24 19:36:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541415088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541415088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541415088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745541415088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745541416009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541416009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 19:36:55 2025 " "Processing started: Thu Apr 24 19:36:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541416009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745541416009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub " "Command: quartus_asm --read_settings_files=off --write_settings_files=off HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745541416009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745541416251 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745541417502 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745541417573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541418174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 19:36:58 2025 " "Processing ended: Thu Apr 24 19:36:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541418174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541418174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541418174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745541418174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745541418815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745541419212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745541419212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 19:36:58 2025 " "Processing started: Thu Apr 24 19:36:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745541419212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745541419212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub " "Command: quartus_sta HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745541419212 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745541419294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745541419409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745541419409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419435 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HalfPrecisionFloatingPointAddSub.sdc " "Synopsys Design Constraints File file not found: 'HalfPrecisionFloatingPointAddSub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1745541419624 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419624 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name loadA loadA " "create_clock -period 1.000 -name loadA loadA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name row\[0\] row\[0\] " "create_clock -period 1.000 -name row\[0\] row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " "create_clock -period 1.000 -name Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name loadB loadB " "create_clock -period 1.000 -name loadB loadB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name loadR loadR " "create_clock -period 1.000 -name loadR loadR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745541419626 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745541419626 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1745541419629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745541419630 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745541419630 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745541419636 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1745541419642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745541419646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.589 " "Worst-case setup slack is -15.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.589            -712.797 clk  " "  -15.589            -712.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.419             -81.164 loadA  " "   -5.419             -81.164 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.320             -75.111 loadB  " "   -5.320             -75.111 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746             -37.745 row\[0\]  " "   -2.746             -37.745 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -10.299 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.821             -10.299 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.378               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 row\[0\]  " "    0.650               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.312               0.000 loadB  " "    3.312               0.000 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.714               0.000 loadA  " "    3.714               0.000 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541419655 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541419657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 clk  " "   -3.000            -248.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -99.978 row\[0\]  " "   -3.000             -99.978 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 loadA  " "   -3.000             -25.448 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 loadB  " "   -3.000             -25.448 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 loadR  " "   -3.000              -4.403 loadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541419658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541419658 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745541419674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745541419691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745541420114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745541420217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745541420226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.518 " "Worst-case setup slack is -14.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.518            -638.051 clk  " "  -14.518            -638.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.859             -72.494 loadA  " "   -4.859             -72.494 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.773             -66.851 loadB  " "   -4.773             -66.851 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.533             -33.712 row\[0\]  " "   -2.533             -33.712 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653              -9.004 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.653              -9.004 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clk  " "    0.289               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.339               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 row\[0\]  " "    0.520               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 loadB  " "    2.990               0.000 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.383               0.000 loadA  " "    3.383               0.000 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541420233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541420237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -248.525 clk  " "   -3.000            -248.525 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.707 row\[0\]  " "   -3.000             -92.707 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 loadA  " "   -3.000             -25.448 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.448 loadB  " "   -3.000             -25.448 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 loadR  " "   -3.000              -4.403 loadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.403             -11.224 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420238 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745541420254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745541420384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1745541420392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.858 " "Worst-case setup slack is -5.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.858            -199.331 clk  " "   -5.858            -199.331 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.480             -36.798 loadA  " "   -2.480             -36.798 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381             -33.456 loadB  " "   -2.381             -33.456 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433             -17.641 row\[0\]  " "   -1.433             -17.641 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.696              -2.515 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -0.696              -2.515 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk  " "    0.140               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "    0.166               0.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 row\[0\]  " "    0.234               0.000 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.425               0.000 loadB  " "    1.425               0.000 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.614               0.000 loadA  " "    1.614               0.000 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541420399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745541420404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -184.077 clk  " "   -3.000            -184.077 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.906 row\[0\]  " "   -3.000             -52.906 row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.756 loadA  " "   -3.000             -21.756 loadA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.628 loadB  " "   -3.000             -21.628 loadB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.156 loadR  " "   -3.000              -4.156 loadR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track  " "   -1.000              -8.000 Keypad:theKeypad\|keypad_base:keypad_base\|clock_div:keypad_clock_divider\|clk_track " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745541420406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745541420406 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745541420953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745541420959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4986 " "Peak virtual memory: 4986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745541421001 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 19:37:01 2025 " "Processing ended: Thu Apr 24 19:37:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745541421001 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745541421001 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745541421001 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745541421001 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus Prime Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745541421605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745542038969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745542038970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 19:47:18 2025 " "Processing started: Thu Apr 24 19:47:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745542038970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1745542038970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub --netlist_type=sgate " "Command: quartus_npp HalfPrecisionFloatingPointAddSub -c HalfPrecisionFloatingPointAddSub --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1745542038970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1745542039119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745542039214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 19:47:19 2025 " "Processing ended: Thu Apr 24 19:47:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745542039214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745542039214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745542039214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1745542039214 ""}
