
IO_Tile_3_33

 (6 0)  (144 528)  (144 528)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (7 0)  (145 528)  (145 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (146 528)  (146 528)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (8 1)  (146 529)  (146 529)  routing T_3_33.span4_vert_9 <X> T_3_33.lc_trk_g0_1
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (200 528)  (200 528)  routing T_4_33.span4_horz_r_9 <X> T_4_33.lc_trk_g0_1
 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (12 4)  (214 532)  (214 532)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (184 532)  (184 532)  IOB_0 IO Functioning bit
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g1_3 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (5 10)  (197 539)  (197 539)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g1_3
 (6 10)  (198 539)  (198 539)  routing T_4_33.span4_vert_19 <X> T_4_33.lc_trk_g1_3
 (7 10)  (199 539)  (199 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 1)  (250 529)  (250 529)  routing T_5_33.span12_vert_16 <X> T_5_33.lc_trk_g0_0
 (6 1)  (252 529)  (252 529)  routing T_5_33.span12_vert_16 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_16 lc_trk_g0_0
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (11 2)  (321 531)  (321 531)  routing T_6_33.span4_horz_r_1 <X> T_6_33.span4_horz_l_13
 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (323 539)  (323 539)  routing T_6_33.lc_trk_g1_4 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (304 541)  (304 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (5 13)  (305 541)  (305 541)  routing T_6_33.span4_horz_r_4 <X> T_6_33.lc_trk_g1_4
 (7 13)  (307 541)  (307 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (4 0)  (358 528)  (358 528)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (5 1)  (359 529)  (359 529)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g0_0
 (7 1)  (361 529)  (361 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (4 8)  (358 536)  (358 536)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g1_0
 (5 9)  (359 537)  (359 537)  routing T_7_33.span4_horz_r_8 <X> T_7_33.lc_trk_g1_0
 (7 9)  (361 537)  (361 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (376 539)  (376 539)  routing T_7_33.lc_trk_g1_0 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (4 4)  (412 532)  (412 532)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g0_4
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_4 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (5 5)  (413 533)  (413 533)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g0_4
 (7 5)  (415 533)  (415 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_horz_r_0 <X> T_9_33.span4_horz_l_12


IO_Tile_10_33

 (11 2)  (525 531)  (525 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13
 (12 2)  (526 531)  (526 531)  routing T_10_33.span4_vert_7 <X> T_10_33.span4_horz_l_13


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (4 8)  (562 536)  (562 536)  routing T_11_33.span4_horz_r_8 <X> T_11_33.lc_trk_g1_0
 (5 9)  (563 537)  (563 537)  routing T_11_33.span4_horz_r_8 <X> T_11_33.lc_trk_g1_0
 (7 9)  (565 537)  (565 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (580 539)  (580 539)  routing T_11_33.lc_trk_g1_0 <X> T_11_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_13_33

 (11 0)  (687 528)  (687 528)  routing T_13_33.span4_horz_r_0 <X> T_13_33.span4_horz_l_12


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_13 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (11 0)  (907 528)  (907 528)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_l_12
 (12 0)  (908 528)  (908 528)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_l_12
 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (13 1)  (909 529)  (909 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (14 1)  (910 529)  (910 529)  routing T_17_33.span4_vert_1 <X> T_17_33.span4_horz_r_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_1 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (6 8)  (892 536)  (892 536)  routing T_17_33.span4_vert_1 <X> T_17_33.lc_trk_g1_1
 (7 8)  (893 536)  (893 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (894 536)  (894 536)  routing T_17_33.span4_vert_1 <X> T_17_33.lc_trk_g1_1


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (4 8)  (998 536)  (998 536)  routing T_19_33.span4_horz_r_8 <X> T_19_33.lc_trk_g1_0
 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_horz_r_8 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (4 4)  (1052 532)  (1052 532)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_4 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (5 5)  (1053 533)  (1053 533)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g0_4
 (7 5)  (1055 533)  (1055 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_12 lc_trk_g0_4
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1052 540)  (1052 540)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_horz_r_12 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (4 1)  (1322 529)  (1322 529)  routing T_25_33.span4_horz_r_0 <X> T_25_33.lc_trk_g0_0
 (5 1)  (1323 529)  (1323 529)  routing T_25_33.span4_horz_r_0 <X> T_25_33.lc_trk_g0_0
 (7 1)  (1325 529)  (1325 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g0_4 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (4 5)  (1364 533)  (1364 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (5 5)  (1365 533)  (1365 533)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g0_4
 (7 5)  (1367 533)  (1367 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g1_4 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1364 541)  (1364 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (5 13)  (1365 541)  (1365 541)  routing T_26_33.span4_horz_r_4 <X> T_26_33.lc_trk_g1_4
 (7 13)  (1367 541)  (1367 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (5 1)  (1419 529)  (1419 529)  routing T_27_33.span4_horz_r_8 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (6 4)  (1474 532)  (1474 532)  routing T_28_33.span12_vert_13 <X> T_28_33.lc_trk_g0_5
 (7 4)  (1475 532)  (1475 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_5 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g0_1
 (11 0)  (1543 528)  (1543 528)  routing T_29_33.span4_vert_1 <X> T_29_33.span4_horz_l_12
 (12 0)  (1544 528)  (1544 528)  routing T_29_33.span4_vert_1 <X> T_29_33.span4_horz_l_12
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (13 1)  (1545 529)  (1545 529)  routing T_29_33.span4_vert_1 <X> T_29_33.span4_horz_r_0
 (14 1)  (1546 529)  (1546 529)  routing T_29_33.span4_vert_1 <X> T_29_33.span4_horz_r_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (6 8)  (1528 536)  (1528 536)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_1 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g1_1
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (13 4)  (1599 532)  (1599 532)  routing T_30_33.lc_trk_g0_4 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1568 532)  (1568 532)  IOB_0 IO Functioning bit
 (4 5)  (1580 533)  (1580 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (5 5)  (1581 533)  (1581 533)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g0_4
 (7 5)  (1583 533)  (1583 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (12 10)  (1598 539)  (1598 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g1_4 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1580 541)  (1580 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (5 13)  (1581 541)  (1581 541)  routing T_30_33.span4_horz_r_4 <X> T_30_33.lc_trk_g1_4
 (7 13)  (1583 541)  (1583 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (4 0)  (1634 528)  (1634 528)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (4 8)  (1634 536)  (1634 536)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_8 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_17_32

 (19 1)  (893 513)  (893 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_29_32

 (19 1)  (1529 513)  (1529 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_4_30

 (4 10)  (184 490)  (184 490)  routing T_4_30.sp4_h_r_0 <X> T_4_30.sp4_v_t_43
 (6 10)  (186 490)  (186 490)  routing T_4_30.sp4_h_r_0 <X> T_4_30.sp4_v_t_43
 (5 11)  (185 491)  (185 491)  routing T_4_30.sp4_h_r_0 <X> T_4_30.sp4_v_t_43


RAM_Tile_8_30

 (4 3)  (400 483)  (400 483)  routing T_8_30.sp4_v_b_7 <X> T_8_30.sp4_h_l_37


IO_Tile_33_30

 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 482)  (1731 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 482)  (1734 482)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g0_3
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 484)  (1742 484)  IOB_0 IO Functioning bit
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 490)  (1731 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 490)  (1734 490)  routing T_33_30.span4_vert_b_11 <X> T_33_30.lc_trk_g1_3
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (12 11)  (1738 491)  (1738 491)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (16 14)  (1742 494)  (1742 494)  IOB_1 IO Functioning bit


LogicTile_3_29

 (4 14)  (130 478)  (130 478)  routing T_3_29.sp4_v_b_1 <X> T_3_29.sp4_v_t_44
 (6 14)  (132 478)  (132 478)  routing T_3_29.sp4_v_b_1 <X> T_3_29.sp4_v_t_44


LogicTile_5_29

 (3 6)  (237 470)  (237 470)  routing T_5_29.sp12_h_r_0 <X> T_5_29.sp12_v_t_23
 (3 7)  (237 471)  (237 471)  routing T_5_29.sp12_h_r_0 <X> T_5_29.sp12_v_t_23


RAM_Tile_8_29

 (19 7)  (415 471)  (415 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_b_13 sp4_v_t_7


LogicTile_10_29

 (9 11)  (501 475)  (501 475)  routing T_10_29.sp4_v_b_11 <X> T_10_29.sp4_v_t_42
 (10 11)  (502 475)  (502 475)  routing T_10_29.sp4_v_b_11 <X> T_10_29.sp4_v_t_42


LogicTile_17_29

 (3 3)  (877 467)  (877 467)  routing T_17_29.sp12_v_b_0 <X> T_17_29.sp12_h_l_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 470)  (1731 470)  routing T_33_29.span4_vert_b_15 <X> T_33_29.lc_trk_g0_7
 (7 6)  (1733 470)  (1733 470)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 470)  (1734 470)  routing T_33_29.span4_vert_b_15 <X> T_33_29.lc_trk_g0_7
 (13 10)  (1739 474)  (1739 474)  routing T_33_29.lc_trk_g0_7 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (12 11)  (1738 475)  (1738 475)  routing T_33_29.lc_trk_g0_7 <X> T_33_29.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (16 14)  (1742 478)  (1742 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (12 4)  (1738 452)  (1738 452)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g1_3 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 10)  (1731 458)  (1731 458)  routing T_33_28.span4_vert_b_3 <X> T_33_28.lc_trk_g1_3
 (7 10)  (1733 458)  (1733 458)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_3 lc_trk_g1_3
 (8 11)  (1734 459)  (1734 459)  routing T_33_28.span4_vert_b_3 <X> T_33_28.lc_trk_g1_3
 (11 12)  (1737 460)  (1737 460)  routing T_33_28.span4_vert_b_3 <X> T_33_28.span4_vert_t_15


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_16_27

 (3 12)  (819 444)  (819 444)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_h_r_1
 (3 13)  (819 445)  (819 445)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_h_r_1
 (3 14)  (819 446)  (819 446)  routing T_16_27.sp12_v_b_1 <X> T_16_27.sp12_v_t_22


LogicTile_28_27

 (3 13)  (1459 445)  (1459 445)  routing T_28_27.sp12_h_l_22 <X> T_28_27.sp12_h_r_1
 (3 15)  (1459 447)  (1459 447)  routing T_28_27.sp12_h_l_22 <X> T_28_27.sp12_v_t_22


IO_Tile_33_27

 (6 0)  (1732 432)  (1732 432)  routing T_33_27.span12_horz_9 <X> T_33_27.lc_trk_g0_1
 (7 0)  (1733 432)  (1733 432)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_9 lc_trk_g0_1
 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (8 3)  (134 403)  (134 403)  routing T_3_25.sp4_h_r_7 <X> T_3_25.sp4_v_t_36
 (9 3)  (135 403)  (135 403)  routing T_3_25.sp4_h_r_7 <X> T_3_25.sp4_v_t_36
 (10 3)  (136 403)  (136 403)  routing T_3_25.sp4_h_r_7 <X> T_3_25.sp4_v_t_36


LogicTile_4_25

 (2 4)  (182 404)  (182 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_25



LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 2)  (495 402)  (495 402)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_h_l_23
 (3 3)  (495 403)  (495 403)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_h_l_23
 (11 14)  (503 414)  (503 414)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_46
 (13 14)  (505 414)  (505 414)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_46
 (12 15)  (504 415)  (504 415)  routing T_10_25.sp4_h_r_5 <X> T_10_25.sp4_v_t_46


LogicTile_11_25

 (31 0)  (577 400)  (577 400)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 400)  (578 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 400)  (579 400)  routing T_11_25.lc_trk_g2_5 <X> T_11_25.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 400)  (586 400)  LC_0 Logic Functioning bit
 (41 0)  (587 400)  (587 400)  LC_0 Logic Functioning bit
 (42 0)  (588 400)  (588 400)  LC_0 Logic Functioning bit
 (43 0)  (589 400)  (589 400)  LC_0 Logic Functioning bit
 (46 0)  (592 400)  (592 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (40 1)  (586 401)  (586 401)  LC_0 Logic Functioning bit
 (41 1)  (587 401)  (587 401)  LC_0 Logic Functioning bit
 (42 1)  (588 401)  (588 401)  LC_0 Logic Functioning bit
 (43 1)  (589 401)  (589 401)  LC_0 Logic Functioning bit
 (16 10)  (562 410)  (562 410)  routing T_11_25.sp4_v_b_37 <X> T_11_25.lc_trk_g2_5
 (17 10)  (563 410)  (563 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 410)  (564 410)  routing T_11_25.sp4_v_b_37 <X> T_11_25.lc_trk_g2_5
 (18 11)  (564 411)  (564 411)  routing T_11_25.sp4_v_b_37 <X> T_11_25.lc_trk_g2_5


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25

 (2 8)  (710 408)  (710 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (5 0)  (879 400)  (879 400)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_h_r_0
 (4 1)  (878 401)  (878 401)  routing T_17_25.sp4_h_l_44 <X> T_17_25.sp4_h_r_0


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25

 (4 8)  (1094 408)  (1094 408)  routing T_21_25.sp4_h_l_37 <X> T_21_25.sp4_v_b_6
 (6 8)  (1096 408)  (1096 408)  routing T_21_25.sp4_h_l_37 <X> T_21_25.sp4_v_b_6
 (5 9)  (1095 409)  (1095 409)  routing T_21_25.sp4_h_l_37 <X> T_21_25.sp4_v_b_6


LogicTile_22_25

 (3 3)  (1147 403)  (1147 403)  routing T_22_25.sp12_v_b_0 <X> T_22_25.sp12_h_l_23


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (4 2)  (550 386)  (550 386)  routing T_11_24.sp4_h_r_0 <X> T_11_24.sp4_v_t_37
 (5 3)  (551 387)  (551 387)  routing T_11_24.sp4_h_r_0 <X> T_11_24.sp4_v_t_37


LogicTile_12_24



LogicTile_13_24

 (17 0)  (671 384)  (671 384)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 384)  (672 384)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g0_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 384)  (688 384)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (38 0)  (692 384)  (692 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (42 0)  (696 384)  (696 384)  LC_0 Logic Functioning bit
 (45 0)  (699 384)  (699 384)  LC_0 Logic Functioning bit
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 385)  (681 385)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 385)  (687 385)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.input_2_0
 (35 1)  (689 385)  (689 385)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.input_2_0
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (37 1)  (691 385)  (691 385)  LC_0 Logic Functioning bit
 (38 1)  (692 385)  (692 385)  LC_0 Logic Functioning bit
 (39 1)  (693 385)  (693 385)  LC_0 Logic Functioning bit
 (0 2)  (654 386)  (654 386)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (2 2)  (656 386)  (656 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 386)  (687 386)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 386)  (691 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (43 2)  (697 386)  (697 386)  LC_1 Logic Functioning bit
 (45 2)  (699 386)  (699 386)  LC_1 Logic Functioning bit
 (0 3)  (654 387)  (654 387)  routing T_13_24.glb_netwk_3 <X> T_13_24.wire_logic_cluster/lc_7/clk
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (38 3)  (692 387)  (692 387)  LC_1 Logic Functioning bit
 (40 3)  (694 387)  (694 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (14 4)  (668 388)  (668 388)  routing T_13_24.wire_logic_cluster/lc_0/out <X> T_13_24.lc_trk_g1_0
 (21 4)  (675 388)  (675 388)  routing T_13_24.wire_logic_cluster/lc_3/out <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 388)  (682 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 388)  (684 388)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 388)  (688 388)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (37 4)  (691 388)  (691 388)  LC_2 Logic Functioning bit
 (38 4)  (692 388)  (692 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (42 4)  (696 388)  (696 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (17 5)  (671 389)  (671 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 389)  (680 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 389)  (681 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 389)  (684 389)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 389)  (686 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 389)  (687 389)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_2
 (34 5)  (688 389)  (688 389)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_2
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (37 5)  (691 389)  (691 389)  LC_2 Logic Functioning bit
 (38 5)  (692 389)  (692 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (40 5)  (694 389)  (694 389)  LC_2 Logic Functioning bit
 (41 5)  (695 389)  (695 389)  LC_2 Logic Functioning bit
 (42 5)  (696 389)  (696 389)  LC_2 Logic Functioning bit
 (43 5)  (697 389)  (697 389)  LC_2 Logic Functioning bit
 (32 6)  (686 390)  (686 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 390)  (688 390)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 390)  (690 390)  LC_3 Logic Functioning bit
 (38 6)  (692 390)  (692 390)  LC_3 Logic Functioning bit
 (39 6)  (693 390)  (693 390)  LC_3 Logic Functioning bit
 (42 6)  (696 390)  (696 390)  LC_3 Logic Functioning bit
 (45 6)  (699 390)  (699 390)  LC_3 Logic Functioning bit
 (50 6)  (704 390)  (704 390)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (683 391)  (683 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 391)  (685 391)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 391)  (691 391)  LC_3 Logic Functioning bit
 (38 7)  (692 391)  (692 391)  LC_3 Logic Functioning bit
 (39 7)  (693 391)  (693 391)  LC_3 Logic Functioning bit
 (43 7)  (697 391)  (697 391)  LC_3 Logic Functioning bit
 (25 8)  (679 392)  (679 392)  routing T_13_24.wire_logic_cluster/lc_2/out <X> T_13_24.lc_trk_g2_2
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 392)  (682 392)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 392)  (684 392)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 392)  (688 392)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (41 8)  (695 392)  (695 392)  LC_4 Logic Functioning bit
 (42 8)  (696 392)  (696 392)  LC_4 Logic Functioning bit
 (43 8)  (697 392)  (697 392)  LC_4 Logic Functioning bit
 (45 8)  (699 392)  (699 392)  LC_4 Logic Functioning bit
 (46 8)  (700 392)  (700 392)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 393)  (680 393)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_4
 (34 9)  (688 393)  (688 393)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.input_2_4
 (36 9)  (690 393)  (690 393)  LC_4 Logic Functioning bit
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (39 9)  (693 393)  (693 393)  LC_4 Logic Functioning bit
 (40 9)  (694 393)  (694 393)  LC_4 Logic Functioning bit
 (41 9)  (695 393)  (695 393)  LC_4 Logic Functioning bit
 (42 9)  (696 393)  (696 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (46 9)  (700 393)  (700 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (701 393)  (701 393)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (7 10)  (661 394)  (661 394)  Column buffer control bit: LH_colbuf_cntl_3

 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (40 10)  (694 394)  (694 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (42 10)  (696 394)  (696 394)  LC_5 Logic Functioning bit
 (43 10)  (697 394)  (697 394)  LC_5 Logic Functioning bit
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (40 11)  (694 395)  (694 395)  LC_5 Logic Functioning bit
 (41 11)  (695 395)  (695 395)  LC_5 Logic Functioning bit
 (42 11)  (696 395)  (696 395)  LC_5 Logic Functioning bit
 (43 11)  (697 395)  (697 395)  LC_5 Logic Functioning bit
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 396)  (672 396)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g3_1
 (27 12)  (681 396)  (681 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 396)  (682 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 396)  (684 396)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 396)  (688 396)  routing T_13_24.lc_trk_g1_0 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (38 12)  (692 396)  (692 396)  LC_6 Logic Functioning bit
 (40 12)  (694 396)  (694 396)  LC_6 Logic Functioning bit
 (41 12)  (695 396)  (695 396)  LC_6 Logic Functioning bit
 (43 12)  (697 396)  (697 396)  LC_6 Logic Functioning bit
 (45 12)  (699 396)  (699 396)  LC_6 Logic Functioning bit
 (50 12)  (704 396)  (704 396)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (680 397)  (680 397)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 397)  (681 397)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 397)  (684 397)  routing T_13_24.lc_trk_g3_6 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 397)  (690 397)  LC_6 Logic Functioning bit
 (38 13)  (692 397)  (692 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (25 14)  (679 398)  (679 398)  routing T_13_24.wire_logic_cluster/lc_6/out <X> T_13_24.lc_trk_g3_6
 (22 15)  (676 399)  (676 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_24

 (11 5)  (719 389)  (719 389)  routing T_14_24.sp4_h_l_40 <X> T_14_24.sp4_h_r_5
 (7 10)  (715 394)  (715 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_15_24

 (3 4)  (765 388)  (765 388)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_r_0
 (3 5)  (765 389)  (765 389)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_r_0
 (4 8)  (766 392)  (766 392)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (6 8)  (768 392)  (768 392)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (5 9)  (767 393)  (767 393)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_v_b_6
 (11 9)  (773 393)  (773 393)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_h_r_8
 (13 9)  (775 393)  (775 393)  routing T_15_24.sp4_h_l_37 <X> T_15_24.sp4_h_r_8
 (7 10)  (769 394)  (769 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_16_24

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_24

 (3 0)  (877 384)  (877 384)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_b_0
 (11 0)  (885 384)  (885 384)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (13 0)  (887 384)  (887 384)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (3 1)  (877 385)  (877 385)  routing T_17_24.sp12_h_r_0 <X> T_17_24.sp12_v_b_0
 (12 1)  (886 385)  (886 385)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_2
 (13 8)  (887 392)  (887 392)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_8
 (11 9)  (885 393)  (885 393)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_h_r_8
 (12 9)  (886 393)  (886 393)  routing T_17_24.sp4_h_l_45 <X> T_17_24.sp4_v_b_8
 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_24

 (0 0)  (928 384)  (928 384)  Negative Clock bit

 (26 0)  (954 384)  (954 384)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 384)  (957 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 384)  (958 384)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 384)  (959 384)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 384)  (960 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 384)  (961 384)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 384)  (962 384)  routing T_18_24.lc_trk_g3_4 <X> T_18_24.wire_logic_cluster/lc_0/in_3
 (45 0)  (973 384)  (973 384)  LC_0 Logic Functioning bit
 (46 0)  (974 384)  (974 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (943 385)  (943 385)  routing T_18_24.sp4_v_t_5 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_v_t_5 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (29 1)  (957 385)  (957 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 385)  (958 385)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_0/in_1
 (41 1)  (969 385)  (969 385)  LC_0 Logic Functioning bit
 (43 1)  (971 385)  (971 385)  LC_0 Logic Functioning bit
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (942 386)  (942 386)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g0_4
 (21 2)  (949 386)  (949 386)  routing T_18_24.sp12_h_l_4 <X> T_18_24.lc_trk_g0_7
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (952 386)  (952 386)  routing T_18_24.sp12_h_l_4 <X> T_18_24.lc_trk_g0_7
 (2 3)  (930 387)  (930 387)  routing T_18_24.lc_trk_g0_0 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (14 3)  (942 387)  (942 387)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g0_4
 (16 3)  (944 387)  (944 387)  routing T_18_24.sp4_v_t_1 <X> T_18_24.lc_trk_g0_4
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (949 387)  (949 387)  routing T_18_24.sp12_h_l_4 <X> T_18_24.lc_trk_g0_7
 (13 4)  (941 388)  (941 388)  routing T_18_24.sp4_h_l_40 <X> T_18_24.sp4_v_b_5
 (12 5)  (940 389)  (940 389)  routing T_18_24.sp4_h_l_40 <X> T_18_24.sp4_v_b_5
 (7 10)  (935 394)  (935 394)  Column buffer control bit: LH_colbuf_cntl_3

 (0 14)  (928 398)  (928 398)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 398)  (929 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 398)  (943 398)  routing T_18_24.sp4_h_l_24 <X> T_18_24.lc_trk_g3_5
 (16 14)  (944 398)  (944 398)  routing T_18_24.sp4_h_l_24 <X> T_18_24.lc_trk_g3_5
 (17 14)  (945 398)  (945 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (946 398)  (946 398)  routing T_18_24.sp4_h_l_24 <X> T_18_24.lc_trk_g3_5
 (0 15)  (928 399)  (928 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 399)  (929 399)  routing T_18_24.lc_trk_g3_5 <X> T_18_24.wire_logic_cluster/lc_7/s_r
 (17 15)  (945 399)  (945 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_19_24

 (26 0)  (1008 384)  (1008 384)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (32 0)  (1014 384)  (1014 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 384)  (1016 384)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 384)  (1017 384)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_0
 (36 0)  (1018 384)  (1018 384)  LC_0 Logic Functioning bit
 (37 0)  (1019 384)  (1019 384)  LC_0 Logic Functioning bit
 (38 0)  (1020 384)  (1020 384)  LC_0 Logic Functioning bit
 (42 0)  (1024 384)  (1024 384)  LC_0 Logic Functioning bit
 (45 0)  (1027 384)  (1027 384)  LC_0 Logic Functioning bit
 (48 0)  (1030 384)  (1030 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (997 385)  (997 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (16 1)  (998 385)  (998 385)  routing T_19_24.sp4_v_t_5 <X> T_19_24.lc_trk_g0_0
 (17 1)  (999 385)  (999 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (1009 385)  (1009 385)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 385)  (1011 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 385)  (1014 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 385)  (1015 385)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_0
 (34 1)  (1016 385)  (1016 385)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.input_2_0
 (36 1)  (1018 385)  (1018 385)  LC_0 Logic Functioning bit
 (37 1)  (1019 385)  (1019 385)  LC_0 Logic Functioning bit
 (39 1)  (1021 385)  (1021 385)  LC_0 Logic Functioning bit
 (43 1)  (1025 385)  (1025 385)  LC_0 Logic Functioning bit
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (996 386)  (996 386)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g0_4
 (2 3)  (984 387)  (984 387)  routing T_19_24.lc_trk_g0_0 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (4 3)  (986 387)  (986 387)  routing T_19_24.sp4_v_b_7 <X> T_19_24.sp4_h_l_37
 (17 3)  (999 387)  (999 387)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (996 388)  (996 388)  routing T_19_24.wire_logic_cluster/lc_0/out <X> T_19_24.lc_trk_g1_0
 (21 4)  (1003 388)  (1003 388)  routing T_19_24.wire_logic_cluster/lc_3/out <X> T_19_24.lc_trk_g1_3
 (22 4)  (1004 388)  (1004 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g2_1 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 388)  (1019 388)  LC_2 Logic Functioning bit
 (39 4)  (1021 388)  (1021 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (1010 389)  (1010 389)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (38 5)  (1020 389)  (1020 389)  LC_2 Logic Functioning bit
 (15 6)  (997 390)  (997 390)  routing T_19_24.bot_op_5 <X> T_19_24.lc_trk_g1_5
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (1003 390)  (1003 390)  routing T_19_24.wire_logic_cluster/lc_7/out <X> T_19_24.lc_trk_g1_7
 (22 6)  (1004 390)  (1004 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 390)  (1009 390)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 390)  (1011 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 390)  (1013 390)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 390)  (1014 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 390)  (1016 390)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 390)  (1018 390)  LC_3 Logic Functioning bit
 (38 6)  (1020 390)  (1020 390)  LC_3 Logic Functioning bit
 (41 6)  (1023 390)  (1023 390)  LC_3 Logic Functioning bit
 (43 6)  (1025 390)  (1025 390)  LC_3 Logic Functioning bit
 (45 6)  (1027 390)  (1027 390)  LC_3 Logic Functioning bit
 (51 6)  (1033 390)  (1033 390)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (1008 391)  (1008 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 391)  (1009 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 391)  (1010 391)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 391)  (1011 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 391)  (1012 391)  routing T_19_24.lc_trk_g1_3 <X> T_19_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (1018 391)  (1018 391)  LC_3 Logic Functioning bit
 (38 7)  (1020 391)  (1020 391)  LC_3 Logic Functioning bit
 (40 7)  (1022 391)  (1022 391)  LC_3 Logic Functioning bit
 (42 7)  (1024 391)  (1024 391)  LC_3 Logic Functioning bit
 (53 7)  (1035 391)  (1035 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 8)  (995 392)  (995 392)  routing T_19_24.sp4_h_l_45 <X> T_19_24.sp4_v_b_8
 (15 8)  (997 392)  (997 392)  routing T_19_24.rgt_op_1 <X> T_19_24.lc_trk_g2_1
 (17 8)  (999 392)  (999 392)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1000 392)  (1000 392)  routing T_19_24.rgt_op_1 <X> T_19_24.lc_trk_g2_1
 (26 8)  (1008 392)  (1008 392)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 392)  (1015 392)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 392)  (1019 392)  LC_4 Logic Functioning bit
 (39 8)  (1021 392)  (1021 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (51 8)  (1033 392)  (1033 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (994 393)  (994 393)  routing T_19_24.sp4_h_l_45 <X> T_19_24.sp4_v_b_8
 (28 9)  (1010 393)  (1010 393)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 393)  (1013 393)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (7 10)  (989 394)  (989 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (999 394)  (999 394)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 394)  (1000 394)  routing T_19_24.wire_logic_cluster/lc_5/out <X> T_19_24.lc_trk_g2_5
 (26 10)  (1008 394)  (1008 394)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 394)  (1009 394)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 394)  (1011 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 394)  (1012 394)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 394)  (1013 394)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 394)  (1014 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 394)  (1016 394)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 394)  (1018 394)  LC_5 Logic Functioning bit
 (38 10)  (1020 394)  (1020 394)  LC_5 Logic Functioning bit
 (41 10)  (1023 394)  (1023 394)  LC_5 Logic Functioning bit
 (43 10)  (1025 394)  (1025 394)  LC_5 Logic Functioning bit
 (45 10)  (1027 394)  (1027 394)  LC_5 Logic Functioning bit
 (51 10)  (1033 394)  (1033 394)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (17 11)  (999 395)  (999 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 11)  (1010 395)  (1010 395)  routing T_19_24.lc_trk_g2_5 <X> T_19_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 395)  (1011 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 395)  (1012 395)  routing T_19_24.lc_trk_g1_7 <X> T_19_24.wire_logic_cluster/lc_5/in_1
 (37 11)  (1019 395)  (1019 395)  LC_5 Logic Functioning bit
 (39 11)  (1021 395)  (1021 395)  LC_5 Logic Functioning bit
 (41 11)  (1023 395)  (1023 395)  LC_5 Logic Functioning bit
 (43 11)  (1025 395)  (1025 395)  LC_5 Logic Functioning bit
 (25 12)  (1007 396)  (1007 396)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g3_2
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (997 398)  (997 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1000 398)  (1000 398)  routing T_19_24.rgt_op_5 <X> T_19_24.lc_trk_g3_5
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 398)  (1012 398)  routing T_19_24.lc_trk_g0_4 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 398)  (1015 398)  routing T_19_24.lc_trk_g2_4 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 398)  (1023 398)  LC_7 Logic Functioning bit
 (43 14)  (1025 398)  (1025 398)  LC_7 Logic Functioning bit
 (45 14)  (1027 398)  (1027 398)  LC_7 Logic Functioning bit
 (41 15)  (1023 399)  (1023 399)  LC_7 Logic Functioning bit
 (43 15)  (1025 399)  (1025 399)  LC_7 Logic Functioning bit


LogicTile_20_24

 (14 0)  (1050 384)  (1050 384)  routing T_20_24.wire_logic_cluster/lc_0/out <X> T_20_24.lc_trk_g0_0
 (26 0)  (1062 384)  (1062 384)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_0/in_0
 (31 0)  (1067 384)  (1067 384)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 384)  (1069 384)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 384)  (1073 384)  LC_0 Logic Functioning bit
 (39 0)  (1075 384)  (1075 384)  LC_0 Logic Functioning bit
 (45 0)  (1081 384)  (1081 384)  LC_0 Logic Functioning bit
 (17 1)  (1053 385)  (1053 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1065 385)  (1065 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 385)  (1067 385)  routing T_20_24.lc_trk_g2_7 <X> T_20_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 385)  (1072 385)  LC_0 Logic Functioning bit
 (38 1)  (1074 385)  (1074 385)  LC_0 Logic Functioning bit
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 386)  (1050 386)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 386)  (1067 386)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (43 2)  (1079 386)  (1079 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (0 3)  (1036 387)  (1036 387)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 387)  (1038 387)  routing T_20_24.lc_trk_g1_1 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 387)  (1050 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (16 3)  (1052 387)  (1052 387)  routing T_20_24.sp4_v_t_1 <X> T_20_24.lc_trk_g0_4
 (17 3)  (1053 387)  (1053 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (30 3)  (1066 387)  (1066 387)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (41 3)  (1077 387)  (1077 387)  LC_1 Logic Functioning bit
 (43 3)  (1079 387)  (1079 387)  LC_1 Logic Functioning bit
 (15 4)  (1051 388)  (1051 388)  routing T_20_24.sp4_v_b_17 <X> T_20_24.lc_trk_g1_1
 (16 4)  (1052 388)  (1052 388)  routing T_20_24.sp4_v_b_17 <X> T_20_24.lc_trk_g1_1
 (17 4)  (1053 388)  (1053 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (12 5)  (1048 389)  (1048 389)  routing T_20_24.sp4_h_r_5 <X> T_20_24.sp4_v_b_5
 (21 6)  (1057 390)  (1057 390)  routing T_20_24.lft_op_7 <X> T_20_24.lc_trk_g1_7
 (22 6)  (1058 390)  (1058 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 390)  (1060 390)  routing T_20_24.lft_op_7 <X> T_20_24.lc_trk_g1_7
 (7 10)  (1043 394)  (1043 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (1058 394)  (1058 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 394)  (1067 394)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (41 10)  (1077 394)  (1077 394)  LC_5 Logic Functioning bit
 (43 10)  (1079 394)  (1079 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (41 11)  (1077 395)  (1077 395)  LC_5 Logic Functioning bit
 (43 11)  (1079 395)  (1079 395)  LC_5 Logic Functioning bit
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 14)  (1063 398)  (1063 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 398)  (1066 398)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 398)  (1067 398)  routing T_20_24.lc_trk_g0_4 <X> T_20_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (43 14)  (1079 398)  (1079 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (30 15)  (1066 399)  (1066 399)  routing T_20_24.lc_trk_g1_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (41 15)  (1077 399)  (1077 399)  LC_7 Logic Functioning bit
 (43 15)  (1079 399)  (1079 399)  LC_7 Logic Functioning bit
 (48 15)  (1084 399)  (1084 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_24

 (14 0)  (1104 384)  (1104 384)  routing T_21_24.wire_logic_cluster/lc_0/out <X> T_21_24.lc_trk_g0_0
 (27 0)  (1117 384)  (1117 384)  routing T_21_24.lc_trk_g1_0 <X> T_21_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 384)  (1119 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 384)  (1122 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 384)  (1123 384)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 384)  (1124 384)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 384)  (1126 384)  LC_0 Logic Functioning bit
 (38 0)  (1128 384)  (1128 384)  LC_0 Logic Functioning bit
 (41 0)  (1131 384)  (1131 384)  LC_0 Logic Functioning bit
 (43 0)  (1133 384)  (1133 384)  LC_0 Logic Functioning bit
 (45 0)  (1135 384)  (1135 384)  LC_0 Logic Functioning bit
 (46 0)  (1136 384)  (1136 384)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1137 384)  (1137 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (1107 385)  (1107 385)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1119 385)  (1119 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 385)  (1121 385)  routing T_21_24.lc_trk_g3_2 <X> T_21_24.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 385)  (1127 385)  LC_0 Logic Functioning bit
 (39 1)  (1129 385)  (1129 385)  LC_0 Logic Functioning bit
 (41 1)  (1131 385)  (1131 385)  LC_0 Logic Functioning bit
 (43 1)  (1133 385)  (1133 385)  LC_0 Logic Functioning bit
 (2 2)  (1092 386)  (1092 386)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 387)  (1090 387)  routing T_21_24.lc_trk_g1_1 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 387)  (1092 387)  routing T_21_24.lc_trk_g1_1 <X> T_21_24.wire_logic_cluster/lc_7/clk
 (13 4)  (1103 388)  (1103 388)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_v_b_5
 (14 4)  (1104 388)  (1104 388)  routing T_21_24.lft_op_0 <X> T_21_24.lc_trk_g1_0
 (15 4)  (1105 388)  (1105 388)  routing T_21_24.sp4_v_b_17 <X> T_21_24.lc_trk_g1_1
 (16 4)  (1106 388)  (1106 388)  routing T_21_24.sp4_v_b_17 <X> T_21_24.lc_trk_g1_1
 (17 4)  (1107 388)  (1107 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (12 5)  (1102 389)  (1102 389)  routing T_21_24.sp4_h_l_40 <X> T_21_24.sp4_v_b_5
 (15 5)  (1105 389)  (1105 389)  routing T_21_24.lft_op_0 <X> T_21_24.lc_trk_g1_0
 (17 5)  (1107 389)  (1107 389)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (13 8)  (1103 392)  (1103 392)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_v_b_8
 (12 9)  (1102 393)  (1102 393)  routing T_21_24.sp4_h_l_45 <X> T_21_24.sp4_v_b_8
 (7 10)  (1097 394)  (1097 394)  Column buffer control bit: LH_colbuf_cntl_3

 (22 13)  (1112 397)  (1112 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 397)  (1113 397)  routing T_21_24.sp4_v_b_42 <X> T_21_24.lc_trk_g3_2
 (24 13)  (1114 397)  (1114 397)  routing T_21_24.sp4_v_b_42 <X> T_21_24.lc_trk_g3_2


LogicTile_22_24

 (7 10)  (1151 394)  (1151 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_24

 (7 10)  (1205 394)  (1205 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_24_24

 (7 10)  (1259 394)  (1259 394)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (7 10)  (1463 394)  (1463 394)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (11 12)  (1737 396)  (1737 396)  routing T_33_24.span4_vert_b_3 <X> T_33_24.span4_vert_t_15


RAM_Tile_8_23

 (3 14)  (399 382)  (399 382)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22
 (3 15)  (399 383)  (399 383)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_t_22


LogicTile_13_23

 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 371)  (654 371)  routing T_13_23.glb_netwk_3 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (14 3)  (668 371)  (668 371)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g0_4
 (15 3)  (669 371)  (669 371)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g0_4
 (17 3)  (671 371)  (671 371)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 4)  (675 372)  (675 372)  routing T_13_23.bnr_op_3 <X> T_13_23.lc_trk_g1_3
 (22 4)  (676 372)  (676 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (675 373)  (675 373)  routing T_13_23.bnr_op_3 <X> T_13_23.lc_trk_g1_3
 (26 14)  (680 382)  (680 382)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 382)  (684 382)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 382)  (688 382)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 382)  (691 382)  LC_7 Logic Functioning bit
 (39 14)  (693 382)  (693 382)  LC_7 Logic Functioning bit
 (45 14)  (699 382)  (699 382)  LC_7 Logic Functioning bit
 (14 15)  (668 383)  (668 383)  routing T_13_23.sp4_r_v_b_44 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (681 383)  (681 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 383)  (685 383)  routing T_13_23.lc_trk_g1_3 <X> T_13_23.wire_logic_cluster/lc_7/in_3


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 370)  (779 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 370)  (780 370)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g0_5
 (0 3)  (762 371)  (762 371)  routing T_15_23.glb_netwk_3 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (21 6)  (783 374)  (783 374)  routing T_15_23.wire_logic_cluster/lc_7/out <X> T_15_23.lc_trk_g1_7
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 378)  (780 378)  routing T_15_23.bnl_op_5 <X> T_15_23.lc_trk_g2_5
 (25 10)  (787 378)  (787 378)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (26 10)  (788 378)  (788 378)  routing T_15_23.lc_trk_g0_5 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 378)  (798 378)  LC_5 Logic Functioning bit
 (38 10)  (800 378)  (800 378)  LC_5 Logic Functioning bit
 (41 10)  (803 378)  (803 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (47 10)  (809 378)  (809 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (18 11)  (780 379)  (780 379)  routing T_15_23.bnl_op_5 <X> T_15_23.lc_trk_g2_5
 (22 11)  (784 379)  (784 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 379)  (786 379)  routing T_15_23.rgt_op_6 <X> T_15_23.lc_trk_g2_6
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 379)  (792 379)  routing T_15_23.lc_trk_g2_6 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 379)  (793 379)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 379)  (798 379)  LC_5 Logic Functioning bit
 (38 11)  (800 379)  (800 379)  LC_5 Logic Functioning bit
 (40 11)  (802 379)  (802 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (788 382)  (788 382)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 382)  (789 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 382)  (790 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 382)  (791 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 382)  (792 382)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 382)  (793 382)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 382)  (794 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 382)  (796 382)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 382)  (798 382)  LC_7 Logic Functioning bit
 (37 14)  (799 382)  (799 382)  LC_7 Logic Functioning bit
 (38 14)  (800 382)  (800 382)  LC_7 Logic Functioning bit
 (39 14)  (801 382)  (801 382)  LC_7 Logic Functioning bit
 (41 14)  (803 382)  (803 382)  LC_7 Logic Functioning bit
 (43 14)  (805 382)  (805 382)  LC_7 Logic Functioning bit
 (45 14)  (807 382)  (807 382)  LC_7 Logic Functioning bit
 (47 14)  (809 382)  (809 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (783 383)  (783 383)  routing T_15_23.sp4_r_v_b_47 <X> T_15_23.lc_trk_g3_7
 (28 15)  (790 383)  (790 383)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 383)  (791 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 383)  (792 383)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 383)  (793 383)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (799 383)  (799 383)  LC_7 Logic Functioning bit
 (39 15)  (801 383)  (801 383)  LC_7 Logic Functioning bit


LogicTile_16_23

 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 370)  (843 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 370)  (846 370)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (37 2)  (853 370)  (853 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (0 3)  (816 371)  (816 371)  routing T_16_23.glb_netwk_3 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (839 371)  (839 371)  routing T_16_23.sp12_h_r_14 <X> T_16_23.lc_trk_g0_6
 (27 3)  (843 371)  (843 371)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 371)  (850 371)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.input_2_1
 (35 3)  (851 371)  (851 371)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (38 3)  (854 371)  (854 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (15 4)  (831 372)  (831 372)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.bot_op_3 <X> T_16_23.lc_trk_g1_3
 (31 4)  (847 372)  (847 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_4 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 373)  (831 373)  routing T_16_23.bot_op_0 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 373)  (840 373)  routing T_16_23.bot_op_2 <X> T_16_23.lc_trk_g1_2
 (26 5)  (842 373)  (842 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 373)  (843 373)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 373)  (845 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (46 5)  (862 373)  (862 373)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (864 373)  (864 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (831 374)  (831 374)  routing T_16_23.bot_op_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (831 375)  (831 375)  routing T_16_23.bot_op_4 <X> T_16_23.lc_trk_g1_4
 (17 7)  (833 375)  (833 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (24 10)  (840 378)  (840 378)  routing T_16_23.sp4_v_b_47 <X> T_16_23.lc_trk_g2_7
 (6 12)  (822 380)  (822 380)  routing T_16_23.sp4_h_r_4 <X> T_16_23.sp4_v_b_9
 (26 12)  (842 380)  (842 380)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 380)  (850 380)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (37 12)  (853 380)  (853 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (43 12)  (859 380)  (859 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (46 13)  (862 381)  (862 381)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (841 382)  (841 382)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g3_6
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_23

 (14 0)  (888 368)  (888 368)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g0_0
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 368)  (904 368)  routing T_17_23.lc_trk_g2_5 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (38 0)  (912 368)  (912 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (43 0)  (917 368)  (917 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (48 0)  (922 368)  (922 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (925 368)  (925 368)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (17 1)  (891 369)  (891 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 369)  (911 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (43 1)  (917 369)  (917 369)  LC_0 Logic Functioning bit
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 371)  (874 371)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 3)  (876 371)  (876 371)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_v_b_1 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (892 372)  (892 372)  routing T_17_23.sp4_v_b_1 <X> T_17_23.lc_trk_g1_1
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 373)  (897 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (25 5)  (899 373)  (899 373)  routing T_17_23.sp4_h_r_2 <X> T_17_23.lc_trk_g1_2
 (15 10)  (889 378)  (889 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (16 10)  (890 378)  (890 378)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5
 (17 10)  (891 378)  (891 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (892 379)  (892 379)  routing T_17_23.sp4_h_l_16 <X> T_17_23.lc_trk_g2_5


LogicTile_18_23

 (17 0)  (945 368)  (945 368)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 368)  (946 368)  routing T_18_23.bnr_op_1 <X> T_18_23.lc_trk_g0_1
 (25 0)  (953 368)  (953 368)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g0_2
 (18 1)  (946 369)  (946 369)  routing T_18_23.bnr_op_1 <X> T_18_23.lc_trk_g0_1
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.bnr_op_2 <X> T_18_23.lc_trk_g0_2
 (0 2)  (928 370)  (928 370)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (930 371)  (930 371)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (5 8)  (933 376)  (933 376)  routing T_18_23.sp4_v_b_0 <X> T_18_23.sp4_h_r_6
 (14 8)  (942 376)  (942 376)  routing T_18_23.sp4_v_b_24 <X> T_18_23.lc_trk_g2_0
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g2_5 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (45 8)  (973 376)  (973 376)  LC_4 Logic Functioning bit
 (4 9)  (932 377)  (932 377)  routing T_18_23.sp4_v_b_0 <X> T_18_23.sp4_h_r_6
 (6 9)  (934 377)  (934 377)  routing T_18_23.sp4_v_b_0 <X> T_18_23.sp4_h_r_6
 (16 9)  (944 377)  (944 377)  routing T_18_23.sp4_v_b_24 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g3_1 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 377)  (960 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 377)  (963 377)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.input_2_4
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (45 9)  (973 377)  (973 377)  LC_4 Logic Functioning bit
 (15 10)  (943 378)  (943 378)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g2_5
 (16 10)  (944 378)  (944 378)  routing T_18_23.sp4_v_t_32 <X> T_18_23.lc_trk_g2_5
 (17 10)  (945 378)  (945 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (16 12)  (944 380)  (944 380)  routing T_18_23.sp4_v_t_12 <X> T_18_23.lc_trk_g3_1
 (17 12)  (945 380)  (945 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 380)  (946 380)  routing T_18_23.sp4_v_t_12 <X> T_18_23.lc_trk_g3_1
 (0 14)  (928 382)  (928 382)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 382)  (929 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (928 383)  (928 383)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 383)  (929 383)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_7/s_r


LogicTile_19_23

 (14 0)  (996 368)  (996 368)  routing T_19_23.wire_logic_cluster/lc_0/out <X> T_19_23.lc_trk_g0_0
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.wire_logic_cluster/lc_3/out <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 368)  (1013 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 368)  (1015 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 368)  (1018 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (43 0)  (1025 368)  (1025 368)  LC_0 Logic Functioning bit
 (45 0)  (1027 368)  (1027 368)  LC_0 Logic Functioning bit
 (46 0)  (1028 368)  (1028 368)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 369)  (1012 369)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (38 1)  (1020 369)  (1020 369)  LC_0 Logic Functioning bit
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_3 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 370)  (1022 370)  LC_1 Logic Functioning bit
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (42 2)  (1024 370)  (1024 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (0 3)  (982 371)  (982 371)  routing T_19_23.glb_netwk_3 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (15 3)  (997 371)  (997 371)  routing T_19_23.bot_op_4 <X> T_19_23.lc_trk_g0_4
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (1004 371)  (1004 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 371)  (1006 371)  routing T_19_23.bot_op_6 <X> T_19_23.lc_trk_g0_6
 (40 3)  (1022 371)  (1022 371)  LC_1 Logic Functioning bit
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (42 3)  (1024 371)  (1024 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (48 3)  (1030 371)  (1030 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (991 372)  (991 372)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_h_r_4
 (10 4)  (992 372)  (992 372)  routing T_19_23.sp4_h_l_36 <X> T_19_23.sp4_h_r_4
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (26 4)  (1008 372)  (1008 372)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.input_2_2
 (43 4)  (1025 372)  (1025 372)  LC_2 Logic Functioning bit
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 373)  (1005 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (25 5)  (1007 373)  (1007 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 373)  (1013 373)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 373)  (1015 373)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.input_2_2
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (48 5)  (1030 373)  (1030 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (994 374)  (994 374)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_40
 (31 6)  (1013 374)  (1013 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 374)  (1015 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 374)  (1018 374)  LC_3 Logic Functioning bit
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (41 6)  (1023 374)  (1023 374)  LC_3 Logic Functioning bit
 (43 6)  (1025 374)  (1025 374)  LC_3 Logic Functioning bit
 (45 6)  (1027 374)  (1027 374)  LC_3 Logic Functioning bit
 (46 6)  (1028 374)  (1028 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (11 7)  (993 375)  (993 375)  routing T_19_23.sp4_v_t_40 <X> T_19_23.sp4_h_l_40
 (26 7)  (1008 375)  (1008 375)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 375)  (1011 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 375)  (1014 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1015 375)  (1015 375)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.input_2_3
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (37 7)  (1019 375)  (1019 375)  LC_3 Logic Functioning bit
 (40 7)  (1022 375)  (1022 375)  LC_3 Logic Functioning bit
 (42 7)  (1024 375)  (1024 375)  LC_3 Logic Functioning bit
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (9 9)  (991 377)  (991 377)  routing T_19_23.sp4_v_t_42 <X> T_19_23.sp4_v_b_7
 (16 10)  (998 378)  (998 378)  routing T_19_23.sp12_v_b_21 <X> T_19_23.lc_trk_g2_5
 (17 10)  (999 378)  (999 378)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 378)  (1013 378)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 378)  (1018 378)  LC_5 Logic Functioning bit
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (40 10)  (1022 378)  (1022 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (46 10)  (1028 378)  (1028 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (1000 379)  (1000 379)  routing T_19_23.sp12_v_b_21 <X> T_19_23.lc_trk_g2_5
 (26 11)  (1008 379)  (1008 379)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 379)  (1009 379)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 379)  (1013 379)  routing T_19_23.lc_trk_g0_6 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (38 11)  (1020 379)  (1020 379)  LC_5 Logic Functioning bit
 (39 11)  (1021 379)  (1021 379)  LC_5 Logic Functioning bit
 (40 11)  (1022 379)  (1022 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (43 11)  (1025 379)  (1025 379)  LC_5 Logic Functioning bit
 (21 12)  (1003 380)  (1003 380)  routing T_19_23.sp12_v_t_0 <X> T_19_23.lc_trk_g3_3
 (22 12)  (1004 380)  (1004 380)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1006 380)  (1006 380)  routing T_19_23.sp12_v_t_0 <X> T_19_23.lc_trk_g3_3
 (28 12)  (1010 380)  (1010 380)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 380)  (1012 380)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 380)  (1015 380)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 380)  (1016 380)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (41 12)  (1023 380)  (1023 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (45 12)  (1027 380)  (1027 380)  LC_6 Logic Functioning bit
 (21 13)  (1003 381)  (1003 381)  routing T_19_23.sp12_v_t_0 <X> T_19_23.lc_trk_g3_3
 (26 13)  (1008 381)  (1008 381)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 381)  (1009 381)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 381)  (1010 381)  routing T_19_23.lc_trk_g3_3 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 381)  (1013 381)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 381)  (1019 381)  LC_6 Logic Functioning bit
 (39 13)  (1021 381)  (1021 381)  LC_6 Logic Functioning bit
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp12_v_b_21 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (1007 382)  (1007 382)  routing T_19_23.wire_logic_cluster/lc_6/out <X> T_19_23.lc_trk_g3_6
 (18 15)  (1000 383)  (1000 383)  routing T_19_23.sp12_v_b_21 <X> T_19_23.lc_trk_g3_5
 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_23

 (0 0)  (1036 368)  (1036 368)  Negative Clock bit

 (14 0)  (1050 368)  (1050 368)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g0_0
 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 368)  (1066 368)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 368)  (1070 368)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (43 0)  (1079 368)  (1079 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (17 1)  (1053 369)  (1053 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1062 369)  (1062 369)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 369)  (1063 369)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 369)  (1065 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 369)  (1066 369)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 369)  (1067 369)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 369)  (1068 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1069 369)  (1069 369)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_0
 (34 1)  (1070 369)  (1070 369)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_0
 (35 1)  (1071 369)  (1071 369)  routing T_20_23.lc_trk_g3_3 <X> T_20_23.input_2_0
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (40 1)  (1076 369)  (1076 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (43 1)  (1079 369)  (1079 369)  LC_0 Logic Functioning bit
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 370)  (1050 370)  routing T_20_23.bnr_op_4 <X> T_20_23.lc_trk_g0_4
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (2 3)  (1038 371)  (1038 371)  routing T_20_23.lc_trk_g2_0 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 371)  (1050 371)  routing T_20_23.bnr_op_4 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.lft_op_6 <X> T_20_23.lc_trk_g0_6
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 372)  (1062 372)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 372)  (1066 372)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 372)  (1070 372)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 372)  (1071 372)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_2
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (43 4)  (1079 372)  (1079 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1060 373)  (1060 373)  routing T_20_23.bot_op_2 <X> T_20_23.lc_trk_g1_2
 (28 5)  (1064 373)  (1064 373)  routing T_20_23.lc_trk_g2_4 <X> T_20_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 373)  (1065 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 373)  (1067 373)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 373)  (1068 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 373)  (1070 373)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.input_2_2
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (40 5)  (1076 373)  (1076 373)  LC_2 Logic Functioning bit
 (42 5)  (1078 373)  (1078 373)  LC_2 Logic Functioning bit
 (43 5)  (1079 373)  (1079 373)  LC_2 Logic Functioning bit
 (16 6)  (1052 374)  (1052 374)  routing T_20_23.sp12_h_r_13 <X> T_20_23.lc_trk_g1_5
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 374)  (1064 374)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 374)  (1067 374)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 374)  (1071 374)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (37 6)  (1073 374)  (1073 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (43 6)  (1079 374)  (1079 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1060 375)  (1060 375)  routing T_20_23.bot_op_6 <X> T_20_23.lc_trk_g1_6
 (26 7)  (1062 375)  (1062 375)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 375)  (1063 375)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 375)  (1065 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 375)  (1068 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1070 375)  (1070 375)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_3
 (35 7)  (1071 375)  (1071 375)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_3
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (38 7)  (1074 375)  (1074 375)  LC_3 Logic Functioning bit
 (43 7)  (1079 375)  (1079 375)  LC_3 Logic Functioning bit
 (14 8)  (1050 376)  (1050 376)  routing T_20_23.sp4_v_t_21 <X> T_20_23.lc_trk_g2_0
 (25 8)  (1061 376)  (1061 376)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g2_2
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 376)  (1070 376)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 376)  (1071 376)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.input_2_4
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (43 8)  (1079 376)  (1079 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (14 9)  (1050 377)  (1050 377)  routing T_20_23.sp4_v_t_21 <X> T_20_23.lc_trk_g2_0
 (16 9)  (1052 377)  (1052 377)  routing T_20_23.sp4_v_t_21 <X> T_20_23.lc_trk_g2_0
 (17 9)  (1053 377)  (1053 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (1065 377)  (1065 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 377)  (1066 377)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 377)  (1067 377)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1068 377)  (1068 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1071 377)  (1071 377)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.input_2_4
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (40 9)  (1076 377)  (1076 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (43 9)  (1079 377)  (1079 377)  LC_4 Logic Functioning bit
 (3 10)  (1039 378)  (1039 378)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (14 10)  (1050 378)  (1050 378)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g2_4
 (3 11)  (1039 379)  (1039 379)  routing T_20_23.sp12_h_r_1 <X> T_20_23.sp12_h_l_22
 (17 11)  (1053 379)  (1053 379)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1058 380)  (1058 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1059 380)  (1059 380)  routing T_20_23.sp4_v_t_30 <X> T_20_23.lc_trk_g3_3
 (24 12)  (1060 380)  (1060 380)  routing T_20_23.sp4_v_t_30 <X> T_20_23.lc_trk_g3_3
 (9 13)  (1045 381)  (1045 381)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_10
 (10 13)  (1046 381)  (1046 381)  routing T_20_23.sp4_v_t_39 <X> T_20_23.sp4_v_b_10
 (18 13)  (1054 381)  (1054 381)  routing T_20_23.sp4_r_v_b_41 <X> T_20_23.lc_trk_g3_1
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (16 14)  (1052 382)  (1052 382)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (1063 382)  (1063 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 382)  (1064 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 382)  (1069 382)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 382)  (1071 382)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (37 14)  (1073 382)  (1073 382)  LC_7 Logic Functioning bit
 (39 14)  (1075 382)  (1075 382)  LC_7 Logic Functioning bit
 (43 14)  (1079 382)  (1079 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.sp4_h_l_16 <X> T_20_23.lc_trk_g3_5
 (26 15)  (1062 383)  (1062 383)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 383)  (1063 383)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 383)  (1065 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 383)  (1067 383)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 383)  (1068 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1070 383)  (1070 383)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (35 15)  (1071 383)  (1071 383)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.input_2_7
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (38 15)  (1074 383)  (1074 383)  LC_7 Logic Functioning bit
 (43 15)  (1079 383)  (1079 383)  LC_7 Logic Functioning bit


LogicTile_21_23

 (0 0)  (1090 368)  (1090 368)  Negative Clock bit

 (13 0)  (1103 368)  (1103 368)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_b_2
 (26 0)  (1116 368)  (1116 368)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 368)  (1117 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 368)  (1118 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 368)  (1119 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 368)  (1120 368)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 368)  (1122 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 368)  (1123 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 368)  (1124 368)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 368)  (1125 368)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_0
 (36 0)  (1126 368)  (1126 368)  LC_0 Logic Functioning bit
 (41 0)  (1131 368)  (1131 368)  LC_0 Logic Functioning bit
 (43 0)  (1133 368)  (1133 368)  LC_0 Logic Functioning bit
 (45 0)  (1135 368)  (1135 368)  LC_0 Logic Functioning bit
 (12 1)  (1102 369)  (1102 369)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_b_2
 (15 1)  (1105 369)  (1105 369)  routing T_21_23.sp4_v_t_5 <X> T_21_23.lc_trk_g0_0
 (16 1)  (1106 369)  (1106 369)  routing T_21_23.sp4_v_t_5 <X> T_21_23.lc_trk_g0_0
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (1116 369)  (1116 369)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 369)  (1117 369)  routing T_21_23.lc_trk_g1_7 <X> T_21_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 369)  (1119 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 369)  (1120 369)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 369)  (1121 369)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 369)  (1122 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1124 369)  (1124 369)  routing T_21_23.lc_trk_g1_5 <X> T_21_23.input_2_0
 (36 1)  (1126 369)  (1126 369)  LC_0 Logic Functioning bit
 (40 1)  (1130 369)  (1130 369)  LC_0 Logic Functioning bit
 (42 1)  (1132 369)  (1132 369)  LC_0 Logic Functioning bit
 (43 1)  (1133 369)  (1133 369)  LC_0 Logic Functioning bit
 (2 2)  (1092 370)  (1092 370)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 370)  (1115 370)  routing T_21_23.wire_logic_cluster/lc_6/out <X> T_21_23.lc_trk_g0_6
 (29 2)  (1119 370)  (1119 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 370)  (1121 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 370)  (1122 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 370)  (1123 370)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 370)  (1125 370)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_1
 (36 2)  (1126 370)  (1126 370)  LC_1 Logic Functioning bit
 (37 2)  (1127 370)  (1127 370)  LC_1 Logic Functioning bit
 (45 2)  (1135 370)  (1135 370)  LC_1 Logic Functioning bit
 (0 3)  (1090 371)  (1090 371)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 371)  (1092 371)  routing T_21_23.lc_trk_g1_1 <X> T_21_23.wire_logic_cluster/lc_7/clk
 (22 3)  (1112 371)  (1112 371)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (1116 371)  (1116 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 371)  (1117 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 371)  (1118 371)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 371)  (1119 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 371)  (1121 371)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 371)  (1122 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1123 371)  (1123 371)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_1
 (35 3)  (1125 371)  (1125 371)  routing T_21_23.lc_trk_g2_7 <X> T_21_23.input_2_1
 (36 3)  (1126 371)  (1126 371)  LC_1 Logic Functioning bit
 (37 3)  (1127 371)  (1127 371)  LC_1 Logic Functioning bit
 (38 3)  (1128 371)  (1128 371)  LC_1 Logic Functioning bit
 (41 3)  (1131 371)  (1131 371)  LC_1 Logic Functioning bit
 (43 3)  (1133 371)  (1133 371)  LC_1 Logic Functioning bit
 (17 4)  (1107 372)  (1107 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (1111 372)  (1111 372)  routing T_21_23.wire_logic_cluster/lc_3/out <X> T_21_23.lc_trk_g1_3
 (22 4)  (1112 372)  (1112 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1117 372)  (1117 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 372)  (1118 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 372)  (1119 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 372)  (1120 372)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 372)  (1122 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 372)  (1123 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 372)  (1124 372)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 372)  (1126 372)  LC_2 Logic Functioning bit
 (41 4)  (1131 372)  (1131 372)  LC_2 Logic Functioning bit
 (43 4)  (1133 372)  (1133 372)  LC_2 Logic Functioning bit
 (45 4)  (1135 372)  (1135 372)  LC_2 Logic Functioning bit
 (18 5)  (1108 373)  (1108 373)  routing T_21_23.sp4_r_v_b_25 <X> T_21_23.lc_trk_g1_1
 (22 5)  (1112 373)  (1112 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1113 373)  (1113 373)  routing T_21_23.sp12_h_l_17 <X> T_21_23.lc_trk_g1_2
 (25 5)  (1115 373)  (1115 373)  routing T_21_23.sp12_h_l_17 <X> T_21_23.lc_trk_g1_2
 (28 5)  (1118 373)  (1118 373)  routing T_21_23.lc_trk_g2_0 <X> T_21_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 373)  (1119 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 373)  (1120 373)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 373)  (1121 373)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1122 373)  (1122 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (1123 373)  (1123 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_2
 (34 5)  (1124 373)  (1124 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_2
 (35 5)  (1125 373)  (1125 373)  routing T_21_23.lc_trk_g3_3 <X> T_21_23.input_2_2
 (36 5)  (1126 373)  (1126 373)  LC_2 Logic Functioning bit
 (40 5)  (1130 373)  (1130 373)  LC_2 Logic Functioning bit
 (42 5)  (1132 373)  (1132 373)  LC_2 Logic Functioning bit
 (43 5)  (1133 373)  (1133 373)  LC_2 Logic Functioning bit
 (16 6)  (1106 374)  (1106 374)  routing T_21_23.sp4_v_b_5 <X> T_21_23.lc_trk_g1_5
 (17 6)  (1107 374)  (1107 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1108 374)  (1108 374)  routing T_21_23.sp4_v_b_5 <X> T_21_23.lc_trk_g1_5
 (21 6)  (1111 374)  (1111 374)  routing T_21_23.lft_op_7 <X> T_21_23.lc_trk_g1_7
 (22 6)  (1112 374)  (1112 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1114 374)  (1114 374)  routing T_21_23.lft_op_7 <X> T_21_23.lc_trk_g1_7
 (28 6)  (1118 374)  (1118 374)  routing T_21_23.lc_trk_g2_2 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 374)  (1119 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 374)  (1121 374)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 374)  (1122 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 374)  (1123 374)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 374)  (1126 374)  LC_3 Logic Functioning bit
 (37 6)  (1127 374)  (1127 374)  LC_3 Logic Functioning bit
 (45 6)  (1135 374)  (1135 374)  LC_3 Logic Functioning bit
 (26 7)  (1116 375)  (1116 375)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 375)  (1117 375)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 375)  (1118 375)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 375)  (1119 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 375)  (1120 375)  routing T_21_23.lc_trk_g2_2 <X> T_21_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 375)  (1121 375)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 375)  (1122 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1123 375)  (1123 375)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.input_2_3
 (34 7)  (1124 375)  (1124 375)  routing T_21_23.lc_trk_g3_0 <X> T_21_23.input_2_3
 (36 7)  (1126 375)  (1126 375)  LC_3 Logic Functioning bit
 (37 7)  (1127 375)  (1127 375)  LC_3 Logic Functioning bit
 (38 7)  (1128 375)  (1128 375)  LC_3 Logic Functioning bit
 (41 7)  (1131 375)  (1131 375)  LC_3 Logic Functioning bit
 (43 7)  (1133 375)  (1133 375)  LC_3 Logic Functioning bit
 (14 8)  (1104 376)  (1104 376)  routing T_21_23.wire_logic_cluster/lc_0/out <X> T_21_23.lc_trk_g2_0
 (22 8)  (1112 376)  (1112 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (1115 376)  (1115 376)  routing T_21_23.wire_logic_cluster/lc_2/out <X> T_21_23.lc_trk_g2_2
 (17 9)  (1107 377)  (1107 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1112 377)  (1112 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (1112 378)  (1112 378)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1113 378)  (1113 378)  routing T_21_23.sp12_v_t_12 <X> T_21_23.lc_trk_g2_7
 (25 10)  (1115 378)  (1115 378)  routing T_21_23.bnl_op_6 <X> T_21_23.lc_trk_g2_6
 (27 10)  (1117 378)  (1117 378)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 378)  (1119 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 378)  (1121 378)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 378)  (1122 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 378)  (1123 378)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 378)  (1126 378)  LC_5 Logic Functioning bit
 (37 10)  (1127 378)  (1127 378)  LC_5 Logic Functioning bit
 (45 10)  (1135 378)  (1135 378)  LC_5 Logic Functioning bit
 (47 10)  (1137 378)  (1137 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (1142 378)  (1142 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (1093 379)  (1093 379)  routing T_21_23.sp12_v_b_1 <X> T_21_23.sp12_h_l_22
 (10 11)  (1100 379)  (1100 379)  routing T_21_23.sp4_h_l_39 <X> T_21_23.sp4_v_t_42
 (14 11)  (1104 379)  (1104 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (15 11)  (1105 379)  (1105 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (16 11)  (1106 379)  (1106 379)  routing T_21_23.sp4_h_l_17 <X> T_21_23.lc_trk_g2_4
 (17 11)  (1107 379)  (1107 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1112 379)  (1112 379)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1115 379)  (1115 379)  routing T_21_23.bnl_op_6 <X> T_21_23.lc_trk_g2_6
 (26 11)  (1116 379)  (1116 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 379)  (1117 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 379)  (1118 379)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 379)  (1119 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 379)  (1120 379)  routing T_21_23.lc_trk_g1_3 <X> T_21_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 379)  (1121 379)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 379)  (1122 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 379)  (1124 379)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.input_2_5
 (35 11)  (1125 379)  (1125 379)  routing T_21_23.lc_trk_g1_2 <X> T_21_23.input_2_5
 (36 11)  (1126 379)  (1126 379)  LC_5 Logic Functioning bit
 (37 11)  (1127 379)  (1127 379)  LC_5 Logic Functioning bit
 (38 11)  (1128 379)  (1128 379)  LC_5 Logic Functioning bit
 (41 11)  (1131 379)  (1131 379)  LC_5 Logic Functioning bit
 (43 11)  (1133 379)  (1133 379)  LC_5 Logic Functioning bit
 (17 12)  (1107 380)  (1107 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 380)  (1108 380)  routing T_21_23.wire_logic_cluster/lc_1/out <X> T_21_23.lc_trk_g3_1
 (21 12)  (1111 380)  (1111 380)  routing T_21_23.sp4_h_r_43 <X> T_21_23.lc_trk_g3_3
 (22 12)  (1112 380)  (1112 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 380)  (1113 380)  routing T_21_23.sp4_h_r_43 <X> T_21_23.lc_trk_g3_3
 (24 12)  (1114 380)  (1114 380)  routing T_21_23.sp4_h_r_43 <X> T_21_23.lc_trk_g3_3
 (25 12)  (1115 380)  (1115 380)  routing T_21_23.bnl_op_2 <X> T_21_23.lc_trk_g3_2
 (27 12)  (1117 380)  (1117 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 380)  (1118 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 380)  (1119 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 380)  (1120 380)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 380)  (1122 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 380)  (1123 380)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 380)  (1124 380)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 380)  (1125 380)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_6
 (36 12)  (1126 380)  (1126 380)  LC_6 Logic Functioning bit
 (41 12)  (1131 380)  (1131 380)  LC_6 Logic Functioning bit
 (43 12)  (1133 380)  (1133 380)  LC_6 Logic Functioning bit
 (45 12)  (1135 380)  (1135 380)  LC_6 Logic Functioning bit
 (14 13)  (1104 381)  (1104 381)  routing T_21_23.sp4_r_v_b_40 <X> T_21_23.lc_trk_g3_0
 (17 13)  (1107 381)  (1107 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (1111 381)  (1111 381)  routing T_21_23.sp4_h_r_43 <X> T_21_23.lc_trk_g3_3
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1115 381)  (1115 381)  routing T_21_23.bnl_op_2 <X> T_21_23.lc_trk_g3_2
 (27 13)  (1117 381)  (1117 381)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 381)  (1118 381)  routing T_21_23.lc_trk_g3_1 <X> T_21_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 381)  (1119 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 381)  (1120 381)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 381)  (1121 381)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 381)  (1122 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (1123 381)  (1123 381)  routing T_21_23.lc_trk_g2_4 <X> T_21_23.input_2_6
 (36 13)  (1126 381)  (1126 381)  LC_6 Logic Functioning bit
 (40 13)  (1130 381)  (1130 381)  LC_6 Logic Functioning bit
 (42 13)  (1132 381)  (1132 381)  LC_6 Logic Functioning bit
 (43 13)  (1133 381)  (1133 381)  LC_6 Logic Functioning bit
 (25 14)  (1115 382)  (1115 382)  routing T_21_23.bnl_op_6 <X> T_21_23.lc_trk_g3_6
 (29 14)  (1119 382)  (1119 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 382)  (1120 382)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 382)  (1121 382)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 382)  (1122 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 382)  (1123 382)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 382)  (1126 382)  LC_7 Logic Functioning bit
 (37 14)  (1127 382)  (1127 382)  LC_7 Logic Functioning bit
 (45 14)  (1135 382)  (1135 382)  LC_7 Logic Functioning bit
 (22 15)  (1112 383)  (1112 383)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1115 383)  (1115 383)  routing T_21_23.bnl_op_6 <X> T_21_23.lc_trk_g3_6
 (26 15)  (1116 383)  (1116 383)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 383)  (1117 383)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 383)  (1118 383)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 383)  (1119 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 383)  (1120 383)  routing T_21_23.lc_trk_g0_6 <X> T_21_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 383)  (1121 383)  routing T_21_23.lc_trk_g2_6 <X> T_21_23.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 383)  (1122 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1123 383)  (1123 383)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.input_2_7
 (35 15)  (1125 383)  (1125 383)  routing T_21_23.lc_trk_g2_3 <X> T_21_23.input_2_7
 (36 15)  (1126 383)  (1126 383)  LC_7 Logic Functioning bit
 (37 15)  (1127 383)  (1127 383)  LC_7 Logic Functioning bit
 (38 15)  (1128 383)  (1128 383)  LC_7 Logic Functioning bit
 (41 15)  (1131 383)  (1131 383)  LC_7 Logic Functioning bit
 (43 15)  (1133 383)  (1133 383)  LC_7 Logic Functioning bit


LogicTile_22_23

 (13 12)  (1157 380)  (1157 380)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_v_b_11
 (12 13)  (1156 381)  (1156 381)  routing T_22_23.sp4_h_l_46 <X> T_22_23.sp4_v_b_11


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 6)  (1731 374)  (1731 374)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (7 6)  (1733 374)  (1733 374)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 375)  (1734 375)  routing T_33_23.span4_vert_b_7 <X> T_33_23.lc_trk_g0_7
 (13 10)  (1739 378)  (1739 378)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_7 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit


LogicTile_14_22

 (26 0)  (734 352)  (734 352)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 352)  (736 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 352)  (737 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 352)  (738 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 352)  (739 352)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 352)  (740 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 352)  (742 352)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 352)  (744 352)  LC_0 Logic Functioning bit
 (37 0)  (745 352)  (745 352)  LC_0 Logic Functioning bit
 (38 0)  (746 352)  (746 352)  LC_0 Logic Functioning bit
 (39 0)  (747 352)  (747 352)  LC_0 Logic Functioning bit
 (41 0)  (749 352)  (749 352)  LC_0 Logic Functioning bit
 (42 0)  (750 352)  (750 352)  LC_0 Logic Functioning bit
 (43 0)  (751 352)  (751 352)  LC_0 Logic Functioning bit
 (46 0)  (754 352)  (754 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (761 352)  (761 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (734 353)  (734 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 353)  (735 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 353)  (736 353)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 353)  (737 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 353)  (738 353)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 353)  (739 353)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 353)  (740 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 353)  (742 353)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_0
 (35 1)  (743 353)  (743 353)  routing T_14_22.lc_trk_g1_3 <X> T_14_22.input_2_0
 (36 1)  (744 353)  (744 353)  LC_0 Logic Functioning bit
 (37 1)  (745 353)  (745 353)  LC_0 Logic Functioning bit
 (38 1)  (746 353)  (746 353)  LC_0 Logic Functioning bit
 (39 1)  (747 353)  (747 353)  LC_0 Logic Functioning bit
 (41 1)  (749 353)  (749 353)  LC_0 Logic Functioning bit
 (43 1)  (751 353)  (751 353)  LC_0 Logic Functioning bit
 (52 1)  (760 353)  (760 353)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_3 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 355)  (708 355)  routing T_14_22.glb_netwk_3 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (21 4)  (729 356)  (729 356)  routing T_14_22.wire_logic_cluster/lc_3/out <X> T_14_22.lc_trk_g1_3
 (22 4)  (730 356)  (730 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 6)  (725 358)  (725 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 358)  (726 358)  routing T_14_22.wire_logic_cluster/lc_5/out <X> T_14_22.lc_trk_g1_5
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 358)  (736 358)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 358)  (739 358)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 358)  (741 358)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 358)  (742 358)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 358)  (748 358)  LC_3 Logic Functioning bit
 (42 6)  (750 358)  (750 358)  LC_3 Logic Functioning bit
 (45 6)  (753 358)  (753 358)  LC_3 Logic Functioning bit
 (47 6)  (755 358)  (755 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 359)  (733 359)  routing T_14_22.sp4_r_v_b_30 <X> T_14_22.lc_trk_g1_6
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 359)  (739 359)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 359)  (748 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (16 8)  (724 360)  (724 360)  routing T_14_22.sp12_v_t_14 <X> T_14_22.lc_trk_g2_1
 (17 8)  (725 360)  (725 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (726 361)  (726 361)  routing T_14_22.sp12_v_t_14 <X> T_14_22.lc_trk_g2_1
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.tnl_op_7 <X> T_14_22.lc_trk_g2_7
 (28 10)  (736 362)  (736 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 362)  (737 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 362)  (738 362)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 362)  (739 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 362)  (740 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 362)  (742 362)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 362)  (744 362)  LC_5 Logic Functioning bit
 (37 10)  (745 362)  (745 362)  LC_5 Logic Functioning bit
 (38 10)  (746 362)  (746 362)  LC_5 Logic Functioning bit
 (39 10)  (747 362)  (747 362)  LC_5 Logic Functioning bit
 (41 10)  (749 362)  (749 362)  LC_5 Logic Functioning bit
 (43 10)  (751 362)  (751 362)  LC_5 Logic Functioning bit
 (45 10)  (753 362)  (753 362)  LC_5 Logic Functioning bit
 (47 10)  (755 362)  (755 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (722 363)  (722 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (15 11)  (723 363)  (723 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (16 11)  (724 363)  (724 363)  routing T_14_22.sp4_h_l_17 <X> T_14_22.lc_trk_g2_4
 (17 11)  (725 363)  (725 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (729 363)  (729 363)  routing T_14_22.tnl_op_7 <X> T_14_22.lc_trk_g2_7
 (28 11)  (736 363)  (736 363)  routing T_14_22.lc_trk_g2_1 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 363)  (737 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 363)  (745 363)  LC_5 Logic Functioning bit
 (39 11)  (747 363)  (747 363)  LC_5 Logic Functioning bit
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp12_v_b_11 <X> T_14_22.lc_trk_g3_3
 (4 14)  (712 366)  (712 366)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44
 (6 14)  (714 366)  (714 366)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44
 (21 14)  (729 366)  (729 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (22 14)  (730 366)  (730 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 366)  (732 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (5 15)  (713 367)  (713 367)  routing T_14_22.sp4_h_r_3 <X> T_14_22.sp4_v_t_44


LogicTile_15_22

 (21 0)  (783 352)  (783 352)  routing T_15_22.wire_logic_cluster/lc_3/out <X> T_15_22.lc_trk_g0_3
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (787 352)  (787 352)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g0_2
 (26 0)  (788 352)  (788 352)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 352)  (795 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (41 0)  (803 352)  (803 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (46 0)  (808 352)  (808 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 354)  (776 354)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (25 2)  (787 354)  (787 354)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (0 3)  (762 355)  (762 355)  routing T_15_22.glb_netwk_3 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (15 3)  (777 355)  (777 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_h_l_1 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (24 3)  (786 355)  (786 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (21 4)  (783 356)  (783 356)  routing T_15_22.lft_op_3 <X> T_15_22.lc_trk_g1_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.lft_op_3 <X> T_15_22.lc_trk_g1_3
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 356)  (796 356)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (15 5)  (777 357)  (777 357)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g1_0
 (16 5)  (778 357)  (778 357)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g1_0
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 357)  (798 357)  LC_2 Logic Functioning bit
 (37 5)  (799 357)  (799 357)  LC_2 Logic Functioning bit
 (38 5)  (800 357)  (800 357)  LC_2 Logic Functioning bit
 (39 5)  (801 357)  (801 357)  LC_2 Logic Functioning bit
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (47 5)  (809 357)  (809 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (777 358)  (777 358)  routing T_15_22.bot_op_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (779 358)  (779 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (787 358)  (787 358)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 358)  (792 358)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 358)  (796 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (25 7)  (787 359)  (787 359)  routing T_15_22.sp12_h_l_5 <X> T_15_22.lc_trk_g1_6
 (26 7)  (788 359)  (788 359)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 359)  (792 359)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 359)  (799 359)  LC_3 Logic Functioning bit
 (39 7)  (801 359)  (801 359)  LC_3 Logic Functioning bit
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (53 8)  (815 360)  (815 360)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (46 9)  (808 361)  (808 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (815 361)  (815 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (21 10)  (783 362)  (783 362)  routing T_15_22.wire_logic_cluster/lc_7/out <X> T_15_22.lc_trk_g2_7
 (22 10)  (784 362)  (784 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 362)  (787 362)  routing T_15_22.sp4_v_b_30 <X> T_15_22.lc_trk_g2_6
 (14 11)  (776 363)  (776 363)  routing T_15_22.sp12_v_b_20 <X> T_15_22.lc_trk_g2_4
 (16 11)  (778 363)  (778 363)  routing T_15_22.sp12_v_b_20 <X> T_15_22.lc_trk_g2_4
 (17 11)  (779 363)  (779 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (784 363)  (784 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 363)  (785 363)  routing T_15_22.sp4_v_b_30 <X> T_15_22.lc_trk_g2_6
 (14 12)  (776 364)  (776 364)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g3_0
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp12_v_b_11 <X> T_15_22.lc_trk_g3_3
 (26 12)  (788 364)  (788 364)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 364)  (789 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 364)  (790 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 364)  (792 364)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (790 365)  (790 365)  routing T_15_22.lc_trk_g2_4 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g2_7 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 365)  (794 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 365)  (796 365)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.input_2_6
 (35 13)  (797 365)  (797 365)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.input_2_6
 (42 13)  (804 365)  (804 365)  LC_6 Logic Functioning bit
 (43 13)  (805 365)  (805 365)  LC_6 Logic Functioning bit
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (42 14)  (804 366)  (804 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (45 14)  (807 366)  (807 366)  LC_7 Logic Functioning bit
 (50 14)  (812 366)  (812 366)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (815 366)  (815 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (16 15)  (778 367)  (778 367)  routing T_15_22.sp4_v_b_36 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (788 367)  (788 367)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 367)  (792 367)  routing T_15_22.lc_trk_g2_6 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit
 (46 15)  (808 367)  (808 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_22

 (8 0)  (824 352)  (824 352)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_h_r_1
 (27 0)  (843 352)  (843 352)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 352)  (844 352)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (39 0)  (855 352)  (855 352)  LC_0 Logic Functioning bit
 (41 0)  (857 352)  (857 352)  LC_0 Logic Functioning bit
 (42 0)  (858 352)  (858 352)  LC_0 Logic Functioning bit
 (44 0)  (860 352)  (860 352)  LC_0 Logic Functioning bit
 (45 0)  (861 352)  (861 352)  LC_0 Logic Functioning bit
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (39 1)  (855 353)  (855 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (50 1)  (866 353)  (866 353)  Carry_In_Mux bit 

 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 354)  (851 354)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_1
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (41 2)  (857 354)  (857 354)  LC_1 Logic Functioning bit
 (42 2)  (858 354)  (858 354)  LC_1 Logic Functioning bit
 (44 2)  (860 354)  (860 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (0 3)  (816 355)  (816 355)  routing T_16_22.glb_netwk_3 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (15 3)  (831 355)  (831 355)  routing T_16_22.sp4_v_t_9 <X> T_16_22.lc_trk_g0_4
 (16 3)  (832 355)  (832 355)  routing T_16_22.sp4_v_t_9 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (838 355)  (838 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (839 355)  (839 355)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g0_6
 (24 3)  (840 355)  (840 355)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g0_6
 (32 3)  (848 355)  (848 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 355)  (850 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_1
 (35 3)  (851 355)  (851 355)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_1
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (41 3)  (857 355)  (857 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (21 4)  (837 356)  (837 356)  routing T_16_22.wire_logic_cluster/lc_3/out <X> T_16_22.lc_trk_g1_3
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 356)  (843 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 356)  (844 356)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 356)  (845 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 356)  (851 356)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (36 4)  (852 356)  (852 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (41 4)  (857 356)  (857 356)  LC_2 Logic Functioning bit
 (42 4)  (858 356)  (858 356)  LC_2 Logic Functioning bit
 (44 4)  (860 356)  (860 356)  LC_2 Logic Functioning bit
 (45 4)  (861 356)  (861 356)  LC_2 Logic Functioning bit
 (30 5)  (846 357)  (846 357)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 357)  (848 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 357)  (851 357)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_2
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (39 5)  (855 357)  (855 357)  LC_2 Logic Functioning bit
 (41 5)  (857 357)  (857 357)  LC_2 Logic Functioning bit
 (42 5)  (858 357)  (858 357)  LC_2 Logic Functioning bit
 (44 5)  (860 357)  (860 357)  LC_2 Logic Functioning bit
 (8 6)  (824 358)  (824 358)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_h_l_41
 (27 6)  (843 358)  (843 358)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 358)  (851 358)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (39 6)  (855 358)  (855 358)  LC_3 Logic Functioning bit
 (41 6)  (857 358)  (857 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (44 6)  (860 358)  (860 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (22 7)  (838 359)  (838 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (839 359)  (839 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6
 (24 7)  (840 359)  (840 359)  routing T_16_22.sp4_v_b_22 <X> T_16_22.lc_trk_g1_6
 (30 7)  (846 359)  (846 359)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (35 7)  (851 359)  (851 359)  routing T_16_22.lc_trk_g1_6 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (42 7)  (858 359)  (858 359)  LC_3 Logic Functioning bit
 (27 8)  (843 360)  (843 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 360)  (846 360)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 360)  (851 360)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_4
 (36 8)  (852 360)  (852 360)  LC_4 Logic Functioning bit
 (39 8)  (855 360)  (855 360)  LC_4 Logic Functioning bit
 (41 8)  (857 360)  (857 360)  LC_4 Logic Functioning bit
 (42 8)  (858 360)  (858 360)  LC_4 Logic Functioning bit
 (44 8)  (860 360)  (860 360)  LC_4 Logic Functioning bit
 (45 8)  (861 360)  (861 360)  LC_4 Logic Functioning bit
 (10 9)  (826 361)  (826 361)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_v_b_7
 (32 9)  (848 361)  (848 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (851 361)  (851 361)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.input_2_4
 (36 9)  (852 361)  (852 361)  LC_4 Logic Functioning bit
 (39 9)  (855 361)  (855 361)  LC_4 Logic Functioning bit
 (41 9)  (857 361)  (857 361)  LC_4 Logic Functioning bit
 (42 9)  (858 361)  (858 361)  LC_4 Logic Functioning bit
 (17 10)  (833 362)  (833 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 362)  (834 362)  routing T_16_22.wire_logic_cluster/lc_5/out <X> T_16_22.lc_trk_g2_5
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g2_5 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 363)  (846 363)  routing T_16_22.lc_trk_g0_6 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 363)  (856 363)  LC_5 Logic Functioning bit
 (41 11)  (857 363)  (857 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (44 11)  (860 363)  (860 363)  LC_5 Logic Functioning bit
 (6 12)  (822 364)  (822 364)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_b_9
 (8 12)  (824 364)  (824 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (9 12)  (825 364)  (825 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (10 12)  (826 364)  (826 364)  routing T_16_22.sp4_v_b_4 <X> T_16_22.sp4_h_r_10
 (14 12)  (830 364)  (830 364)  routing T_16_22.wire_logic_cluster/lc_0/out <X> T_16_22.lc_trk_g3_0
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1
 (25 12)  (841 364)  (841 364)  routing T_16_22.wire_logic_cluster/lc_2/out <X> T_16_22.lc_trk_g3_2
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 366)  (830 366)  routing T_16_22.wire_logic_cluster/lc_4/out <X> T_16_22.lc_trk_g3_4
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 367)  (824 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (9 15)  (825 367)  (825 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (10 15)  (826 367)  (826 367)  routing T_16_22.sp4_h_r_4 <X> T_16_22.sp4_v_t_47
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_17_22

 (25 0)  (899 352)  (899 352)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g0_2
 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_3 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 355)  (874 355)  routing T_17_22.glb_netwk_3 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 3)  (875 355)  (875 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (13 4)  (887 356)  (887 356)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_5
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 356)  (905 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 356)  (907 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 356)  (908 356)  routing T_17_22.lc_trk_g3_4 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (47 4)  (921 356)  (921 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (886 357)  (886 357)  routing T_17_22.sp4_h_l_40 <X> T_17_22.sp4_v_b_5
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp12_h_r_10 <X> T_17_22.lc_trk_g1_2
 (26 5)  (900 357)  (900 357)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (38 5)  (912 357)  (912 357)  LC_2 Logic Functioning bit
 (39 5)  (913 357)  (913 357)  LC_2 Logic Functioning bit
 (40 5)  (914 357)  (914 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (47 5)  (921 357)  (921 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (895 358)  (895 358)  routing T_17_22.wire_logic_cluster/lc_7/out <X> T_17_22.lc_trk_g1_7
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 364)  (901 364)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 364)  (905 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 364)  (908 364)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 364)  (910 364)  LC_6 Logic Functioning bit
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (38 12)  (912 364)  (912 364)  LC_6 Logic Functioning bit
 (39 12)  (913 364)  (913 364)  LC_6 Logic Functioning bit
 (41 12)  (915 364)  (915 364)  LC_6 Logic Functioning bit
 (43 12)  (917 364)  (917 364)  LC_6 Logic Functioning bit
 (45 12)  (919 364)  (919 364)  LC_6 Logic Functioning bit
 (12 13)  (886 365)  (886 365)  routing T_17_22.sp4_h_r_11 <X> T_17_22.sp4_v_b_11
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g3_6 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 365)  (911 365)  LC_6 Logic Functioning bit
 (39 13)  (913 365)  (913 365)  LC_6 Logic Functioning bit
 (52 13)  (926 365)  (926 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (16 14)  (890 366)  (890 366)  routing T_17_22.sp12_v_t_10 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (899 366)  (899 366)  routing T_17_22.wire_logic_cluster/lc_6/out <X> T_17_22.lc_trk_g3_6
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 366)  (904 366)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 366)  (907 366)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 366)  (910 366)  LC_7 Logic Functioning bit
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (45 14)  (919 366)  (919 366)  LC_7 Logic Functioning bit
 (47 14)  (921 366)  (921 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (53 14)  (927 366)  (927 366)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (16 15)  (890 367)  (890 367)  routing T_17_22.sp12_v_b_12 <X> T_17_22.lc_trk_g3_4
 (17 15)  (891 367)  (891 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (896 367)  (896 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 367)  (901 367)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 367)  (904 367)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 367)  (910 367)  LC_7 Logic Functioning bit
 (37 15)  (911 367)  (911 367)  LC_7 Logic Functioning bit
 (38 15)  (912 367)  (912 367)  LC_7 Logic Functioning bit
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (43 15)  (917 367)  (917 367)  LC_7 Logic Functioning bit


LogicTile_18_22

 (17 0)  (945 352)  (945 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (946 352)  (946 352)  routing T_18_22.bnr_op_1 <X> T_18_22.lc_trk_g0_1
 (21 0)  (949 352)  (949 352)  routing T_18_22.wire_logic_cluster/lc_3/out <X> T_18_22.lc_trk_g0_3
 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 352)  (953 352)  routing T_18_22.wire_logic_cluster/lc_2/out <X> T_18_22.lc_trk_g0_2
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 352)  (962 352)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 352)  (963 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (45 0)  (973 352)  (973 352)  LC_0 Logic Functioning bit
 (18 1)  (946 353)  (946 353)  routing T_18_22.bnr_op_1 <X> T_18_22.lc_trk_g0_1
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 353)  (959 353)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (45 1)  (973 353)  (973 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (955 354)  (955 354)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 354)  (961 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 354)  (962 354)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_1/in_3
 (42 2)  (970 354)  (970 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (1 3)  (929 355)  (929 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (2 3)  (930 355)  (930 355)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (14 3)  (942 355)  (942 355)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g0_4
 (15 3)  (943 355)  (943 355)  routing T_18_22.top_op_4 <X> T_18_22.lc_trk_g0_4
 (17 3)  (945 355)  (945 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (962 355)  (962 355)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_1
 (45 3)  (973 355)  (973 355)  LC_1 Logic Functioning bit
 (14 4)  (942 356)  (942 356)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g1_0
 (17 4)  (945 356)  (945 356)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (946 356)  (946 356)  routing T_18_22.bnr_op_1 <X> T_18_22.lc_trk_g1_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 356)  (963 356)  routing T_18_22.lc_trk_g0_4 <X> T_18_22.input_2_2
 (42 4)  (970 356)  (970 356)  LC_2 Logic Functioning bit
 (45 4)  (973 356)  (973 356)  LC_2 Logic Functioning bit
 (11 5)  (939 357)  (939 357)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_h_r_5
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (946 357)  (946 357)  routing T_18_22.bnr_op_1 <X> T_18_22.lc_trk_g1_1
 (22 5)  (950 357)  (950 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 357)  (951 357)  routing T_18_22.sp4_h_r_2 <X> T_18_22.lc_trk_g1_2
 (24 5)  (952 357)  (952 357)  routing T_18_22.sp4_h_r_2 <X> T_18_22.lc_trk_g1_2
 (25 5)  (953 357)  (953 357)  routing T_18_22.sp4_h_r_2 <X> T_18_22.lc_trk_g1_2
 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 357)  (959 357)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 357)  (960 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (45 5)  (973 357)  (973 357)  LC_2 Logic Functioning bit
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 358)  (946 358)  routing T_18_22.wire_logic_cluster/lc_5/out <X> T_18_22.lc_trk_g1_5
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (42 6)  (970 358)  (970 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (45 6)  (973 358)  (973 358)  LC_3 Logic Functioning bit
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 359)  (961 359)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.input_2_3
 (45 7)  (973 359)  (973 359)  LC_3 Logic Functioning bit
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g2_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 360)  (962 360)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 360)  (963 360)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_4
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (45 8)  (973 360)  (973 360)  LC_4 Logic Functioning bit
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 361)  (959 361)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (962 361)  (962 361)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.input_2_4
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (45 9)  (973 361)  (973 361)  LC_4 Logic Functioning bit
 (11 10)  (939 362)  (939 362)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (13 10)  (941 362)  (941 362)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (25 10)  (953 362)  (953 362)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g2_6
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (42 10)  (970 362)  (970 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (45 10)  (973 362)  (973 362)  LC_5 Logic Functioning bit
 (12 11)  (940 363)  (940 363)  routing T_18_22.sp4_h_r_2 <X> T_18_22.sp4_v_t_45
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 363)  (954 363)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.input_2_5
 (45 11)  (973 363)  (973 363)  LC_5 Logic Functioning bit
 (15 12)  (943 364)  (943 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 364)  (962 364)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (963 365)  (963 365)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.input_2_6
 (36 13)  (964 365)  (964 365)  LC_6 Logic Functioning bit
 (45 13)  (973 365)  (973 365)  LC_6 Logic Functioning bit
 (0 14)  (928 366)  (928 366)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 366)  (929 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (2 14)  (930 366)  (930 366)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (942 366)  (942 366)  routing T_18_22.wire_logic_cluster/lc_4/out <X> T_18_22.lc_trk_g3_4
 (16 14)  (944 366)  (944 366)  routing T_18_22.sp4_v_t_16 <X> T_18_22.lc_trk_g3_5
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (946 366)  (946 366)  routing T_18_22.sp4_v_t_16 <X> T_18_22.lc_trk_g3_5
 (27 14)  (955 366)  (955 366)  routing T_18_22.lc_trk_g1_1 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 366)  (963 366)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.input_2_7
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (42 14)  (970 366)  (970 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (0 15)  (928 367)  (928 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 367)  (929 367)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_7/s_r
 (13 15)  (941 367)  (941 367)  routing T_18_22.sp4_v_b_6 <X> T_18_22.sp4_h_l_46
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g1_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 367)  (961 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.input_2_7
 (34 15)  (962 367)  (962 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.input_2_7
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit
 (40 15)  (968 367)  (968 367)  LC_7 Logic Functioning bit
 (41 15)  (969 367)  (969 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit
 (43 15)  (971 367)  (971 367)  LC_7 Logic Functioning bit
 (44 15)  (972 367)  (972 367)  LC_7 Logic Functioning bit
 (45 15)  (973 367)  (973 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (13 0)  (995 352)  (995 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (21 0)  (1003 352)  (1003 352)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g0_3
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 352)  (1008 352)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 352)  (1011 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 352)  (1014 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 352)  (1016 352)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 352)  (1017 352)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_0
 (36 0)  (1018 352)  (1018 352)  LC_0 Logic Functioning bit
 (38 0)  (1020 352)  (1020 352)  LC_0 Logic Functioning bit
 (41 0)  (1023 352)  (1023 352)  LC_0 Logic Functioning bit
 (42 0)  (1024 352)  (1024 352)  LC_0 Logic Functioning bit
 (43 0)  (1025 352)  (1025 352)  LC_0 Logic Functioning bit
 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (26 1)  (1008 353)  (1008 353)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 353)  (1010 353)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 353)  (1011 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 353)  (1012 353)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 353)  (1014 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 353)  (1016 353)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.input_2_0
 (36 1)  (1018 353)  (1018 353)  LC_0 Logic Functioning bit
 (38 1)  (1020 353)  (1020 353)  LC_0 Logic Functioning bit
 (40 1)  (1022 353)  (1022 353)  LC_0 Logic Functioning bit
 (42 1)  (1024 353)  (1024 353)  LC_0 Logic Functioning bit
 (43 1)  (1025 353)  (1025 353)  LC_0 Logic Functioning bit
 (0 2)  (982 354)  (982 354)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 354)  (1010 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 354)  (1012 354)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 354)  (1013 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 354)  (1016 354)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (38 2)  (1020 354)  (1020 354)  LC_1 Logic Functioning bit
 (39 2)  (1021 354)  (1021 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (42 2)  (1024 354)  (1024 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (50 2)  (1032 354)  (1032 354)  Cascade bit: LH_LC01_inmux02_5

 (2 3)  (984 355)  (984 355)  routing T_19_22.lc_trk_g2_0 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (15 3)  (997 355)  (997 355)  routing T_19_22.bot_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (1009 355)  (1009 355)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 355)  (1010 355)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 355)  (1012 355)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 355)  (1013 355)  routing T_19_22.lc_trk_g1_7 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 355)  (1018 355)  LC_1 Logic Functioning bit
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (38 3)  (1020 355)  (1020 355)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (41 3)  (1023 355)  (1023 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (15 4)  (997 356)  (997 356)  routing T_19_22.bot_op_1 <X> T_19_22.lc_trk_g1_1
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (1007 356)  (1007 356)  routing T_19_22.bnr_op_2 <X> T_19_22.lc_trk_g1_2
 (28 4)  (1010 356)  (1010 356)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 356)  (1016 356)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (50 4)  (1032 356)  (1032 356)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (997 357)  (997 357)  routing T_19_22.bot_op_0 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (1007 357)  (1007 357)  routing T_19_22.bnr_op_2 <X> T_19_22.lc_trk_g1_2
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (45 5)  (1027 357)  (1027 357)  LC_2 Logic Functioning bit
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g1_5
 (22 6)  (1004 358)  (1004 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 358)  (1006 358)  routing T_19_22.bot_op_7 <X> T_19_22.lc_trk_g1_7
 (26 6)  (1008 358)  (1008 358)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (41 6)  (1023 358)  (1023 358)  LC_3 Logic Functioning bit
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.bot_op_6 <X> T_19_22.lc_trk_g1_6
 (27 7)  (1009 359)  (1009 359)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 359)  (1012 359)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1016 359)  (1016 359)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.input_2_3
 (35 7)  (1017 359)  (1017 359)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.input_2_3
 (36 7)  (1018 359)  (1018 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (41 7)  (1023 359)  (1023 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (11 8)  (993 360)  (993 360)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_b_8
 (27 8)  (1009 360)  (1009 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 360)  (1018 360)  LC_4 Logic Functioning bit
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (40 8)  (1022 360)  (1022 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (50 8)  (1032 360)  (1032 360)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (985 361)  (985 361)  routing T_19_22.sp12_h_l_22 <X> T_19_22.sp12_v_b_1
 (15 9)  (997 361)  (997 361)  routing T_19_22.sp4_v_t_29 <X> T_19_22.lc_trk_g2_0
 (16 9)  (998 361)  (998 361)  routing T_19_22.sp4_v_t_29 <X> T_19_22.lc_trk_g2_0
 (17 9)  (999 361)  (999 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (30 9)  (1012 361)  (1012 361)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (45 9)  (1027 361)  (1027 361)  LC_4 Logic Functioning bit
 (14 10)  (996 362)  (996 362)  routing T_19_22.sp4_v_t_17 <X> T_19_22.lc_trk_g2_4
 (15 10)  (997 362)  (997 362)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 362)  (1000 362)  routing T_19_22.rgt_op_5 <X> T_19_22.lc_trk_g2_5
 (25 10)  (1007 362)  (1007 362)  routing T_19_22.wire_logic_cluster/lc_6/out <X> T_19_22.lc_trk_g2_6
 (26 10)  (1008 362)  (1008 362)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 362)  (1009 362)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 362)  (1013 362)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (8 11)  (990 363)  (990 363)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_v_t_42
 (9 11)  (991 363)  (991 363)  routing T_19_22.sp4_h_r_7 <X> T_19_22.sp4_v_t_42
 (16 11)  (998 363)  (998 363)  routing T_19_22.sp4_v_t_17 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 363)  (1009 363)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 363)  (1010 363)  routing T_19_22.lc_trk_g3_4 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (26 12)  (1008 364)  (1008 364)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 364)  (1016 364)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 364)  (1018 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (42 12)  (1024 364)  (1024 364)  LC_6 Logic Functioning bit
 (43 12)  (1025 364)  (1025 364)  LC_6 Logic Functioning bit
 (45 12)  (1027 364)  (1027 364)  LC_6 Logic Functioning bit
 (50 12)  (1032 364)  (1032 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1033 364)  (1033 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (990 365)  (990 365)  routing T_19_22.sp4_v_t_42 <X> T_19_22.sp4_v_b_10
 (10 13)  (992 365)  (992 365)  routing T_19_22.sp4_v_t_42 <X> T_19_22.sp4_v_b_10
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (40 13)  (1022 365)  (1022 365)  LC_6 Logic Functioning bit
 (42 13)  (1024 365)  (1024 365)  LC_6 Logic Functioning bit
 (43 13)  (1025 365)  (1025 365)  LC_6 Logic Functioning bit
 (45 13)  (1027 365)  (1027 365)  LC_6 Logic Functioning bit
 (0 14)  (982 366)  (982 366)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (996 366)  (996 366)  routing T_19_22.wire_logic_cluster/lc_4/out <X> T_19_22.lc_trk_g3_4
 (1 15)  (983 367)  (983 367)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (999 367)  (999 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_20_22

 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1054 352)  (1054 352)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g0_1
 (26 0)  (1062 352)  (1062 352)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 352)  (1066 352)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 352)  (1069 352)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (43 0)  (1079 352)  (1079 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (29 1)  (1065 353)  (1065 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 353)  (1066 353)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (37 1)  (1073 353)  (1073 353)  LC_0 Logic Functioning bit
 (38 1)  (1074 353)  (1074 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (40 1)  (1076 353)  (1076 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (43 1)  (1079 353)  (1079 353)  LC_0 Logic Functioning bit
 (48 1)  (1084 353)  (1084 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 354)  (1050 354)  routing T_20_22.lft_op_4 <X> T_20_22.lc_trk_g0_4
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 354)  (1067 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 354)  (1069 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 354)  (1070 354)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (43 2)  (1079 354)  (1079 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (46 2)  (1082 354)  (1082 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (1036 355)  (1036 355)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 3)  (1038 355)  (1038 355)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (11 3)  (1047 355)  (1047 355)  routing T_20_22.sp4_h_r_2 <X> T_20_22.sp4_h_l_39
 (15 3)  (1051 355)  (1051 355)  routing T_20_22.lft_op_4 <X> T_20_22.lc_trk_g0_4
 (17 3)  (1053 355)  (1053 355)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 3)  (1065 355)  (1065 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1073 355)  (1073 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (46 3)  (1082 355)  (1082 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 356)  (1062 356)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (40 4)  (1076 356)  (1076 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (8 5)  (1044 357)  (1044 357)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_v_b_4
 (9 5)  (1045 357)  (1045 357)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_v_b_4
 (10 5)  (1046 357)  (1046 357)  routing T_20_22.sp4_h_l_47 <X> T_20_22.sp4_v_b_4
 (29 5)  (1065 357)  (1065 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (37 5)  (1073 357)  (1073 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (40 5)  (1076 357)  (1076 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (51 5)  (1087 357)  (1087 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.lft_op_6 <X> T_20_22.lc_trk_g1_6
 (31 6)  (1067 358)  (1067 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 358)  (1069 358)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_3/in_3
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (50 6)  (1086 358)  (1086 358)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1060 359)  (1060 359)  routing T_20_22.lft_op_6 <X> T_20_22.lc_trk_g1_6
 (38 7)  (1074 359)  (1074 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (53 7)  (1089 359)  (1089 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (6 8)  (1042 360)  (1042 360)  routing T_20_22.sp4_h_r_1 <X> T_20_22.sp4_v_b_6
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.bnl_op_0 <X> T_20_22.lc_trk_g2_0
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.bnl_op_1 <X> T_20_22.lc_trk_g2_1
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 360)  (1069 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 360)  (1070 360)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (43 8)  (1079 360)  (1079 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (14 9)  (1050 361)  (1050 361)  routing T_20_22.bnl_op_0 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1054 361)  (1054 361)  routing T_20_22.bnl_op_1 <X> T_20_22.lc_trk_g2_1
 (22 9)  (1058 361)  (1058 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1060 361)  (1060 361)  routing T_20_22.tnl_op_2 <X> T_20_22.lc_trk_g2_2
 (25 9)  (1061 361)  (1061 361)  routing T_20_22.tnl_op_2 <X> T_20_22.lc_trk_g2_2
 (30 9)  (1066 361)  (1066 361)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1067 361)  (1067 361)  routing T_20_22.lc_trk_g3_2 <X> T_20_22.wire_logic_cluster/lc_4/in_3
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (6 10)  (1042 362)  (1042 362)  routing T_20_22.sp4_h_l_36 <X> T_20_22.sp4_v_t_43
 (14 10)  (1050 362)  (1050 362)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g2_4
 (21 10)  (1057 362)  (1057 362)  routing T_20_22.wire_logic_cluster/lc_7/out <X> T_20_22.lc_trk_g2_7
 (22 10)  (1058 362)  (1058 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1064 362)  (1064 362)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 362)  (1069 362)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 362)  (1071 362)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_5
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (46 10)  (1082 362)  (1082 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (28 11)  (1064 363)  (1064 363)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 363)  (1065 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 363)  (1067 363)  routing T_20_22.lc_trk_g2_2 <X> T_20_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 363)  (1068 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1070 363)  (1070 363)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_5
 (35 11)  (1071 363)  (1071 363)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.input_2_5
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (40 11)  (1076 363)  (1076 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (15 12)  (1051 364)  (1051 364)  routing T_20_22.sp4_v_t_28 <X> T_20_22.lc_trk_g3_1
 (16 12)  (1052 364)  (1052 364)  routing T_20_22.sp4_v_t_28 <X> T_20_22.lc_trk_g3_1
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1061 364)  (1061 364)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g3_2
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g0_4 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 364)  (1066 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (22 13)  (1058 365)  (1058 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 365)  (1066 365)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (40 13)  (1076 365)  (1076 365)  LC_6 Logic Functioning bit
 (42 13)  (1078 365)  (1078 365)  LC_6 Logic Functioning bit
 (15 14)  (1051 366)  (1051 366)  routing T_20_22.tnl_op_5 <X> T_20_22.lc_trk_g3_5
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (26 14)  (1062 366)  (1062 366)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 366)  (1063 366)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 366)  (1067 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 366)  (1069 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 366)  (1070 366)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (38 14)  (1074 366)  (1074 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (43 14)  (1079 366)  (1079 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (18 15)  (1054 367)  (1054 367)  routing T_20_22.tnl_op_5 <X> T_20_22.lc_trk_g3_5
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1059 367)  (1059 367)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_v_b_38 <X> T_20_22.lc_trk_g3_6
 (26 15)  (1062 367)  (1062 367)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 367)  (1064 367)  routing T_20_22.lc_trk_g2_7 <X> T_20_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 367)  (1065 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (37 15)  (1073 367)  (1073 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (43 15)  (1079 367)  (1079 367)  LC_7 Logic Functioning bit
 (46 15)  (1082 367)  (1082 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1083 367)  (1083 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_22

 (0 0)  (1090 352)  (1090 352)  Negative Clock bit

 (25 0)  (1115 352)  (1115 352)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g0_2
 (22 1)  (1112 353)  (1112 353)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1114 353)  (1114 353)  routing T_21_22.lft_op_2 <X> T_21_22.lc_trk_g0_2
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1112 354)  (1112 354)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1114 354)  (1114 354)  routing T_21_22.top_op_7 <X> T_21_22.lc_trk_g0_7
 (25 2)  (1115 354)  (1115 354)  routing T_21_22.lft_op_6 <X> T_21_22.lc_trk_g0_6
 (26 2)  (1116 354)  (1116 354)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 354)  (1120 354)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 354)  (1125 354)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_1
 (36 2)  (1126 354)  (1126 354)  LC_1 Logic Functioning bit
 (41 2)  (1131 354)  (1131 354)  LC_1 Logic Functioning bit
 (43 2)  (1133 354)  (1133 354)  LC_1 Logic Functioning bit
 (45 2)  (1135 354)  (1135 354)  LC_1 Logic Functioning bit
 (0 3)  (1090 355)  (1090 355)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 355)  (1092 355)  routing T_21_22.lc_trk_g3_1 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (18 3)  (1108 355)  (1108 355)  routing T_21_22.sp4_r_v_b_29 <X> T_21_22.lc_trk_g0_5
 (21 3)  (1111 355)  (1111 355)  routing T_21_22.top_op_7 <X> T_21_22.lc_trk_g0_7
 (22 3)  (1112 355)  (1112 355)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 355)  (1114 355)  routing T_21_22.lft_op_6 <X> T_21_22.lc_trk_g0_6
 (26 3)  (1116 355)  (1116 355)  routing T_21_22.lc_trk_g0_7 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 355)  (1120 355)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 355)  (1121 355)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 355)  (1122 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1124 355)  (1124 355)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_1
 (35 3)  (1125 355)  (1125 355)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.input_2_1
 (36 3)  (1126 355)  (1126 355)  LC_1 Logic Functioning bit
 (40 3)  (1130 355)  (1130 355)  LC_1 Logic Functioning bit
 (42 3)  (1132 355)  (1132 355)  LC_1 Logic Functioning bit
 (43 3)  (1133 355)  (1133 355)  LC_1 Logic Functioning bit
 (27 4)  (1117 356)  (1117 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 356)  (1118 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 356)  (1120 356)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 356)  (1123 356)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 356)  (1125 356)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.input_2_2
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (37 4)  (1127 356)  (1127 356)  LC_2 Logic Functioning bit
 (39 4)  (1129 356)  (1129 356)  LC_2 Logic Functioning bit
 (43 4)  (1133 356)  (1133 356)  LC_2 Logic Functioning bit
 (45 4)  (1135 356)  (1135 356)  LC_2 Logic Functioning bit
 (8 5)  (1098 357)  (1098 357)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_v_b_4
 (9 5)  (1099 357)  (1099 357)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_v_b_4
 (10 5)  (1100 357)  (1100 357)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_v_b_4
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 357)  (1120 357)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 357)  (1122 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (1125 357)  (1125 357)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.input_2_2
 (36 5)  (1126 357)  (1126 357)  LC_2 Logic Functioning bit
 (38 5)  (1128 357)  (1128 357)  LC_2 Logic Functioning bit
 (43 5)  (1133 357)  (1133 357)  LC_2 Logic Functioning bit
 (8 7)  (1098 359)  (1098 359)  routing T_21_22.sp4_h_l_41 <X> T_21_22.sp4_v_t_41
 (14 7)  (1104 359)  (1104 359)  routing T_21_22.sp12_h_r_20 <X> T_21_22.lc_trk_g1_4
 (16 7)  (1106 359)  (1106 359)  routing T_21_22.sp12_h_r_20 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1113 359)  (1113 359)  routing T_21_22.sp12_h_r_14 <X> T_21_22.lc_trk_g1_6
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 360)  (1108 360)  routing T_21_22.wire_logic_cluster/lc_1/out <X> T_21_22.lc_trk_g2_1
 (25 8)  (1115 360)  (1115 360)  routing T_21_22.sp4_v_t_23 <X> T_21_22.lc_trk_g2_2
 (27 8)  (1117 360)  (1117 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 360)  (1120 360)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 360)  (1123 360)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 360)  (1125 360)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.input_2_4
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (37 8)  (1127 360)  (1127 360)  LC_4 Logic Functioning bit
 (39 8)  (1129 360)  (1129 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp4_v_t_23 <X> T_21_22.lc_trk_g2_2
 (25 9)  (1115 361)  (1115 361)  routing T_21_22.sp4_v_t_23 <X> T_21_22.lc_trk_g2_2
 (26 9)  (1116 361)  (1116 361)  routing T_21_22.lc_trk_g0_2 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g3_2 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (1125 361)  (1125 361)  routing T_21_22.lc_trk_g0_6 <X> T_21_22.input_2_4
 (36 9)  (1126 361)  (1126 361)  LC_4 Logic Functioning bit
 (38 9)  (1128 361)  (1128 361)  LC_4 Logic Functioning bit
 (43 9)  (1133 361)  (1133 361)  LC_4 Logic Functioning bit
 (15 12)  (1105 364)  (1105 364)  routing T_21_22.sp4_v_t_28 <X> T_21_22.lc_trk_g3_1
 (16 12)  (1106 364)  (1106 364)  routing T_21_22.sp4_v_t_28 <X> T_21_22.lc_trk_g3_1
 (17 12)  (1107 364)  (1107 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (1115 364)  (1115 364)  routing T_21_22.wire_logic_cluster/lc_2/out <X> T_21_22.lc_trk_g3_2
 (31 12)  (1121 364)  (1121 364)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 364)  (1122 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 364)  (1127 364)  LC_6 Logic Functioning bit
 (39 12)  (1129 364)  (1129 364)  LC_6 Logic Functioning bit
 (41 12)  (1131 364)  (1131 364)  LC_6 Logic Functioning bit
 (43 12)  (1133 364)  (1133 364)  LC_6 Logic Functioning bit
 (22 13)  (1112 365)  (1112 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 365)  (1116 365)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 365)  (1118 365)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 365)  (1119 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 365)  (1126 365)  LC_6 Logic Functioning bit
 (38 13)  (1128 365)  (1128 365)  LC_6 Logic Functioning bit
 (40 13)  (1130 365)  (1130 365)  LC_6 Logic Functioning bit
 (42 13)  (1132 365)  (1132 365)  LC_6 Logic Functioning bit
 (46 13)  (1136 365)  (1136 365)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_v_b_46 <X> T_21_22.lc_trk_g3_6
 (24 15)  (1114 367)  (1114 367)  routing T_21_22.sp4_v_b_46 <X> T_21_22.lc_trk_g3_6


LogicTile_22_22

 (12 7)  (1156 359)  (1156 359)  routing T_22_22.sp4_h_l_40 <X> T_22_22.sp4_v_t_40


LogicTile_24_22

 (3 11)  (1255 363)  (1255 363)  routing T_24_22.sp12_v_b_1 <X> T_24_22.sp12_h_l_22


LogicTile_14_21

 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 337)  (731 337)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.sp4_h_r_2 <X> T_14_21.lc_trk_g0_2
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (708 339)  (708 339)  routing T_14_21.glb_netwk_3 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (14 3)  (722 339)  (722 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (15 3)  (723 339)  (723 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (16 3)  (724 339)  (724 339)  routing T_14_21.sp4_h_r_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (708 340)  (708 340)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (14 5)  (722 341)  (722 341)  routing T_14_21.sp4_r_v_b_24 <X> T_14_21.lc_trk_g1_0
 (17 5)  (725 341)  (725 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (25 8)  (733 344)  (733 344)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (22 9)  (730 345)  (730 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 345)  (731 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (24 9)  (732 345)  (732 345)  routing T_14_21.sp4_h_r_34 <X> T_14_21.lc_trk_g2_2
 (14 14)  (722 350)  (722 350)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (26 14)  (734 350)  (734 350)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 350)  (739 350)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (15 15)  (723 351)  (723 351)  routing T_14_21.rgt_op_4 <X> T_14_21.lc_trk_g3_4
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 351)  (742 351)  routing T_14_21.lc_trk_g1_0 <X> T_14_21.input_2_7
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (38 15)  (746 351)  (746 351)  LC_7 Logic Functioning bit
 (52 15)  (760 351)  (760 351)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_21

 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (46 0)  (808 336)  (808 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (815 336)  (815 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (788 337)  (788 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 337)  (790 337)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.input_2_0
 (34 1)  (796 337)  (796 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.input_2_0
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (46 1)  (808 337)  (808 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (810 337)  (810 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 339)  (762 339)  routing T_15_21.glb_netwk_3 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (8 3)  (770 339)  (770 339)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_t_36
 (9 3)  (771 339)  (771 339)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_t_36
 (10 3)  (772 339)  (772 339)  routing T_15_21.sp4_h_r_7 <X> T_15_21.sp4_v_t_36
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_h_r_7 <X> T_15_21.lc_trk_g1_7
 (24 6)  (786 342)  (786 342)  routing T_15_21.sp4_h_r_7 <X> T_15_21.lc_trk_g1_7
 (26 6)  (788 342)  (788 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 342)  (793 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 342)  (796 342)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (41 6)  (803 342)  (803 342)  LC_3 Logic Functioning bit
 (43 6)  (805 342)  (805 342)  LC_3 Logic Functioning bit
 (14 7)  (776 343)  (776 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (15 7)  (777 343)  (777 343)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (783 343)  (783 343)  routing T_15_21.sp4_h_r_7 <X> T_15_21.lc_trk_g1_7
 (27 7)  (789 343)  (789 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 343)  (790 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 343)  (791 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 343)  (793 343)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 343)  (798 343)  LC_3 Logic Functioning bit
 (38 7)  (800 343)  (800 343)  LC_3 Logic Functioning bit
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (48 7)  (810 343)  (810 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 344)  (793 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 344)  (795 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (46 8)  (808 344)  (808 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (812 344)  (812 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (813 344)  (813 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 345)  (789 345)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (46 9)  (808 345)  (808 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (783 346)  (783 346)  routing T_15_21.sp4_v_t_18 <X> T_15_21.lc_trk_g2_7
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (785 346)  (785 346)  routing T_15_21.sp4_v_t_18 <X> T_15_21.lc_trk_g2_7
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 346)  (793 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 346)  (796 346)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 346)  (797 346)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_5
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (40 10)  (802 346)  (802 346)  LC_5 Logic Functioning bit
 (27 11)  (789 347)  (789 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 347)  (790 347)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 347)  (791 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 347)  (793 347)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 347)  (794 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 347)  (795 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_5
 (34 11)  (796 347)  (796 347)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_5
 (38 11)  (800 347)  (800 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g3_0
 (22 12)  (784 348)  (784 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 348)  (785 348)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g3_3
 (24 12)  (786 348)  (786 348)  routing T_15_21.sp4_v_t_30 <X> T_15_21.lc_trk_g3_3
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (14 14)  (776 350)  (776 350)  routing T_15_21.wire_logic_cluster/lc_4/out <X> T_15_21.lc_trk_g3_4
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 350)  (785 350)  routing T_15_21.sp12_v_b_23 <X> T_15_21.lc_trk_g3_7
 (17 15)  (779 351)  (779 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (783 351)  (783 351)  routing T_15_21.sp12_v_b_23 <X> T_15_21.lc_trk_g3_7


LogicTile_16_21

 (14 0)  (830 336)  (830 336)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g0_0
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (844 336)  (844 336)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 336)  (845 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 336)  (848 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 336)  (850 336)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 336)  (851 336)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_0
 (36 0)  (852 336)  (852 336)  LC_0 Logic Functioning bit
 (37 0)  (853 336)  (853 336)  LC_0 Logic Functioning bit
 (39 0)  (855 336)  (855 336)  LC_0 Logic Functioning bit
 (43 0)  (859 336)  (859 336)  LC_0 Logic Functioning bit
 (45 0)  (861 336)  (861 336)  LC_0 Logic Functioning bit
 (15 1)  (831 337)  (831 337)  routing T_16_21.lft_op_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (833 337)  (833 337)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (834 337)  (834 337)  routing T_16_21.sp4_r_v_b_34 <X> T_16_21.lc_trk_g0_1
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_v_b_18 <X> T_16_21.lc_trk_g0_2
 (29 1)  (845 337)  (845 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 337)  (848 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (850 337)  (850 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_0
 (35 1)  (851 337)  (851 337)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_0
 (36 1)  (852 337)  (852 337)  LC_0 Logic Functioning bit
 (37 1)  (853 337)  (853 337)  LC_0 Logic Functioning bit
 (38 1)  (854 337)  (854 337)  LC_0 Logic Functioning bit
 (39 1)  (855 337)  (855 337)  LC_0 Logic Functioning bit
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.wire_logic_cluster/lc_4/out <X> T_16_21.lc_trk_g0_4
 (27 2)  (843 338)  (843 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 338)  (850 338)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 338)  (851 338)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_1
 (38 2)  (854 338)  (854 338)  LC_1 Logic Functioning bit
 (45 2)  (861 338)  (861 338)  LC_1 Logic Functioning bit
 (51 2)  (867 338)  (867 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (816 339)  (816 339)  routing T_16_21.glb_netwk_3 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_1
 (35 3)  (851 339)  (851 339)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.input_2_1
 (38 3)  (854 339)  (854 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (41 3)  (857 339)  (857 339)  LC_1 Logic Functioning bit
 (14 4)  (830 340)  (830 340)  routing T_16_21.wire_logic_cluster/lc_0/out <X> T_16_21.lc_trk_g1_0
 (21 4)  (837 340)  (837 340)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (17 5)  (833 341)  (833 341)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.input_2_2
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (14 6)  (830 342)  (830 342)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g1_4
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.bnr_op_5 <X> T_16_21.lc_trk_g1_5
 (22 6)  (838 342)  (838 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 342)  (839 342)  routing T_16_21.sp12_h_l_12 <X> T_16_21.lc_trk_g1_7
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 342)  (847 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (42 6)  (858 342)  (858 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (15 7)  (831 343)  (831 343)  routing T_16_21.lft_op_4 <X> T_16_21.lc_trk_g1_4
 (17 7)  (833 343)  (833 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (834 343)  (834 343)  routing T_16_21.bnr_op_5 <X> T_16_21.lc_trk_g1_5
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (849 343)  (849 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_3
 (35 7)  (851 343)  (851 343)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (15 8)  (831 344)  (831 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (16 8)  (832 344)  (832 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (17 8)  (833 344)  (833 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (834 344)  (834 344)  routing T_16_21.sp4_h_r_33 <X> T_16_21.lc_trk_g2_1
 (21 8)  (837 344)  (837 344)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g2_3
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (842 344)  (842 344)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 344)  (847 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 344)  (848 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 344)  (849 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 344)  (850 344)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 344)  (853 344)  LC_4 Logic Functioning bit
 (39 8)  (855 344)  (855 344)  LC_4 Logic Functioning bit
 (41 8)  (857 344)  (857 344)  LC_4 Logic Functioning bit
 (43 8)  (859 344)  (859 344)  LC_4 Logic Functioning bit
 (45 8)  (861 344)  (861 344)  LC_4 Logic Functioning bit
 (46 8)  (862 344)  (862 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (863 344)  (863 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (53 8)  (869 344)  (869 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (29 9)  (845 345)  (845 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (852 345)  (852 345)  LC_4 Logic Functioning bit
 (38 9)  (854 345)  (854 345)  LC_4 Logic Functioning bit
 (40 9)  (856 345)  (856 345)  LC_4 Logic Functioning bit
 (42 9)  (858 345)  (858 345)  LC_4 Logic Functioning bit
 (46 9)  (862 345)  (862 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (47 9)  (863 345)  (863 345)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (843 346)  (843 346)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_5
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (46 10)  (862 346)  (862 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (837 347)  (837 347)  routing T_16_21.sp4_r_v_b_39 <X> T_16_21.lc_trk_g2_7
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g1_0 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_5
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (17 12)  (833 348)  (833 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 348)  (834 348)  routing T_16_21.wire_logic_cluster/lc_1/out <X> T_16_21.lc_trk_g3_1
 (25 12)  (841 348)  (841 348)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g3_2
 (28 12)  (844 348)  (844 348)  routing T_16_21.lc_trk_g2_1 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 348)  (847 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 348)  (849 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 348)  (850 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (37 12)  (853 348)  (853 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (39 12)  (855 348)  (855 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (46 12)  (862 348)  (862 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (17 13)  (833 349)  (833 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 349)  (850 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (35 13)  (851 349)  (851 349)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.input_2_6
 (36 13)  (852 349)  (852 349)  LC_6 Logic Functioning bit
 (37 13)  (853 349)  (853 349)  LC_6 Logic Functioning bit
 (39 13)  (855 349)  (855 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (8 14)  (824 350)  (824 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (9 14)  (825 350)  (825 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (10 14)  (826 350)  (826 350)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_h_l_47
 (22 14)  (838 350)  (838 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (841 350)  (841 350)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g3_6
 (15 15)  (831 351)  (831 351)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp4_v_t_33 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (837 351)  (837 351)  routing T_16_21.sp4_r_v_b_47 <X> T_16_21.lc_trk_g3_7
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_21

 (4 0)  (878 336)  (878 336)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_v_b_0
 (8 0)  (882 336)  (882 336)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_h_r_1
 (10 0)  (884 336)  (884 336)  routing T_17_21.sp4_h_l_40 <X> T_17_21.sp4_h_r_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 336)  (908 336)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (37 0)  (911 336)  (911 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (39 0)  (913 336)  (913 336)  LC_0 Logic Functioning bit
 (45 0)  (919 336)  (919 336)  LC_0 Logic Functioning bit
 (47 0)  (921 336)  (921 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (925 336)  (925 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (926 336)  (926 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (879 337)  (879 337)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_v_b_0
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (38 1)  (912 337)  (912 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (44 1)  (918 337)  (918 337)  LC_0 Logic Functioning bit
 (45 1)  (919 337)  (919 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 339)  (874 339)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 3)  (876 339)  (876 339)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (11 9)  (885 345)  (885 345)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_8
 (13 9)  (887 345)  (887 345)  routing T_17_21.sp4_h_l_37 <X> T_17_21.sp4_h_r_8
 (16 12)  (890 348)  (890 348)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.sp4_v_t_12 <X> T_17_21.lc_trk_g3_1
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 350)  (889 350)  routing T_17_21.sp4_v_t_32 <X> T_17_21.lc_trk_g3_5
 (16 14)  (890 350)  (890 350)  routing T_17_21.sp4_v_t_32 <X> T_17_21.lc_trk_g3_5
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (899 350)  (899 350)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g3_6
 (0 15)  (874 351)  (874 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.rgt_op_6 <X> T_17_21.lc_trk_g3_6


LogicTile_18_21

 (0 2)  (928 338)  (928 338)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (14 2)  (942 338)  (942 338)  routing T_18_21.sp4_v_b_4 <X> T_18_21.lc_trk_g0_4
 (2 3)  (930 339)  (930 339)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (5 3)  (933 339)  (933 339)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_t_37
 (8 3)  (936 339)  (936 339)  routing T_18_21.sp4_h_r_7 <X> T_18_21.sp4_v_t_36
 (9 3)  (937 339)  (937 339)  routing T_18_21.sp4_h_r_7 <X> T_18_21.sp4_v_t_36
 (10 3)  (938 339)  (938 339)  routing T_18_21.sp4_h_r_7 <X> T_18_21.sp4_v_t_36
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp4_v_b_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (13 4)  (941 340)  (941 340)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_5
 (8 5)  (936 341)  (936 341)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_v_b_4
 (10 5)  (938 341)  (938 341)  routing T_18_21.sp4_v_t_36 <X> T_18_21.sp4_v_b_4
 (12 5)  (940 341)  (940 341)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_5
 (11 6)  (939 342)  (939 342)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_v_t_40
 (14 8)  (942 344)  (942 344)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (11 9)  (939 345)  (939 345)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_h_r_8
 (13 9)  (941 345)  (941 345)  routing T_18_21.sp4_h_l_37 <X> T_18_21.sp4_h_r_8
 (15 9)  (943 345)  (943 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp4_h_l_21 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (11 12)  (939 348)  (939 348)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_11
 (13 12)  (941 348)  (941 348)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_11
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 348)  (962 348)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 348)  (968 348)  LC_6 Logic Functioning bit
 (42 12)  (970 348)  (970 348)  LC_6 Logic Functioning bit
 (45 12)  (973 348)  (973 348)  LC_6 Logic Functioning bit
 (12 13)  (940 349)  (940 349)  routing T_18_21.sp4_h_l_40 <X> T_18_21.sp4_v_b_11
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (44 13)  (972 349)  (972 349)  LC_6 Logic Functioning bit
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (933 350)  (933 350)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_h_l_44
 (1 15)  (929 351)  (929 351)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (15 15)  (943 351)  (943 351)  routing T_18_21.tnr_op_4 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 351)  (952 351)  routing T_18_21.tnr_op_6 <X> T_18_21.lc_trk_g3_6


LogicTile_19_21

 (4 0)  (986 336)  (986 336)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_b_0
 (11 0)  (993 336)  (993 336)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_v_b_2
 (13 0)  (995 336)  (995 336)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_v_b_2
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 336)  (1000 336)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g0_1
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.wire_logic_cluster/lc_3/out <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 336)  (1007 336)  routing T_19_21.sp4_h_l_7 <X> T_19_21.lc_trk_g0_2
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 336)  (1012 336)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (5 1)  (987 337)  (987 337)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_b_0
 (12 1)  (994 337)  (994 337)  routing T_19_21.sp4_h_l_45 <X> T_19_21.sp4_v_b_2
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 337)  (1005 337)  routing T_19_21.sp4_h_l_7 <X> T_19_21.lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.sp4_h_l_7 <X> T_19_21.lc_trk_g0_2
 (25 1)  (1007 337)  (1007 337)  routing T_19_21.sp4_h_l_7 <X> T_19_21.lc_trk_g0_2
 (26 1)  (1008 337)  (1008 337)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (35 1)  (1017 337)  (1017 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (996 338)  (996 338)  routing T_19_21.wire_logic_cluster/lc_4/out <X> T_19_21.lc_trk_g0_4
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g2_4 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 338)  (1013 338)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 338)  (1018 338)  LC_1 Logic Functioning bit
 (38 2)  (1020 338)  (1020 338)  LC_1 Logic Functioning bit
 (41 2)  (1023 338)  (1023 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (46 2)  (1028 338)  (1028 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1032 338)  (1032 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 339)  (982 339)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 3)  (984 339)  (984 339)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (1004 339)  (1004 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 339)  (1006 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (25 3)  (1007 339)  (1007 339)  routing T_19_21.top_op_6 <X> T_19_21.lc_trk_g0_6
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 339)  (1013 339)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (39 3)  (1021 339)  (1021 339)  LC_1 Logic Functioning bit
 (40 3)  (1022 339)  (1022 339)  LC_1 Logic Functioning bit
 (45 3)  (1027 339)  (1027 339)  LC_1 Logic Functioning bit
 (51 3)  (1033 339)  (1033 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (997 340)  (997 340)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1004 340)  (1004 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 340)  (1006 340)  routing T_19_21.top_op_3 <X> T_19_21.lc_trk_g1_3
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 340)  (1018 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (18 5)  (1000 341)  (1000 341)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g1_1
 (21 5)  (1003 341)  (1003 341)  routing T_19_21.top_op_3 <X> T_19_21.lc_trk_g1_3
 (26 5)  (1008 341)  (1008 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_7 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (37 5)  (1019 341)  (1019 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (40 5)  (1022 341)  (1022 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (13 6)  (995 342)  (995 342)  routing T_19_21.sp4_h_r_5 <X> T_19_21.sp4_v_t_40
 (26 6)  (1008 342)  (1008 342)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 342)  (1017 342)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (42 6)  (1024 342)  (1024 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (45 6)  (1027 342)  (1027 342)  LC_3 Logic Functioning bit
 (12 7)  (994 343)  (994 343)  routing T_19_21.sp4_h_r_5 <X> T_19_21.sp4_v_t_40
 (14 7)  (996 343)  (996 343)  routing T_19_21.top_op_4 <X> T_19_21.lc_trk_g1_4
 (15 7)  (997 343)  (997 343)  routing T_19_21.top_op_4 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (19 7)  (1001 343)  (1001 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (28 7)  (1010 343)  (1010 343)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 343)  (1012 343)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 343)  (1014 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 343)  (1015 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (35 7)  (1017 343)  (1017 343)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_3
 (45 7)  (1027 343)  (1027 343)  LC_3 Logic Functioning bit
 (4 8)  (986 344)  (986 344)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_b_6
 (6 8)  (988 344)  (988 344)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_b_6
 (14 8)  (996 344)  (996 344)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g2_0
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1000 344)  (1000 344)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g2_1
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.rgt_op_2 <X> T_19_21.lc_trk_g2_2
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 344)  (1013 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (45 8)  (1027 344)  (1027 344)  LC_4 Logic Functioning bit
 (5 9)  (987 345)  (987 345)  routing T_19_21.sp4_h_l_37 <X> T_19_21.sp4_v_b_6
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.rgt_op_2 <X> T_19_21.lc_trk_g2_2
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 345)  (1012 345)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (45 9)  (1027 345)  (1027 345)  LC_4 Logic Functioning bit
 (9 10)  (991 346)  (991 346)  routing T_19_21.sp4_v_b_7 <X> T_19_21.sp4_h_l_42
 (15 10)  (997 346)  (997 346)  routing T_19_21.tnr_op_5 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 346)  (1006 346)  routing T_19_21.tnl_op_7 <X> T_19_21.lc_trk_g2_7
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 346)  (1012 346)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 346)  (1013 346)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (15 11)  (997 347)  (997 347)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g2_4
 (16 11)  (998 347)  (998 347)  routing T_19_21.sp4_v_t_33 <X> T_19_21.lc_trk_g2_4
 (17 11)  (999 347)  (999 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (1003 347)  (1003 347)  routing T_19_21.tnl_op_7 <X> T_19_21.lc_trk_g2_7
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 347)  (1012 347)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_5/in_1
 (15 12)  (997 348)  (997 348)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g3_1
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (1007 348)  (1007 348)  routing T_19_21.wire_logic_cluster/lc_2/out <X> T_19_21.lc_trk_g3_2
 (26 12)  (1008 348)  (1008 348)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 348)  (1009 348)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 348)  (1012 348)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 348)  (1016 348)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (40 12)  (1022 348)  (1022 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (43 12)  (1025 348)  (1025 348)  LC_6 Logic Functioning bit
 (50 12)  (1032 348)  (1032 348)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (1000 349)  (1000 349)  routing T_19_21.sp4_h_r_25 <X> T_19_21.lc_trk_g3_1
 (22 13)  (1004 349)  (1004 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 349)  (1008 349)  routing T_19_21.lc_trk_g0_6 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g3_2 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (37 13)  (1019 349)  (1019 349)  LC_6 Logic Functioning bit
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (43 13)  (1025 349)  (1025 349)  LC_6 Logic Functioning bit
 (0 14)  (982 350)  (982 350)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (985 350)  (985 350)  routing T_19_21.sp12_h_r_1 <X> T_19_21.sp12_v_t_22
 (15 14)  (997 350)  (997 350)  routing T_19_21.sp4_v_t_32 <X> T_19_21.lc_trk_g3_5
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_v_t_32 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 350)  (1004 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (1009 350)  (1009 350)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (40 14)  (1022 350)  (1022 350)  LC_7 Logic Functioning bit
 (41 14)  (1023 350)  (1023 350)  LC_7 Logic Functioning bit
 (50 14)  (1032 350)  (1032 350)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (982 351)  (982 351)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 351)  (983 351)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (3 15)  (985 351)  (985 351)  routing T_19_21.sp12_h_r_1 <X> T_19_21.sp12_v_t_22
 (21 15)  (1003 351)  (1003 351)  routing T_19_21.sp4_r_v_b_47 <X> T_19_21.lc_trk_g3_7
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g1_3 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (1018 351)  (1018 351)  LC_7 Logic Functioning bit
 (38 15)  (1020 351)  (1020 351)  LC_7 Logic Functioning bit
 (40 15)  (1022 351)  (1022 351)  LC_7 Logic Functioning bit
 (41 15)  (1023 351)  (1023 351)  LC_7 Logic Functioning bit


LogicTile_20_21

 (2 0)  (1038 336)  (1038 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (16 1)  (1052 337)  (1052 337)  routing T_20_21.sp12_h_r_8 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g0_4
 (15 2)  (1051 338)  (1051 338)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (17 2)  (1053 338)  (1053 338)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (1062 338)  (1062 338)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 338)  (1066 338)  routing T_20_21.lc_trk_g2_4 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 338)  (1069 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 338)  (1071 338)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.input_2_1
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (2 3)  (1038 339)  (1038 339)  routing T_20_21.lc_trk_g0_0 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (15 3)  (1051 339)  (1051 339)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (1054 339)  (1054 339)  routing T_20_21.top_op_5 <X> T_20_21.lc_trk_g0_5
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 339)  (1064 339)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (45 3)  (1081 339)  (1081 339)  LC_1 Logic Functioning bit
 (8 4)  (1044 340)  (1044 340)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_4
 (10 4)  (1046 340)  (1046 340)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_h_r_4
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 340)  (1054 340)  routing T_20_21.wire_logic_cluster/lc_1/out <X> T_20_21.lc_trk_g1_1
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 340)  (1067 340)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (42 4)  (1078 340)  (1078 340)  LC_2 Logic Functioning bit
 (45 4)  (1081 340)  (1081 340)  LC_2 Logic Functioning bit
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 341)  (1064 341)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (1070 341)  (1070 341)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.input_2_2
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (45 5)  (1081 341)  (1081 341)  LC_2 Logic Functioning bit
 (51 5)  (1087 341)  (1087 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 342)  (1054 342)  routing T_20_21.wire_logic_cluster/lc_5/out <X> T_20_21.lc_trk_g1_5
 (8 7)  (1044 343)  (1044 343)  routing T_20_21.sp4_h_r_4 <X> T_20_21.sp4_v_t_41
 (9 7)  (1045 343)  (1045 343)  routing T_20_21.sp4_h_r_4 <X> T_20_21.sp4_v_t_41
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 344)  (1066 344)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 344)  (1071 344)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_4
 (42 8)  (1078 344)  (1078 344)  LC_4 Logic Functioning bit
 (45 8)  (1081 344)  (1081 344)  LC_4 Logic Functioning bit
 (13 9)  (1049 345)  (1049 345)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_r_8
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (1068 345)  (1068 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1070 345)  (1070 345)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.input_2_4
 (36 9)  (1072 345)  (1072 345)  LC_4 Logic Functioning bit
 (45 9)  (1081 345)  (1081 345)  LC_4 Logic Functioning bit
 (14 10)  (1050 346)  (1050 346)  routing T_20_21.wire_logic_cluster/lc_4/out <X> T_20_21.lc_trk_g2_4
 (22 10)  (1058 346)  (1058 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 346)  (1059 346)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (24 10)  (1060 346)  (1060 346)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (26 10)  (1062 346)  (1062 346)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 346)  (1070 346)  routing T_20_21.lc_trk_g3_1 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1071 346)  (1071 346)  routing T_20_21.lc_trk_g0_5 <X> T_20_21.input_2_5
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (12 11)  (1048 347)  (1048 347)  routing T_20_21.sp4_h_l_45 <X> T_20_21.sp4_v_t_45
 (17 11)  (1053 347)  (1053 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1057 347)  (1057 347)  routing T_20_21.sp4_h_r_31 <X> T_20_21.lc_trk_g2_7
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1060 347)  (1060 347)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g2_6
 (25 11)  (1061 347)  (1061 347)  routing T_20_21.tnl_op_6 <X> T_20_21.lc_trk_g2_6
 (26 11)  (1062 347)  (1062 347)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 347)  (1068 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (45 11)  (1081 347)  (1081 347)  LC_5 Logic Functioning bit
 (15 12)  (1051 348)  (1051 348)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (17 12)  (1053 348)  (1053 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (1062 348)  (1062 348)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (40 12)  (1076 348)  (1076 348)  LC_6 Logic Functioning bit
 (41 12)  (1077 348)  (1077 348)  LC_6 Logic Functioning bit
 (42 12)  (1078 348)  (1078 348)  LC_6 Logic Functioning bit
 (43 12)  (1079 348)  (1079 348)  LC_6 Logic Functioning bit
 (18 13)  (1054 349)  (1054 349)  routing T_20_21.tnl_op_1 <X> T_20_21.lc_trk_g3_1
 (26 13)  (1062 349)  (1062 349)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 349)  (1064 349)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 349)  (1065 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g2_7 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (38 13)  (1074 349)  (1074 349)  LC_6 Logic Functioning bit
 (39 13)  (1075 349)  (1075 349)  LC_6 Logic Functioning bit
 (40 13)  (1076 349)  (1076 349)  LC_6 Logic Functioning bit
 (41 13)  (1077 349)  (1077 349)  LC_6 Logic Functioning bit
 (42 13)  (1078 349)  (1078 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (46 13)  (1082 349)  (1082 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (1036 350)  (1036 350)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1036 351)  (1036 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 351)  (1037 351)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.tnl_op_4 <X> T_20_21.lc_trk_g3_4
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.tnl_op_4 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.sp4_r_v_b_45 <X> T_20_21.lc_trk_g3_5


LogicTile_21_21

 (11 0)  (1101 336)  (1101 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (13 0)  (1103 336)  (1103 336)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (12 1)  (1102 337)  (1102 337)  routing T_21_21.sp4_h_l_45 <X> T_21_21.sp4_v_b_2
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 338)  (1093 338)  routing T_21_21.sp12_h_r_0 <X> T_21_21.sp12_h_l_23
 (14 2)  (1104 338)  (1104 338)  routing T_21_21.wire_logic_cluster/lc_4/out <X> T_21_21.lc_trk_g0_4
 (15 2)  (1105 338)  (1105 338)  routing T_21_21.sp4_h_r_21 <X> T_21_21.lc_trk_g0_5
 (16 2)  (1106 338)  (1106 338)  routing T_21_21.sp4_h_r_21 <X> T_21_21.lc_trk_g0_5
 (17 2)  (1107 338)  (1107 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1108 338)  (1108 338)  routing T_21_21.sp4_h_r_21 <X> T_21_21.lc_trk_g0_5
 (0 3)  (1090 339)  (1090 339)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 3)  (1092 339)  (1092 339)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (3 3)  (1093 339)  (1093 339)  routing T_21_21.sp12_h_r_0 <X> T_21_21.sp12_h_l_23
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1108 339)  (1108 339)  routing T_21_21.sp4_h_r_21 <X> T_21_21.lc_trk_g0_5
 (9 4)  (1099 340)  (1099 340)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_h_r_4
 (10 4)  (1100 340)  (1100 340)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_h_r_4
 (15 4)  (1105 340)  (1105 340)  routing T_21_21.sp4_h_l_4 <X> T_21_21.lc_trk_g1_1
 (16 4)  (1106 340)  (1106 340)  routing T_21_21.sp4_h_l_4 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1108 340)  (1108 340)  routing T_21_21.sp4_h_l_4 <X> T_21_21.lc_trk_g1_1
 (18 5)  (1108 341)  (1108 341)  routing T_21_21.sp4_h_l_4 <X> T_21_21.lc_trk_g1_1
 (8 7)  (1098 343)  (1098 343)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_v_t_41
 (9 7)  (1099 343)  (1099 343)  routing T_21_21.sp4_h_r_4 <X> T_21_21.sp4_v_t_41
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 344)  (1120 344)  routing T_21_21.lc_trk_g0_5 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 344)  (1126 344)  LC_4 Logic Functioning bit
 (38 8)  (1128 344)  (1128 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (45 8)  (1135 344)  (1135 344)  LC_4 Logic Functioning bit
 (47 8)  (1137 344)  (1137 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g3_2 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (41 9)  (1131 345)  (1131 345)  LC_4 Logic Functioning bit
 (43 9)  (1133 345)  (1133 345)  LC_4 Logic Functioning bit
 (51 9)  (1141 345)  (1141 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 12)  (1115 348)  (1115 348)  routing T_21_21.sp4_v_b_26 <X> T_21_21.lc_trk_g3_2
 (22 13)  (1112 349)  (1112 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1113 349)  (1113 349)  routing T_21_21.sp4_v_b_26 <X> T_21_21.lc_trk_g3_2
 (13 14)  (1103 350)  (1103 350)  routing T_21_21.sp4_v_b_11 <X> T_21_21.sp4_v_t_46


LogicTile_22_21

 (22 0)  (1166 336)  (1166 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1167 336)  (1167 336)  routing T_22_21.sp12_h_l_16 <X> T_22_21.lc_trk_g0_3
 (21 1)  (1165 337)  (1165 337)  routing T_22_21.sp12_h_l_16 <X> T_22_21.lc_trk_g0_3
 (10 3)  (1154 339)  (1154 339)  routing T_22_21.sp4_h_l_45 <X> T_22_21.sp4_v_t_36
 (16 3)  (1160 339)  (1160 339)  routing T_22_21.sp12_h_r_12 <X> T_22_21.lc_trk_g0_4
 (17 3)  (1161 339)  (1161 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (26 8)  (1170 344)  (1170 344)  routing T_22_21.lc_trk_g0_4 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 344)  (1175 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 344)  (1177 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (52 8)  (1196 344)  (1196 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g0_3 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (37 9)  (1181 345)  (1181 345)  LC_4 Logic Functioning bit
 (39 9)  (1183 345)  (1183 345)  LC_4 Logic Functioning bit
 (46 9)  (1190 345)  (1190 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 13)  (1152 349)  (1152 349)  routing T_22_21.sp4_h_r_10 <X> T_22_21.sp4_v_b_10
 (14 14)  (1158 350)  (1158 350)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (15 15)  (1159 351)  (1159 351)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (16 15)  (1160 351)  (1160 351)  routing T_22_21.sp4_h_r_36 <X> T_22_21.lc_trk_g3_4
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_23_21

 (25 0)  (1223 336)  (1223 336)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1221 337)  (1221 337)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (25 1)  (1223 337)  (1223 337)  routing T_23_21.sp4_v_b_10 <X> T_23_21.lc_trk_g0_2
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_3 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (29 2)  (1227 338)  (1227 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 338)  (1230 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 338)  (1232 338)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 338)  (1233 338)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_1
 (38 2)  (1236 338)  (1236 338)  LC_1 Logic Functioning bit
 (40 2)  (1238 338)  (1238 338)  LC_1 Logic Functioning bit
 (42 2)  (1240 338)  (1240 338)  LC_1 Logic Functioning bit
 (0 3)  (1198 339)  (1198 339)  routing T_23_21.glb_netwk_3 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (27 3)  (1225 339)  (1225 339)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 339)  (1227 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 339)  (1228 339)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 339)  (1230 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (1231 339)  (1231 339)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_1
 (35 3)  (1233 339)  (1233 339)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_1
 (41 3)  (1239 339)  (1239 339)  LC_1 Logic Functioning bit
 (43 3)  (1241 339)  (1241 339)  LC_1 Logic Functioning bit
 (15 4)  (1213 340)  (1213 340)  routing T_23_21.bot_op_1 <X> T_23_21.lc_trk_g1_1
 (17 4)  (1215 340)  (1215 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (28 4)  (1226 340)  (1226 340)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 340)  (1228 340)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 340)  (1231 340)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 340)  (1236 340)  LC_2 Logic Functioning bit
 (39 4)  (1237 340)  (1237 340)  LC_2 Logic Functioning bit
 (45 4)  (1243 340)  (1243 340)  LC_2 Logic Functioning bit
 (50 4)  (1248 340)  (1248 340)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1250 340)  (1250 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (15 5)  (1213 341)  (1213 341)  routing T_23_21.bot_op_0 <X> T_23_21.lc_trk_g1_0
 (17 5)  (1215 341)  (1215 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 5)  (1225 341)  (1225 341)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 341)  (1227 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 341)  (1228 341)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 341)  (1229 341)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (37 5)  (1235 341)  (1235 341)  LC_2 Logic Functioning bit
 (38 5)  (1236 341)  (1236 341)  LC_2 Logic Functioning bit
 (39 5)  (1237 341)  (1237 341)  LC_2 Logic Functioning bit
 (42 5)  (1240 341)  (1240 341)  LC_2 Logic Functioning bit
 (8 9)  (1206 345)  (1206 345)  routing T_23_21.sp4_h_l_36 <X> T_23_21.sp4_v_b_7
 (9 9)  (1207 345)  (1207 345)  routing T_23_21.sp4_h_l_36 <X> T_23_21.sp4_v_b_7
 (10 9)  (1208 345)  (1208 345)  routing T_23_21.sp4_h_l_36 <X> T_23_21.sp4_v_b_7
 (21 10)  (1219 346)  (1219 346)  routing T_23_21.wire_logic_cluster/lc_7/out <X> T_23_21.lc_trk_g2_7
 (22 10)  (1220 346)  (1220 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (1223 348)  (1223 348)  routing T_23_21.wire_logic_cluster/lc_2/out <X> T_23_21.lc_trk_g3_2
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 350)  (1232 350)  routing T_23_21.lc_trk_g1_1 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 350)  (1233 350)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_7
 (38 14)  (1236 350)  (1236 350)  LC_7 Logic Functioning bit
 (45 14)  (1243 350)  (1243 350)  LC_7 Logic Functioning bit
 (51 14)  (1249 350)  (1249 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (1225 351)  (1225 351)  routing T_23_21.lc_trk_g1_0 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 351)  (1227 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 351)  (1228 351)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 351)  (1230 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1231 351)  (1231 351)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_7
 (35 15)  (1233 351)  (1233 351)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.input_2_7
 (48 15)  (1246 351)  (1246 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_21

 (25 0)  (1277 336)  (1277 336)  routing T_24_21.lft_op_2 <X> T_24_21.lc_trk_g0_2
 (22 1)  (1274 337)  (1274 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1276 337)  (1276 337)  routing T_24_21.lft_op_2 <X> T_24_21.lc_trk_g0_2
 (0 2)  (1252 338)  (1252 338)  routing T_24_21.glb_netwk_3 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 338)  (1254 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1278 338)  (1278 338)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (32 2)  (1284 338)  (1284 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1289 338)  (1289 338)  LC_1 Logic Functioning bit
 (39 2)  (1291 338)  (1291 338)  LC_1 Logic Functioning bit
 (45 2)  (1297 338)  (1297 338)  LC_1 Logic Functioning bit
 (47 2)  (1299 338)  (1299 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1303 338)  (1303 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1304 338)  (1304 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1252 339)  (1252 339)  routing T_24_21.glb_netwk_3 <X> T_24_21.wire_logic_cluster/lc_7/clk
 (26 3)  (1278 339)  (1278 339)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 339)  (1280 339)  routing T_24_21.lc_trk_g2_7 <X> T_24_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 339)  (1281 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 339)  (1283 339)  routing T_24_21.lc_trk_g0_2 <X> T_24_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1288 339)  (1288 339)  LC_1 Logic Functioning bit
 (38 3)  (1290 339)  (1290 339)  LC_1 Logic Functioning bit
 (47 3)  (1299 339)  (1299 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 10)  (1273 346)  (1273 346)  routing T_24_21.wire_logic_cluster/lc_7/out <X> T_24_21.lc_trk_g2_7
 (22 10)  (1274 346)  (1274 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 14)  (1284 350)  (1284 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 350)  (1288 350)  LC_7 Logic Functioning bit
 (37 14)  (1289 350)  (1289 350)  LC_7 Logic Functioning bit
 (38 14)  (1290 350)  (1290 350)  LC_7 Logic Functioning bit
 (39 14)  (1291 350)  (1291 350)  LC_7 Logic Functioning bit
 (45 14)  (1297 350)  (1297 350)  LC_7 Logic Functioning bit
 (31 15)  (1283 351)  (1283 351)  routing T_24_21.lc_trk_g0_2 <X> T_24_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 351)  (1288 351)  LC_7 Logic Functioning bit
 (37 15)  (1289 351)  (1289 351)  LC_7 Logic Functioning bit
 (38 15)  (1290 351)  (1290 351)  LC_7 Logic Functioning bit
 (39 15)  (1291 351)  (1291 351)  LC_7 Logic Functioning bit


LogicTile_26_21

 (11 9)  (1359 345)  (1359 345)  routing T_26_21.sp4_h_l_45 <X> T_26_21.sp4_h_r_8


LogicTile_30_21

 (11 0)  (1575 336)  (1575 336)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2
 (13 0)  (1577 336)  (1577 336)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2
 (12 1)  (1576 337)  (1576 337)  routing T_30_21.sp4_h_l_45 <X> T_30_21.sp4_v_b_2


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g0_7
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 350)  (1734 350)  routing T_33_21.span4_vert_b_15 <X> T_33_21.lc_trk_g1_7
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_15_20

 (11 0)  (773 320)  (773 320)  routing T_15_20.sp4_h_r_9 <X> T_15_20.sp4_v_b_2
 (16 0)  (778 320)  (778 320)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g0_1
 (17 0)  (779 320)  (779 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (780 320)  (780 320)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g0_1
 (21 0)  (783 320)  (783 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.sp4_h_r_11 <X> T_15_20.lc_trk_g0_3
 (18 1)  (780 321)  (780 321)  routing T_15_20.sp4_v_b_9 <X> T_15_20.lc_trk_g0_1
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_r_v_b_33 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 323)  (762 323)  routing T_15_20.glb_netwk_3 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (12 4)  (774 324)  (774 324)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_r_5
 (14 4)  (776 324)  (776 324)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (16 5)  (778 325)  (778 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (3 6)  (765 326)  (765 326)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_t_23
 (14 6)  (776 326)  (776 326)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g1_4
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp12_h_r_13 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 326)  (790 326)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 326)  (796 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 326)  (799 326)  LC_3 Logic Functioning bit
 (39 6)  (801 326)  (801 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (46 6)  (808 326)  (808 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (3 7)  (765 327)  (765 327)  routing T_15_20.sp12_h_r_0 <X> T_15_20.sp12_v_t_23
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 327)  (793 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 327)  (794 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 327)  (796 327)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.input_2_3
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (4 8)  (766 328)  (766 328)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_v_b_6
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (814 328)  (814 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (788 329)  (788 329)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (10 12)  (772 332)  (772 332)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_r_10
 (15 12)  (777 332)  (777 332)  routing T_15_20.sp4_v_t_28 <X> T_15_20.lc_trk_g3_1
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp4_v_t_28 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (13 13)  (775 333)  (775 333)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_h_r_11
 (22 13)  (784 333)  (784 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 333)  (787 333)  routing T_15_20.sp4_r_v_b_42 <X> T_15_20.lc_trk_g3_2
 (31 14)  (793 334)  (793 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (21 0)  (837 320)  (837 320)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 320)  (844 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 320)  (850 320)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (39 0)  (855 320)  (855 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (4 1)  (820 321)  (820 321)  routing T_16_20.sp4_v_t_42 <X> T_16_20.sp4_h_r_0
 (8 1)  (824 321)  (824 321)  routing T_16_20.sp4_h_r_1 <X> T_16_20.sp4_v_b_1
 (26 1)  (842 321)  (842 321)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 321)  (843 321)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (38 1)  (854 321)  (854 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (48 1)  (864 321)  (864 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (0 3)  (816 323)  (816 323)  routing T_16_20.glb_netwk_3 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (15 3)  (831 323)  (831 323)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_h_l_1 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (830 324)  (830 324)  routing T_16_20.wire_logic_cluster/lc_0/out <X> T_16_20.lc_trk_g1_0
 (21 4)  (837 324)  (837 324)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g1_3
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 324)  (839 324)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g1_3
 (10 5)  (826 325)  (826 325)  routing T_16_20.sp4_h_r_11 <X> T_16_20.sp4_v_b_4
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (837 325)  (837 325)  routing T_16_20.sp4_h_r_19 <X> T_16_20.lc_trk_g1_3
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 326)  (850 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 326)  (851 326)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (39 6)  (855 326)  (855 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 327)  (847 327)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (38 7)  (854 327)  (854 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (26 8)  (842 328)  (842 328)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (42 8)  (858 328)  (858 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (4 9)  (820 329)  (820 329)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_r_6
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 329)  (846 329)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (850 329)  (850 329)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (42 9)  (858 329)  (858 329)  LC_4 Logic Functioning bit
 (43 9)  (859 329)  (859 329)  LC_4 Logic Functioning bit
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 330)  (851 330)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_5
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp4_r_v_b_37 <X> T_16_20.lc_trk_g2_5
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 331)  (849 331)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_5
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (11 12)  (827 332)  (827 332)  routing T_16_20.sp4_h_r_6 <X> T_16_20.sp4_v_b_11
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (14 13)  (830 333)  (830 333)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g3_0
 (15 13)  (831 333)  (831 333)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (834 333)  (834 333)  routing T_16_20.sp4_r_v_b_41 <X> T_16_20.lc_trk_g3_1
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.wire_logic_cluster/lc_5/out <X> T_16_20.lc_trk_g3_5
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (37 14)  (853 334)  (853 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (39 14)  (855 334)  (855 334)  LC_7 Logic Functioning bit
 (40 14)  (856 334)  (856 334)  LC_7 Logic Functioning bit
 (41 14)  (857 334)  (857 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (48 14)  (864 334)  (864 334)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (867 334)  (867 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (868 334)  (868 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 335)  (830 335)  routing T_16_20.tnl_op_4 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.tnl_op_4 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit
 (40 15)  (856 335)  (856 335)  LC_7 Logic Functioning bit
 (41 15)  (857 335)  (857 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 320)  (898 320)  routing T_17_20.bot_op_3 <X> T_17_20.lc_trk_g0_3
 (25 0)  (899 320)  (899 320)  routing T_17_20.sp4_h_r_10 <X> T_17_20.lc_trk_g0_2
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 320)  (901 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_0
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_h_r_10 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_h_r_10 <X> T_17_20.lc_trk_g0_2
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 321)  (907 321)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (43 1)  (917 321)  (917 321)  LC_0 Logic Functioning bit
 (47 1)  (921 321)  (921 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (0 3)  (874 323)  (874 323)  routing T_17_20.glb_netwk_3 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (18 3)  (892 323)  (892 323)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_b_3
 (21 4)  (895 324)  (895 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 324)  (897 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (24 4)  (898 324)  (898 324)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (0 5)  (874 325)  (874 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (9 5)  (883 325)  (883 325)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_v_b_4
 (10 5)  (884 325)  (884 325)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_v_b_4
 (21 5)  (895 325)  (895 325)  routing T_17_20.sp4_h_r_19 <X> T_17_20.lc_trk_g1_3
 (14 6)  (888 326)  (888 326)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g1_4
 (15 6)  (889 326)  (889 326)  routing T_17_20.bot_op_5 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (15 7)  (889 327)  (889 327)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (3 8)  (877 328)  (877 328)  routing T_17_20.sp12_v_t_22 <X> T_17_20.sp12_v_b_1
 (14 8)  (888 328)  (888 328)  routing T_17_20.rgt_op_0 <X> T_17_20.lc_trk_g2_0
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (15 9)  (889 329)  (889 329)  routing T_17_20.rgt_op_0 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.tnl_op_2 <X> T_17_20.lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.tnl_op_2 <X> T_17_20.lc_trk_g2_2
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 329)  (907 329)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.input_2_4
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (40 9)  (914 329)  (914 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (15 10)  (889 330)  (889 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g2_5
 (25 10)  (899 330)  (899 330)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g2_6
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 330)  (902 330)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 330)  (910 330)  LC_5 Logic Functioning bit
 (39 10)  (913 330)  (913 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (50 10)  (924 330)  (924 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 331)  (898 331)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g2_6
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 331)  (901 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 331)  (905 331)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (37 11)  (911 331)  (911 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (42 11)  (916 331)  (916 331)  LC_5 Logic Functioning bit
 (43 11)  (917 331)  (917 331)  LC_5 Logic Functioning bit
 (3 12)  (877 332)  (877 332)  routing T_17_20.sp12_v_t_22 <X> T_17_20.sp12_h_r_1
 (21 12)  (895 332)  (895 332)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g3_3
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 332)  (898 332)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g3_3
 (25 12)  (899 332)  (899 332)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (8 13)  (882 333)  (882 333)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_b_10
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (14 14)  (888 334)  (888 334)  routing T_17_20.rgt_op_4 <X> T_17_20.lc_trk_g3_4
 (15 14)  (889 334)  (889 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 334)  (909 334)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_7
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (45 14)  (919 334)  (919 334)  LC_7 Logic Functioning bit
 (3 15)  (877 335)  (877 335)  routing T_17_20.sp12_h_l_22 <X> T_17_20.sp12_v_t_22
 (8 15)  (882 335)  (882 335)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_t_47
 (9 15)  (883 335)  (883 335)  routing T_17_20.sp4_h_r_10 <X> T_17_20.sp4_v_t_47
 (15 15)  (889 335)  (889 335)  routing T_17_20.rgt_op_4 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 335)  (906 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (907 335)  (907 335)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_7
 (34 15)  (908 335)  (908 335)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.input_2_7
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit
 (46 15)  (920 335)  (920 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_20

 (14 0)  (942 320)  (942 320)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g0_0
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 320)  (946 320)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g0_1
 (25 0)  (953 320)  (953 320)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g0_2
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 320)  (962 320)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (45 0)  (973 320)  (973 320)  LC_0 Logic Functioning bit
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.input_2_0
 (35 1)  (963 321)  (963 321)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.input_2_0
 (36 1)  (964 321)  (964 321)  LC_0 Logic Functioning bit
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (40 1)  (968 321)  (968 321)  LC_0 Logic Functioning bit
 (42 1)  (970 321)  (970 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 322)  (942 322)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g0_4
 (25 2)  (953 322)  (953 322)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 322)  (962 322)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (47 2)  (975 322)  (975 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (928 323)  (928 323)  routing T_18_20.glb_netwk_3 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 323)  (951 323)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.sp4_h_r_14 <X> T_18_20.lc_trk_g0_6
 (27 3)  (955 323)  (955 323)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (11 4)  (939 324)  (939 324)  routing T_18_20.sp4_h_l_46 <X> T_18_20.sp4_v_b_5
 (13 4)  (941 324)  (941 324)  routing T_18_20.sp4_h_l_46 <X> T_18_20.sp4_v_b_5
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 324)  (952 324)  routing T_18_20.bot_op_3 <X> T_18_20.lc_trk_g1_3
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 324)  (959 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (48 4)  (976 324)  (976 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (981 324)  (981 324)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (12 5)  (940 325)  (940 325)  routing T_18_20.sp4_h_l_46 <X> T_18_20.sp4_v_b_5
 (15 5)  (943 325)  (943 325)  routing T_18_20.sp4_v_t_5 <X> T_18_20.lc_trk_g1_0
 (16 5)  (944 325)  (944 325)  routing T_18_20.sp4_v_t_5 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (954 325)  (954 325)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 325)  (959 325)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (38 5)  (966 325)  (966 325)  LC_2 Logic Functioning bit
 (47 5)  (975 325)  (975 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (976 325)  (976 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (979 325)  (979 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (953 326)  (953 326)  routing T_18_20.bnr_op_6 <X> T_18_20.lc_trk_g1_6
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 326)  (962 326)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (45 6)  (973 326)  (973 326)  LC_3 Logic Functioning bit
 (50 6)  (978 326)  (978 326)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (949 327)  (949 327)  routing T_18_20.sp4_r_v_b_31 <X> T_18_20.lc_trk_g1_7
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.bnr_op_6 <X> T_18_20.lc_trk_g1_6
 (27 7)  (955 327)  (955 327)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 327)  (959 327)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (9 8)  (937 328)  (937 328)  routing T_18_20.sp4_v_t_42 <X> T_18_20.sp4_h_r_7
 (11 8)  (939 328)  (939 328)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_v_b_8
 (26 8)  (954 328)  (954 328)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 328)  (961 328)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 328)  (962 328)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (45 8)  (973 328)  (973 328)  LC_4 Logic Functioning bit
 (12 9)  (940 329)  (940 329)  routing T_18_20.sp4_v_t_40 <X> T_18_20.sp4_v_b_8
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 329)  (953 329)  routing T_18_20.sp4_r_v_b_34 <X> T_18_20.lc_trk_g2_2
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 329)  (960 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (963 329)  (963 329)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.input_2_4
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 330)  (946 330)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g2_5
 (21 10)  (949 330)  (949 330)  routing T_18_20.wire_logic_cluster/lc_7/out <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (953 330)  (953 330)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g2_6
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_5
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (45 10)  (973 330)  (973 330)  LC_5 Logic Functioning bit
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (955 331)  (955 331)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 331)  (961 331)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (43 11)  (971 331)  (971 331)  LC_5 Logic Functioning bit
 (4 12)  (932 332)  (932 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (6 12)  (934 332)  (934 332)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (14 12)  (942 332)  (942 332)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 332)  (949 332)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g3_3
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (954 332)  (954 332)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (45 12)  (973 332)  (973 332)  LC_6 Logic Functioning bit
 (5 13)  (933 333)  (933 333)  routing T_18_20.sp4_h_l_38 <X> T_18_20.sp4_v_b_9
 (10 13)  (938 333)  (938 333)  routing T_18_20.sp4_h_r_5 <X> T_18_20.sp4_v_b_10
 (15 13)  (943 333)  (943 333)  routing T_18_20.rgt_op_0 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (953 333)  (953 333)  routing T_18_20.sp4_r_v_b_42 <X> T_18_20.lc_trk_g3_2
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (961 333)  (961 333)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.input_2_6
 (34 13)  (962 333)  (962 333)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.input_2_6
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (40 13)  (968 333)  (968 333)  LC_6 Logic Functioning bit
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 334)  (958 334)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 334)  (962 334)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (43 14)  (971 334)  (971 334)  LC_7 Logic Functioning bit
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 335)  (959 335)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit
 (51 15)  (979 335)  (979 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_20

 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.wire_logic_cluster/lc_1/out <X> T_19_20.lc_trk_g0_1
 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 320)  (1009 320)  routing T_19_20.lc_trk_g1_0 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 320)  (1017 320)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.input_2_0
 (42 0)  (1024 320)  (1024 320)  LC_0 Logic Functioning bit
 (45 0)  (1027 320)  (1027 320)  LC_0 Logic Functioning bit
 (46 0)  (1028 320)  (1028 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1029 320)  (1029 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 321)  (1013 321)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 321)  (1014 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 321)  (1016 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.input_2_0
 (35 1)  (1017 321)  (1017 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.input_2_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (37 1)  (1019 321)  (1019 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (39 1)  (1021 321)  (1021 321)  LC_0 Logic Functioning bit
 (40 1)  (1022 321)  (1022 321)  LC_0 Logic Functioning bit
 (41 1)  (1023 321)  (1023 321)  LC_0 Logic Functioning bit
 (42 1)  (1024 321)  (1024 321)  LC_0 Logic Functioning bit
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_3 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 322)  (1008 322)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 322)  (1013 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 322)  (1015 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (39 2)  (1021 322)  (1021 322)  LC_1 Logic Functioning bit
 (41 2)  (1023 322)  (1023 322)  LC_1 Logic Functioning bit
 (42 2)  (1024 322)  (1024 322)  LC_1 Logic Functioning bit
 (45 2)  (1027 322)  (1027 322)  LC_1 Logic Functioning bit
 (47 2)  (1029 322)  (1029 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (1034 322)  (1034 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (982 323)  (982 323)  routing T_19_20.glb_netwk_3 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 323)  (1014 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (41 3)  (1023 323)  (1023 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (47 3)  (1029 323)  (1029 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1030 323)  (1030 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (11 4)  (993 324)  (993 324)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_5
 (13 4)  (995 324)  (995 324)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_5
 (14 4)  (996 324)  (996 324)  routing T_19_20.wire_logic_cluster/lc_0/out <X> T_19_20.lc_trk_g1_0
 (12 5)  (994 325)  (994 325)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_b_5
 (17 5)  (999 325)  (999 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (16 6)  (998 326)  (998 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.lc_trk_g1_5
 (17 6)  (999 326)  (999 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 326)  (1000 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.lc_trk_g1_5
 (21 6)  (1003 326)  (1003 326)  routing T_19_20.lft_op_7 <X> T_19_20.lc_trk_g1_7
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.lft_op_7 <X> T_19_20.lc_trk_g1_7
 (10 7)  (992 327)  (992 327)  routing T_19_20.sp4_h_l_46 <X> T_19_20.sp4_v_t_41
 (11 8)  (993 328)  (993 328)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_v_b_8
 (13 8)  (995 328)  (995 328)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_v_b_8
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.bnl_op_3 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1003 329)  (1003 329)  routing T_19_20.bnl_op_3 <X> T_19_20.lc_trk_g2_3
 (5 10)  (987 330)  (987 330)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (15 10)  (997 330)  (997 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.sp4_h_l_24 <X> T_19_20.lc_trk_g2_5
 (4 11)  (986 331)  (986 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (6 11)  (988 331)  (988 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (8 12)  (990 332)  (990 332)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_h_r_10
 (11 12)  (993 332)  (993 332)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_v_b_11
 (8 13)  (990 333)  (990 333)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_b_10
 (9 13)  (991 333)  (991 333)  routing T_19_20.sp4_h_l_47 <X> T_19_20.sp4_v_b_10
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 334)  (987 334)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_h_l_44
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp12_v_t_2 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1000 334)  (1000 334)  routing T_19_20.sp12_v_t_2 <X> T_19_20.lc_trk_g3_5
 (0 15)  (982 335)  (982 335)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 335)  (983 335)  routing T_19_20.lc_trk_g1_5 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (986 335)  (986 335)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_h_l_44
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp12_v_t_2 <X> T_19_20.lc_trk_g3_5


LogicTile_20_20

 (15 0)  (1051 320)  (1051 320)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 320)  (1054 320)  routing T_20_20.lft_op_1 <X> T_20_20.lc_trk_g0_1
 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1059 320)  (1059 320)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g0_3
 (24 0)  (1060 320)  (1060 320)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g0_3
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 320)  (1066 320)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 320)  (1071 320)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_0
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (45 0)  (1081 320)  (1081 320)  LC_0 Logic Functioning bit
 (21 1)  (1057 321)  (1057 321)  routing T_20_20.sp4_h_r_3 <X> T_20_20.lc_trk_g0_3
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1059 321)  (1059 321)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.sp4_h_r_10 <X> T_20_20.lc_trk_g0_2
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1069 321)  (1069 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_0
 (34 1)  (1070 321)  (1070 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_0
 (35 1)  (1071 321)  (1071 321)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 322)  (1044 322)  routing T_20_20.sp4_h_r_1 <X> T_20_20.sp4_h_l_36
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.wire_logic_cluster/lc_7/out <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1062 322)  (1062 322)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 322)  (1065 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 322)  (1066 322)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 322)  (1070 322)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (38 2)  (1074 322)  (1074 322)  LC_1 Logic Functioning bit
 (42 2)  (1078 322)  (1078 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (0 3)  (1036 323)  (1036 323)  routing T_20_20.glb_netwk_3 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 323)  (1050 323)  routing T_20_20.sp4_r_v_b_28 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1058 323)  (1058 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1059 323)  (1059 323)  routing T_20_20.sp12_h_r_14 <X> T_20_20.lc_trk_g0_6
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 323)  (1066 323)  routing T_20_20.lc_trk_g0_6 <X> T_20_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 323)  (1067 323)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (39 3)  (1075 323)  (1075 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (43 3)  (1079 323)  (1079 323)  LC_1 Logic Functioning bit
 (4 4)  (1040 324)  (1040 324)  routing T_20_20.sp4_h_l_38 <X> T_20_20.sp4_v_b_3
 (5 4)  (1041 324)  (1041 324)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_h_r_3
 (14 4)  (1050 324)  (1050 324)  routing T_20_20.wire_logic_cluster/lc_0/out <X> T_20_20.lc_trk_g1_0
 (4 5)  (1040 325)  (1040 325)  routing T_20_20.sp4_h_l_37 <X> T_20_20.sp4_h_r_3
 (5 5)  (1041 325)  (1041 325)  routing T_20_20.sp4_h_l_38 <X> T_20_20.sp4_v_b_3
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.sp4_h_l_10 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1059 326)  (1059 326)  routing T_20_20.sp4_h_l_10 <X> T_20_20.lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.sp4_h_l_10 <X> T_20_20.lc_trk_g1_7
 (25 6)  (1061 326)  (1061 326)  routing T_20_20.wire_logic_cluster/lc_6/out <X> T_20_20.lc_trk_g1_6
 (28 6)  (1064 326)  (1064 326)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 326)  (1065 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 326)  (1067 326)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 326)  (1068 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 326)  (1069 326)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 326)  (1073 326)  LC_3 Logic Functioning bit
 (39 6)  (1075 326)  (1075 326)  LC_3 Logic Functioning bit
 (45 6)  (1081 326)  (1081 326)  LC_3 Logic Functioning bit
 (21 7)  (1057 327)  (1057 327)  routing T_20_20.sp4_h_l_10 <X> T_20_20.lc_trk_g1_7
 (22 7)  (1058 327)  (1058 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (37 7)  (1073 327)  (1073 327)  LC_3 Logic Functioning bit
 (39 7)  (1075 327)  (1075 327)  LC_3 Logic Functioning bit
 (47 7)  (1083 327)  (1083 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (4 8)  (1040 328)  (1040 328)  routing T_20_20.sp4_h_l_43 <X> T_20_20.sp4_v_b_6
 (11 8)  (1047 328)  (1047 328)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_v_b_8
 (25 8)  (1061 328)  (1061 328)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g2_2
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (38 8)  (1074 328)  (1074 328)  LC_4 Logic Functioning bit
 (41 8)  (1077 328)  (1077 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (5 9)  (1041 329)  (1041 329)  routing T_20_20.sp4_h_l_43 <X> T_20_20.sp4_v_b_6
 (12 9)  (1048 329)  (1048 329)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_v_b_8
 (15 9)  (1051 329)  (1051 329)  routing T_20_20.sp4_v_t_29 <X> T_20_20.lc_trk_g2_0
 (16 9)  (1052 329)  (1052 329)  routing T_20_20.sp4_v_t_29 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 329)  (1060 329)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g2_2
 (28 9)  (1064 329)  (1064 329)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (39 9)  (1075 329)  (1075 329)  LC_4 Logic Functioning bit
 (40 9)  (1076 329)  (1076 329)  LC_4 Logic Functioning bit
 (42 9)  (1078 329)  (1078 329)  LC_4 Logic Functioning bit
 (14 10)  (1050 330)  (1050 330)  routing T_20_20.wire_logic_cluster/lc_4/out <X> T_20_20.lc_trk_g2_4
 (15 10)  (1051 330)  (1051 330)  routing T_20_20.sp4_v_t_32 <X> T_20_20.lc_trk_g2_5
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_v_t_32 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (1057 330)  (1057 330)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g2_7
 (22 10)  (1058 330)  (1058 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1060 330)  (1060 330)  routing T_20_20.rgt_op_7 <X> T_20_20.lc_trk_g2_7
 (25 10)  (1061 330)  (1061 330)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g2_6
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 330)  (1064 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (51 10)  (1087 330)  (1087 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (52 10)  (1088 330)  (1088 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1058 331)  (1058 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1061 331)  (1061 331)  routing T_20_20.bnl_op_6 <X> T_20_20.lc_trk_g2_6
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 331)  (1071 331)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.input_2_5
 (36 11)  (1072 331)  (1072 331)  LC_5 Logic Functioning bit
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (41 11)  (1077 331)  (1077 331)  LC_5 Logic Functioning bit
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 332)  (1066 332)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 332)  (1069 332)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 332)  (1072 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (43 12)  (1079 332)  (1079 332)  LC_6 Logic Functioning bit
 (45 12)  (1081 332)  (1081 332)  LC_6 Logic Functioning bit
 (51 12)  (1087 332)  (1087 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1062 333)  (1062 333)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g1_6 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g2_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1069 333)  (1069 333)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.input_2_6
 (36 13)  (1072 333)  (1072 333)  LC_6 Logic Functioning bit
 (38 13)  (1074 333)  (1074 333)  LC_6 Logic Functioning bit
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (43 13)  (1079 333)  (1079 333)  LC_6 Logic Functioning bit
 (12 14)  (1048 334)  (1048 334)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.sp4_v_t_17 <X> T_20_20.lc_trk_g3_4
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.wire_logic_cluster/lc_5/out <X> T_20_20.lc_trk_g3_5
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 334)  (1059 334)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g3_7
 (24 14)  (1060 334)  (1060 334)  routing T_20_20.sp4_v_b_47 <X> T_20_20.lc_trk_g3_7
 (26 14)  (1062 334)  (1062 334)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 334)  (1064 334)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 334)  (1066 334)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 334)  (1069 334)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 334)  (1071 334)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.input_2_7
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (42 14)  (1078 334)  (1078 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (8 15)  (1044 335)  (1044 335)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_v_t_47
 (9 15)  (1045 335)  (1045 335)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_v_t_47
 (10 15)  (1046 335)  (1046 335)  routing T_20_20.sp4_h_r_4 <X> T_20_20.sp4_v_t_47
 (11 15)  (1047 335)  (1047 335)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_h_l_46
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_v_t_17 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g2_6 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1071 335)  (1071 335)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.input_2_7
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (37 15)  (1073 335)  (1073 335)  LC_7 Logic Functioning bit
 (42 15)  (1078 335)  (1078 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit


LogicTile_21_20

 (15 0)  (1105 320)  (1105 320)  routing T_21_20.bot_op_1 <X> T_21_20.lc_trk_g0_1
 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1111 320)  (1111 320)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g0_3
 (22 0)  (1112 320)  (1112 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 323)  (1090 323)  routing T_21_20.glb_netwk_3 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (25 4)  (1115 324)  (1115 324)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g1_2
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g1_0 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (40 4)  (1130 324)  (1130 324)  LC_2 Logic Functioning bit
 (42 4)  (1132 324)  (1132 324)  LC_2 Logic Functioning bit
 (9 5)  (1099 325)  (1099 325)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_v_b_4
 (10 5)  (1100 325)  (1100 325)  routing T_21_20.sp4_v_t_45 <X> T_21_20.sp4_v_b_4
 (15 5)  (1105 325)  (1105 325)  routing T_21_20.bot_op_0 <X> T_21_20.lc_trk_g1_0
 (17 5)  (1107 325)  (1107 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1113 325)  (1113 325)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g1_2
 (24 5)  (1114 325)  (1114 325)  routing T_21_20.sp4_h_r_10 <X> T_21_20.lc_trk_g1_2
 (36 5)  (1126 325)  (1126 325)  LC_2 Logic Functioning bit
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (38 5)  (1128 325)  (1128 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (40 5)  (1130 325)  (1130 325)  LC_2 Logic Functioning bit
 (42 5)  (1132 325)  (1132 325)  LC_2 Logic Functioning bit
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (17 6)  (1107 326)  (1107 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1108 326)  (1108 326)  routing T_21_20.bnr_op_5 <X> T_21_20.lc_trk_g1_5
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 326)  (1118 326)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 326)  (1123 326)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (38 6)  (1128 326)  (1128 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (50 6)  (1140 326)  (1140 326)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (1141 326)  (1141 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1108 327)  (1108 327)  routing T_21_20.bnr_op_5 <X> T_21_20.lc_trk_g1_5
 (26 7)  (1116 327)  (1116 327)  routing T_21_20.lc_trk_g0_3 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (39 7)  (1129 327)  (1129 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (42 7)  (1132 327)  (1132 327)  LC_3 Logic Functioning bit
 (26 8)  (1116 328)  (1116 328)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 328)  (1118 328)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (41 8)  (1131 328)  (1131 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (45 8)  (1135 328)  (1135 328)  LC_4 Logic Functioning bit
 (51 8)  (1141 328)  (1141 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 329)  (1117 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 329)  (1126 329)  LC_4 Logic Functioning bit
 (38 9)  (1128 329)  (1128 329)  LC_4 Logic Functioning bit
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g2_6
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 330)  (1124 330)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 330)  (1127 330)  LC_5 Logic Functioning bit
 (39 10)  (1129 330)  (1129 330)  LC_5 Logic Functioning bit
 (3 11)  (1093 331)  (1093 331)  routing T_21_20.sp12_v_b_1 <X> T_21_20.sp12_h_l_22
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1117 331)  (1117 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 331)  (1118 331)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g3_3 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 331)  (1126 331)  LC_5 Logic Functioning bit
 (38 11)  (1128 331)  (1128 331)  LC_5 Logic Functioning bit
 (14 12)  (1104 332)  (1104 332)  routing T_21_20.sp12_v_b_0 <X> T_21_20.lc_trk_g3_0
 (22 12)  (1112 332)  (1112 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (26 12)  (1116 332)  (1116 332)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 332)  (1125 332)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.input_2_6
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (40 12)  (1130 332)  (1130 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (42 12)  (1132 332)  (1132 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (51 12)  (1141 332)  (1141 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (5 13)  (1095 333)  (1095 333)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_v_b_9
 (14 13)  (1104 333)  (1104 333)  routing T_21_20.sp12_v_b_0 <X> T_21_20.lc_trk_g3_0
 (15 13)  (1105 333)  (1105 333)  routing T_21_20.sp12_v_b_0 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1113 333)  (1113 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (24 13)  (1114 333)  (1114 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (25 13)  (1115 333)  (1115 333)  routing T_21_20.sp4_h_r_42 <X> T_21_20.lc_trk_g3_2
 (27 13)  (1117 333)  (1117 333)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 333)  (1122 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1124 333)  (1124 333)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.input_2_6
 (36 13)  (1126 333)  (1126 333)  LC_6 Logic Functioning bit
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (40 13)  (1130 333)  (1130 333)  LC_6 Logic Functioning bit
 (41 13)  (1131 333)  (1131 333)  LC_6 Logic Functioning bit
 (42 13)  (1132 333)  (1132 333)  LC_6 Logic Functioning bit
 (43 13)  (1133 333)  (1133 333)  LC_6 Logic Functioning bit
 (46 13)  (1136 333)  (1136 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (1105 334)  (1105 334)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g3_5
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.rgt_op_5 <X> T_21_20.lc_trk_g3_5
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1116 334)  (1116 334)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 334)  (1117 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 334)  (1118 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 334)  (1120 334)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 334)  (1121 334)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 334)  (1124 334)  routing T_21_20.lc_trk_g1_5 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 334)  (1126 334)  LC_7 Logic Functioning bit
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (38 14)  (1128 334)  (1128 334)  LC_7 Logic Functioning bit
 (39 14)  (1129 334)  (1129 334)  LC_7 Logic Functioning bit
 (40 14)  (1130 334)  (1130 334)  LC_7 Logic Functioning bit
 (41 14)  (1131 334)  (1131 334)  LC_7 Logic Functioning bit
 (42 14)  (1132 334)  (1132 334)  LC_7 Logic Functioning bit
 (46 14)  (1136 334)  (1136 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1141 334)  (1141 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (8 15)  (1098 335)  (1098 335)  routing T_21_20.sp4_h_l_47 <X> T_21_20.sp4_v_t_47
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1116 335)  (1116 335)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 335)  (1117 335)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 335)  (1118 335)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1124 335)  (1124 335)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.input_2_7
 (35 15)  (1125 335)  (1125 335)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.input_2_7
 (36 15)  (1126 335)  (1126 335)  LC_7 Logic Functioning bit
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (38 15)  (1128 335)  (1128 335)  LC_7 Logic Functioning bit
 (39 15)  (1129 335)  (1129 335)  LC_7 Logic Functioning bit
 (40 15)  (1130 335)  (1130 335)  LC_7 Logic Functioning bit
 (41 15)  (1131 335)  (1131 335)  LC_7 Logic Functioning bit
 (42 15)  (1132 335)  (1132 335)  LC_7 Logic Functioning bit
 (43 15)  (1133 335)  (1133 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (25 0)  (1169 320)  (1169 320)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (38 0)  (1182 320)  (1182 320)  LC_0 Logic Functioning bit
 (41 0)  (1185 320)  (1185 320)  LC_0 Logic Functioning bit
 (43 0)  (1187 320)  (1187 320)  LC_0 Logic Functioning bit
 (45 0)  (1189 320)  (1189 320)  LC_0 Logic Functioning bit
 (22 1)  (1166 321)  (1166 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1167 321)  (1167 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (24 1)  (1168 321)  (1168 321)  routing T_22_20.sp4_h_r_10 <X> T_22_20.lc_trk_g0_2
 (26 1)  (1170 321)  (1170 321)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (39 1)  (1183 321)  (1183 321)  LC_0 Logic Functioning bit
 (40 1)  (1184 321)  (1184 321)  LC_0 Logic Functioning bit
 (42 1)  (1186 321)  (1186 321)  LC_0 Logic Functioning bit
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_3 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1159 322)  (1159 322)  routing T_22_20.bot_op_5 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (1170 322)  (1170 322)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 322)  (1171 322)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 322)  (1174 322)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 322)  (1180 322)  LC_1 Logic Functioning bit
 (0 3)  (1144 323)  (1144 323)  routing T_22_20.glb_netwk_3 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (26 3)  (1170 323)  (1170 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 323)  (1171 323)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1177 323)  (1177 323)  routing T_22_20.lc_trk_g2_1 <X> T_22_20.input_2_1
 (14 4)  (1158 324)  (1158 324)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g1_0
 (17 4)  (1161 324)  (1161 324)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1162 324)  (1162 324)  routing T_22_20.wire_logic_cluster/lc_1/out <X> T_22_20.lc_trk_g1_1
 (28 4)  (1172 324)  (1172 324)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 324)  (1177 324)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 324)  (1178 324)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 324)  (1184 324)  LC_2 Logic Functioning bit
 (42 4)  (1186 324)  (1186 324)  LC_2 Logic Functioning bit
 (46 4)  (1190 324)  (1190 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1194 324)  (1194 324)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (1171 325)  (1171 325)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 325)  (1172 325)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 325)  (1173 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 325)  (1174 325)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (42 5)  (1186 325)  (1186 325)  LC_2 Logic Functioning bit
 (17 6)  (1161 326)  (1161 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 326)  (1162 326)  routing T_22_20.wire_logic_cluster/lc_5/out <X> T_22_20.lc_trk_g1_5
 (26 6)  (1170 326)  (1170 326)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (32 6)  (1176 326)  (1176 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 326)  (1178 326)  routing T_22_20.lc_trk_g1_1 <X> T_22_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 326)  (1180 326)  LC_3 Logic Functioning bit
 (40 6)  (1184 326)  (1184 326)  LC_3 Logic Functioning bit
 (41 6)  (1185 326)  (1185 326)  LC_3 Logic Functioning bit
 (43 6)  (1187 326)  (1187 326)  LC_3 Logic Functioning bit
 (12 7)  (1156 327)  (1156 327)  routing T_22_20.sp4_h_l_40 <X> T_22_20.sp4_v_t_40
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1167 327)  (1167 327)  routing T_22_20.sp4_v_b_22 <X> T_22_20.lc_trk_g1_6
 (24 7)  (1168 327)  (1168 327)  routing T_22_20.sp4_v_b_22 <X> T_22_20.lc_trk_g1_6
 (26 7)  (1170 327)  (1170 327)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 327)  (1171 327)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 327)  (1173 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 327)  (1176 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1177 327)  (1177 327)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_3
 (34 7)  (1178 327)  (1178 327)  routing T_22_20.lc_trk_g3_0 <X> T_22_20.input_2_3
 (37 7)  (1181 327)  (1181 327)  LC_3 Logic Functioning bit
 (40 7)  (1184 327)  (1184 327)  LC_3 Logic Functioning bit
 (41 7)  (1185 327)  (1185 327)  LC_3 Logic Functioning bit
 (42 7)  (1186 327)  (1186 327)  LC_3 Logic Functioning bit
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.bnl_op_0 <X> T_22_20.lc_trk_g2_0
 (17 8)  (1161 328)  (1161 328)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1162 328)  (1162 328)  routing T_22_20.bnl_op_1 <X> T_22_20.lc_trk_g2_1
 (25 8)  (1169 328)  (1169 328)  routing T_22_20.wire_logic_cluster/lc_2/out <X> T_22_20.lc_trk_g2_2
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 328)  (1180 328)  LC_4 Logic Functioning bit
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (38 8)  (1182 328)  (1182 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (40 8)  (1184 328)  (1184 328)  LC_4 Logic Functioning bit
 (42 8)  (1186 328)  (1186 328)  LC_4 Logic Functioning bit
 (14 9)  (1158 329)  (1158 329)  routing T_22_20.bnl_op_0 <X> T_22_20.lc_trk_g2_0
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1162 329)  (1162 329)  routing T_22_20.bnl_op_1 <X> T_22_20.lc_trk_g2_1
 (22 9)  (1166 329)  (1166 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1171 329)  (1171 329)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 329)  (1172 329)  routing T_22_20.lc_trk_g3_1 <X> T_22_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 329)  (1175 329)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 329)  (1180 329)  LC_4 Logic Functioning bit
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (38 9)  (1182 329)  (1182 329)  LC_4 Logic Functioning bit
 (39 9)  (1183 329)  (1183 329)  LC_4 Logic Functioning bit
 (41 9)  (1185 329)  (1185 329)  LC_4 Logic Functioning bit
 (43 9)  (1187 329)  (1187 329)  LC_4 Logic Functioning bit
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1168 330)  (1168 330)  routing T_22_20.tnr_op_7 <X> T_22_20.lc_trk_g2_7
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.wire_logic_cluster/lc_6/out <X> T_22_20.lc_trk_g2_6
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 330)  (1174 330)  routing T_22_20.lc_trk_g1_5 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 330)  (1177 330)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (1185 330)  (1185 330)  LC_5 Logic Functioning bit
 (42 10)  (1186 330)  (1186 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (45 10)  (1189 330)  (1189 330)  LC_5 Logic Functioning bit
 (50 10)  (1194 330)  (1194 330)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g2_2 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (41 11)  (1185 331)  (1185 331)  LC_5 Logic Functioning bit
 (14 12)  (1158 332)  (1158 332)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g3_0
 (15 12)  (1159 332)  (1159 332)  routing T_22_20.rgt_op_1 <X> T_22_20.lc_trk_g3_1
 (17 12)  (1161 332)  (1161 332)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1162 332)  (1162 332)  routing T_22_20.rgt_op_1 <X> T_22_20.lc_trk_g3_1
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 332)  (1177 332)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 332)  (1179 332)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_6
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (37 12)  (1181 332)  (1181 332)  LC_6 Logic Functioning bit
 (45 12)  (1189 332)  (1189 332)  LC_6 Logic Functioning bit
 (46 12)  (1190 332)  (1190 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (1159 333)  (1159 333)  routing T_22_20.rgt_op_0 <X> T_22_20.lc_trk_g3_0
 (17 13)  (1161 333)  (1161 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1166 333)  (1166 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1170 333)  (1170 333)  routing T_22_20.lc_trk_g0_2 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 333)  (1175 333)  routing T_22_20.lc_trk_g3_2 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 333)  (1176 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1177 333)  (1177 333)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_6
 (35 13)  (1179 333)  (1179 333)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.input_2_6
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (37 13)  (1181 333)  (1181 333)  LC_6 Logic Functioning bit
 (39 13)  (1183 333)  (1183 333)  LC_6 Logic Functioning bit
 (40 13)  (1184 333)  (1184 333)  LC_6 Logic Functioning bit
 (42 13)  (1186 333)  (1186 333)  LC_6 Logic Functioning bit


LogicTile_23_20

 (21 0)  (1219 320)  (1219 320)  routing T_23_20.lft_op_3 <X> T_23_20.lc_trk_g0_3
 (22 0)  (1220 320)  (1220 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1222 320)  (1222 320)  routing T_23_20.lft_op_3 <X> T_23_20.lc_trk_g0_3
 (29 0)  (1227 320)  (1227 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 320)  (1230 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 320)  (1232 320)  routing T_23_20.lc_trk_g1_0 <X> T_23_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 320)  (1235 320)  LC_0 Logic Functioning bit
 (39 0)  (1237 320)  (1237 320)  LC_0 Logic Functioning bit
 (45 0)  (1243 320)  (1243 320)  LC_0 Logic Functioning bit
 (27 1)  (1225 321)  (1225 321)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 321)  (1226 321)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 321)  (1227 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 321)  (1228 321)  routing T_23_20.lc_trk_g0_3 <X> T_23_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 321)  (1234 321)  LC_0 Logic Functioning bit
 (37 1)  (1235 321)  (1235 321)  LC_0 Logic Functioning bit
 (38 1)  (1236 321)  (1236 321)  LC_0 Logic Functioning bit
 (39 1)  (1237 321)  (1237 321)  LC_0 Logic Functioning bit
 (40 1)  (1238 321)  (1238 321)  LC_0 Logic Functioning bit
 (42 1)  (1240 321)  (1240 321)  LC_0 Logic Functioning bit
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_3 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1225 322)  (1225 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 322)  (1227 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 322)  (1228 322)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 322)  (1230 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 322)  (1231 322)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 322)  (1232 322)  routing T_23_20.lc_trk_g3_1 <X> T_23_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (1235 322)  (1235 322)  LC_1 Logic Functioning bit
 (39 2)  (1237 322)  (1237 322)  LC_1 Logic Functioning bit
 (41 2)  (1239 322)  (1239 322)  LC_1 Logic Functioning bit
 (45 2)  (1243 322)  (1243 322)  LC_1 Logic Functioning bit
 (0 3)  (1198 323)  (1198 323)  routing T_23_20.glb_netwk_3 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (14 3)  (1212 323)  (1212 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (15 3)  (1213 323)  (1213 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (16 3)  (1214 323)  (1214 323)  routing T_23_20.sp4_h_r_4 <X> T_23_20.lc_trk_g0_4
 (17 3)  (1215 323)  (1215 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (1225 323)  (1225 323)  routing T_23_20.lc_trk_g3_0 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 323)  (1226 323)  routing T_23_20.lc_trk_g3_0 <X> T_23_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 323)  (1227 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 323)  (1228 323)  routing T_23_20.lc_trk_g1_7 <X> T_23_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 323)  (1230 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1232 323)  (1232 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_1
 (35 3)  (1233 323)  (1233 323)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.input_2_1
 (36 3)  (1234 323)  (1234 323)  LC_1 Logic Functioning bit
 (37 3)  (1235 323)  (1235 323)  LC_1 Logic Functioning bit
 (38 3)  (1236 323)  (1236 323)  LC_1 Logic Functioning bit
 (39 3)  (1237 323)  (1237 323)  LC_1 Logic Functioning bit
 (40 3)  (1238 323)  (1238 323)  LC_1 Logic Functioning bit
 (47 3)  (1245 323)  (1245 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (10 4)  (1208 324)  (1208 324)  routing T_23_20.sp4_v_t_46 <X> T_23_20.sp4_h_r_4
 (15 5)  (1213 325)  (1213 325)  routing T_23_20.bot_op_0 <X> T_23_20.lc_trk_g1_0
 (17 5)  (1215 325)  (1215 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 325)  (1222 325)  routing T_23_20.bot_op_2 <X> T_23_20.lc_trk_g1_2
 (22 6)  (1220 326)  (1220 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1221 326)  (1221 326)  routing T_23_20.sp4_v_b_23 <X> T_23_20.lc_trk_g1_7
 (24 6)  (1222 326)  (1222 326)  routing T_23_20.sp4_v_b_23 <X> T_23_20.lc_trk_g1_7
 (14 12)  (1212 332)  (1212 332)  routing T_23_20.wire_logic_cluster/lc_0/out <X> T_23_20.lc_trk_g3_0
 (17 12)  (1215 332)  (1215 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 332)  (1216 332)  routing T_23_20.wire_logic_cluster/lc_1/out <X> T_23_20.lc_trk_g3_1
 (17 13)  (1215 333)  (1215 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 335)  (1199 335)  routing T_23_20.lc_trk_g0_4 <X> T_23_20.wire_logic_cluster/lc_7/s_r


LogicTile_24_20

 (32 0)  (1284 320)  (1284 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 320)  (1286 320)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (1289 320)  (1289 320)  LC_0 Logic Functioning bit
 (39 0)  (1291 320)  (1291 320)  LC_0 Logic Functioning bit
 (41 0)  (1293 320)  (1293 320)  LC_0 Logic Functioning bit
 (43 0)  (1295 320)  (1295 320)  LC_0 Logic Functioning bit
 (45 0)  (1297 320)  (1297 320)  LC_0 Logic Functioning bit
 (27 1)  (1279 321)  (1279 321)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 321)  (1281 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 321)  (1288 321)  LC_0 Logic Functioning bit
 (38 1)  (1290 321)  (1290 321)  LC_0 Logic Functioning bit
 (40 1)  (1292 321)  (1292 321)  LC_0 Logic Functioning bit
 (42 1)  (1294 321)  (1294 321)  LC_0 Logic Functioning bit
 (0 2)  (1252 322)  (1252 322)  routing T_24_20.glb_netwk_3 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 322)  (1254 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1284 322)  (1284 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 322)  (1286 322)  routing T_24_20.lc_trk_g1_1 <X> T_24_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 322)  (1288 322)  LC_1 Logic Functioning bit
 (38 2)  (1290 322)  (1290 322)  LC_1 Logic Functioning bit
 (45 2)  (1297 322)  (1297 322)  LC_1 Logic Functioning bit
 (0 3)  (1252 323)  (1252 323)  routing T_24_20.glb_netwk_3 <X> T_24_20.wire_logic_cluster/lc_7/clk
 (27 3)  (1279 323)  (1279 323)  routing T_24_20.lc_trk_g1_0 <X> T_24_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 323)  (1281 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 323)  (1289 323)  LC_1 Logic Functioning bit
 (39 3)  (1291 323)  (1291 323)  LC_1 Logic Functioning bit
 (47 3)  (1299 323)  (1299 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (1305 323)  (1305 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (1266 324)  (1266 324)  routing T_24_20.wire_logic_cluster/lc_0/out <X> T_24_20.lc_trk_g1_0
 (15 4)  (1267 324)  (1267 324)  routing T_24_20.top_op_1 <X> T_24_20.lc_trk_g1_1
 (17 4)  (1269 324)  (1269 324)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (17 5)  (1269 325)  (1269 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (1270 325)  (1270 325)  routing T_24_20.top_op_1 <X> T_24_20.lc_trk_g1_1
 (10 14)  (1262 334)  (1262 334)  routing T_24_20.sp4_v_b_5 <X> T_24_20.sp4_h_l_47


LogicTile_28_20

 (2 14)  (1458 334)  (1458 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_20

 (3 13)  (1513 333)  (1513 333)  routing T_29_20.sp12_h_l_22 <X> T_29_20.sp12_h_r_1
 (3 15)  (1513 335)  (1513 335)  routing T_29_20.sp12_h_l_22 <X> T_29_20.sp12_v_t_22


LogicTile_31_20

 (4 9)  (1622 329)  (1622 329)  routing T_31_20.sp4_h_l_47 <X> T_31_20.sp4_h_r_6
 (6 9)  (1624 329)  (1624 329)  routing T_31_20.sp4_h_l_47 <X> T_31_20.sp4_h_r_6


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 330)  (1738 330)  routing T_33_20.lc_trk_g1_6 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 330)  (1739 330)  routing T_33_20.lc_trk_g1_6 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (12 11)  (1738 331)  (1738 331)  routing T_33_20.lc_trk_g1_6 <X> T_33_20.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 331)  (1739 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (1737 332)  (1737 332)  routing T_33_20.span4_horz_19 <X> T_33_20.span4_vert_t_15
 (12 12)  (1738 332)  (1738 332)  routing T_33_20.span4_horz_19 <X> T_33_20.span4_vert_t_15
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (4 14)  (1730 334)  (1730 334)  routing T_33_20.span12_horz_6 <X> T_33_20.lc_trk_g1_6
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit
 (4 15)  (1730 335)  (1730 335)  routing T_33_20.span12_horz_6 <X> T_33_20.lc_trk_g1_6
 (5 15)  (1731 335)  (1731 335)  routing T_33_20.span12_horz_6 <X> T_33_20.lc_trk_g1_6
 (7 15)  (1733 335)  (1733 335)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_15_19

 (25 0)  (787 304)  (787 304)  routing T_15_19.sp4_h_r_10 <X> T_15_19.lc_trk_g0_2
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_0 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 304)  (795 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 304)  (797 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_0
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (43 0)  (805 304)  (805 304)  LC_0 Logic Functioning bit
 (52 0)  (814 304)  (814 304)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 305)  (785 305)  routing T_15_19.sp4_h_r_10 <X> T_15_19.lc_trk_g0_2
 (24 1)  (786 305)  (786 305)  routing T_15_19.sp4_h_r_10 <X> T_15_19.lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 305)  (793 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (40 1)  (802 305)  (802 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (766 306)  (766 306)  routing T_15_19.sp4_h_r_0 <X> T_15_19.sp4_v_t_37
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (0 3)  (762 307)  (762 307)  routing T_15_19.glb_netwk_3 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (5 3)  (767 307)  (767 307)  routing T_15_19.sp4_h_r_0 <X> T_15_19.sp4_v_t_37
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp12_h_l_3 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp12_h_l_21 <X> T_15_19.lc_trk_g0_6
 (25 3)  (787 307)  (787 307)  routing T_15_19.sp12_h_l_21 <X> T_15_19.lc_trk_g0_6
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (21 6)  (783 310)  (783 310)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g1_7
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 310)  (798 310)  LC_3 Logic Functioning bit
 (37 6)  (799 310)  (799 310)  LC_3 Logic Functioning bit
 (38 6)  (800 310)  (800 310)  LC_3 Logic Functioning bit
 (39 6)  (801 310)  (801 310)  LC_3 Logic Functioning bit
 (41 6)  (803 310)  (803 310)  LC_3 Logic Functioning bit
 (43 6)  (805 310)  (805 310)  LC_3 Logic Functioning bit
 (46 6)  (808 310)  (808 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (776 311)  (776 311)  routing T_15_19.sp12_h_r_20 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp12_h_r_20 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (40 7)  (802 311)  (802 311)  LC_3 Logic Functioning bit
 (42 7)  (804 311)  (804 311)  LC_3 Logic Functioning bit
 (48 7)  (810 311)  (810 311)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (8 11)  (770 315)  (770 315)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_t_42
 (9 11)  (771 315)  (771 315)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_t_42
 (10 11)  (772 315)  (772 315)  routing T_15_19.sp4_h_r_1 <X> T_15_19.sp4_v_t_42
 (21 11)  (783 315)  (783 315)  routing T_15_19.sp4_v_t_26 <X> T_15_19.lc_trk_g2_7
 (15 13)  (777 317)  (777 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (16 13)  (778 317)  (778 317)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g3_0
 (17 13)  (779 317)  (779 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 318)  (789 318)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 318)  (797 318)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (39 14)  (801 318)  (801 318)  LC_7 Logic Functioning bit
 (45 14)  (807 318)  (807 318)  LC_7 Logic Functioning bit
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_b_36 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 319)  (784 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 319)  (785 319)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g3_6
 (24 15)  (786 319)  (786 319)  routing T_15_19.sp4_v_b_46 <X> T_15_19.lc_trk_g3_6
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 319)  (792 319)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 319)  (794 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (795 319)  (795 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (34 15)  (796 319)  (796 319)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.input_2_7
 (37 15)  (799 319)  (799 319)  LC_7 Logic Functioning bit
 (39 15)  (801 319)  (801 319)  LC_7 Logic Functioning bit
 (42 15)  (804 319)  (804 319)  LC_7 Logic Functioning bit
 (46 15)  (808 319)  (808 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_19

 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (37 2)  (853 306)  (853 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (0 3)  (816 307)  (816 307)  routing T_16_19.glb_netwk_3 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (28 3)  (844 307)  (844 307)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (852 307)  (852 307)  LC_1 Logic Functioning bit
 (37 3)  (853 307)  (853 307)  LC_1 Logic Functioning bit
 (38 3)  (854 307)  (854 307)  LC_1 Logic Functioning bit
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (15 4)  (831 308)  (831 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (16 4)  (832 308)  (832 308)  routing T_16_19.sp4_v_b_17 <X> T_16_19.lc_trk_g1_1
 (17 4)  (833 308)  (833 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 308)  (837 308)  routing T_16_19.wire_logic_cluster/lc_3/out <X> T_16_19.lc_trk_g1_3
 (22 4)  (838 308)  (838 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (830 309)  (830 309)  routing T_16_19.sp4_r_v_b_24 <X> T_16_19.lc_trk_g1_0
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp12_h_l_12 <X> T_16_19.lc_trk_g1_7
 (25 6)  (841 310)  (841 310)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g1_6
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_3
 (36 6)  (852 310)  (852 310)  LC_3 Logic Functioning bit
 (37 6)  (853 310)  (853 310)  LC_3 Logic Functioning bit
 (38 6)  (854 310)  (854 310)  LC_3 Logic Functioning bit
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (45 6)  (861 310)  (861 310)  LC_3 Logic Functioning bit
 (22 7)  (838 311)  (838 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 311)  (847 311)  routing T_16_19.lc_trk_g1_3 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_3
 (35 7)  (851 311)  (851 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.input_2_3
 (36 7)  (852 311)  (852 311)  LC_3 Logic Functioning bit
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 312)  (843 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 312)  (845 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 312)  (846 312)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 312)  (851 312)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (41 8)  (857 312)  (857 312)  LC_4 Logic Functioning bit
 (43 8)  (859 312)  (859 312)  LC_4 Logic Functioning bit
 (26 9)  (842 313)  (842 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 313)  (843 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 313)  (846 313)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 313)  (848 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 313)  (849 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (35 9)  (851 313)  (851 313)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_4
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (40 9)  (856 313)  (856 313)  LC_4 Logic Functioning bit
 (42 9)  (858 313)  (858 313)  LC_4 Logic Functioning bit
 (3 10)  (819 314)  (819 314)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_h_l_22
 (3 11)  (819 315)  (819 315)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_h_l_22
 (8 11)  (824 315)  (824 315)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_t_42
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_t_42
 (10 11)  (826 315)  (826 315)  routing T_16_19.sp4_h_r_1 <X> T_16_19.sp4_v_t_42
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 315)  (839 315)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g2_6
 (24 11)  (840 315)  (840 315)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g2_6
 (25 11)  (841 315)  (841 315)  routing T_16_19.sp4_h_r_30 <X> T_16_19.lc_trk_g2_6
 (15 12)  (831 316)  (831 316)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (16 12)  (832 316)  (832 316)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (18 13)  (834 317)  (834 317)  routing T_16_19.sp4_h_r_25 <X> T_16_19.lc_trk_g3_1
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 317)  (847 317)  routing T_16_19.lc_trk_g1_6 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (38 13)  (854 317)  (854 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 319)  (841 319)  routing T_16_19.sp4_r_v_b_46 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (11 0)  (885 304)  (885 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.sp4_v_b_2
 (15 0)  (889 304)  (889 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (16 0)  (890 304)  (890 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (892 304)  (892 304)  routing T_17_19.sp4_h_r_9 <X> T_17_19.lc_trk_g0_1
 (25 0)  (899 304)  (899 304)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (46 0)  (920 304)  (920 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (888 305)  (888 305)  routing T_17_19.sp12_h_r_16 <X> T_17_19.lc_trk_g0_0
 (16 1)  (890 305)  (890 305)  routing T_17_19.sp12_h_r_16 <X> T_17_19.lc_trk_g0_0
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (25 1)  (899 305)  (899 305)  routing T_17_19.sp12_h_r_2 <X> T_17_19.lc_trk_g0_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (37 1)  (911 305)  (911 305)  LC_0 Logic Functioning bit
 (38 1)  (912 305)  (912 305)  LC_0 Logic Functioning bit
 (39 1)  (913 305)  (913 305)  LC_0 Logic Functioning bit
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (877 306)  (877 306)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_h_l_23
 (14 2)  (888 306)  (888 306)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g0_4
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (50 2)  (924 306)  (924 306)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 307)  (874 307)  routing T_17_19.glb_netwk_3 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (3 3)  (877 307)  (877 307)  routing T_17_19.sp12_h_r_0 <X> T_17_19.sp12_h_l_23
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (40 3)  (914 307)  (914 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (47 3)  (921 307)  (921 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (888 308)  (888 308)  routing T_17_19.sp12_h_r_0 <X> T_17_19.lc_trk_g1_0
 (15 4)  (889 308)  (889 308)  routing T_17_19.sp4_v_b_17 <X> T_17_19.lc_trk_g1_1
 (16 4)  (890 308)  (890 308)  routing T_17_19.sp4_v_b_17 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (45 4)  (919 308)  (919 308)  LC_2 Logic Functioning bit
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp12_h_r_0 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp12_h_r_0 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 309)  (902 309)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 309)  (904 309)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (907 309)  (907 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (34 5)  (908 309)  (908 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (35 5)  (909 309)  (909 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (36 5)  (910 309)  (910 309)  LC_2 Logic Functioning bit
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (21 6)  (895 310)  (895 310)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g1_7
 (22 6)  (896 310)  (896 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 310)  (910 310)  LC_3 Logic Functioning bit
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (38 6)  (912 310)  (912 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (45 6)  (919 310)  (919 310)  LC_3 Logic Functioning bit
 (8 7)  (882 311)  (882 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_v_t_41
 (9 7)  (883 311)  (883 311)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_v_t_41
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 311)  (897 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.sp4_h_r_6 <X> T_17_19.lc_trk_g1_6
 (26 7)  (900 311)  (900 311)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 311)  (905 311)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_3
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (37 7)  (911 311)  (911 311)  LC_3 Logic Functioning bit
 (39 7)  (913 311)  (913 311)  LC_3 Logic Functioning bit
 (43 7)  (917 311)  (917 311)  LC_3 Logic Functioning bit
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g2_1
 (22 8)  (896 312)  (896 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (899 312)  (899 312)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 312)  (909 312)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.input_2_4
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (42 8)  (916 312)  (916 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (46 8)  (920 312)  (920 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (888 313)  (888 313)  routing T_17_19.sp4_r_v_b_32 <X> T_17_19.lc_trk_g2_0
 (17 9)  (891 313)  (891 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (895 313)  (895 313)  routing T_17_19.sp4_r_v_b_35 <X> T_17_19.lc_trk_g2_3
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 313)  (905 313)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 313)  (906 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (43 9)  (917 313)  (917 313)  LC_4 Logic Functioning bit
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (45 10)  (919 314)  (919 314)  LC_5 Logic Functioning bit
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 315)  (902 315)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 315)  (907 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp12_v_b_11 <X> T_17_19.lc_trk_g3_3
 (25 12)  (899 316)  (899 316)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g3_2
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 316)  (908 316)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (38 12)  (912 316)  (912 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (16 13)  (890 317)  (890 317)  routing T_17_19.sp12_v_b_8 <X> T_17_19.lc_trk_g3_0
 (17 13)  (891 317)  (891 317)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (19 13)  (893 317)  (893 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g3_5
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 318)  (908 318)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (50 14)  (924 318)  (924 318)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (882 319)  (882 319)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_v_t_47
 (9 15)  (883 319)  (883 319)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_v_t_47
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_v_t_47
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g1_7 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (53 15)  (927 319)  (927 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_19

 (14 0)  (942 304)  (942 304)  routing T_18_19.wire_logic_cluster/lc_0/out <X> T_18_19.lc_trk_g0_0
 (26 0)  (954 304)  (954 304)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (42 0)  (970 304)  (970 304)  LC_0 Logic Functioning bit
 (43 0)  (971 304)  (971 304)  LC_0 Logic Functioning bit
 (45 0)  (973 304)  (973 304)  LC_0 Logic Functioning bit
 (8 1)  (936 305)  (936 305)  routing T_18_19.sp4_h_r_1 <X> T_18_19.sp4_v_b_1
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g0_2
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (42 1)  (970 305)  (970 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (936 306)  (936 306)  routing T_18_19.sp4_v_t_36 <X> T_18_19.sp4_h_l_36
 (9 2)  (937 306)  (937 306)  routing T_18_19.sp4_v_t_36 <X> T_18_19.sp4_h_l_36
 (15 2)  (943 306)  (943 306)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g0_5
 (16 2)  (944 306)  (944 306)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.top_op_7 <X> T_18_19.lc_trk_g0_7
 (25 2)  (953 306)  (953 306)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (37 2)  (965 306)  (965 306)  LC_1 Logic Functioning bit
 (39 2)  (967 306)  (967 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (0 3)  (928 307)  (928 307)  routing T_18_19.glb_netwk_3 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (18 3)  (946 307)  (946 307)  routing T_18_19.sp4_h_r_5 <X> T_18_19.lc_trk_g0_5
 (21 3)  (949 307)  (949 307)  routing T_18_19.top_op_7 <X> T_18_19.lc_trk_g0_7
 (22 3)  (950 307)  (950 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 307)  (952 307)  routing T_18_19.lft_op_6 <X> T_18_19.lc_trk_g0_6
 (26 3)  (954 307)  (954 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 307)  (958 307)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.input_2_1
 (34 3)  (962 307)  (962 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.input_2_1
 (35 3)  (963 307)  (963 307)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.input_2_1
 (36 3)  (964 307)  (964 307)  LC_1 Logic Functioning bit
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (38 3)  (966 307)  (966 307)  LC_1 Logic Functioning bit
 (39 3)  (967 307)  (967 307)  LC_1 Logic Functioning bit
 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_3
 (14 4)  (942 308)  (942 308)  routing T_18_19.sp4_h_l_5 <X> T_18_19.lc_trk_g1_0
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 308)  (946 308)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g1_1
 (21 4)  (949 308)  (949 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (959 308)  (959 308)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (965 308)  (965 308)  LC_2 Logic Functioning bit
 (39 4)  (967 308)  (967 308)  LC_2 Logic Functioning bit
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_b_3
 (14 5)  (942 309)  (942 309)  routing T_18_19.sp4_h_l_5 <X> T_18_19.lc_trk_g1_0
 (15 5)  (943 309)  (943 309)  routing T_18_19.sp4_h_l_5 <X> T_18_19.lc_trk_g1_0
 (16 5)  (944 309)  (944 309)  routing T_18_19.sp4_h_l_5 <X> T_18_19.lc_trk_g1_0
 (17 5)  (945 309)  (945 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (953 309)  (953 309)  routing T_18_19.sp4_r_v_b_26 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 309)  (955 309)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 309)  (959 309)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (47 5)  (975 309)  (975 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (14 6)  (942 310)  (942 310)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g1_4
 (15 6)  (943 310)  (943 310)  routing T_18_19.sp4_v_b_21 <X> T_18_19.lc_trk_g1_5
 (16 6)  (944 310)  (944 310)  routing T_18_19.sp4_v_b_21 <X> T_18_19.lc_trk_g1_5
 (17 6)  (945 310)  (945 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (954 310)  (954 310)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 310)  (955 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 310)  (957 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 310)  (958 310)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 310)  (959 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 310)  (960 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 310)  (961 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 310)  (962 310)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 310)  (965 310)  LC_3 Logic Functioning bit
 (39 6)  (967 310)  (967 310)  LC_3 Logic Functioning bit
 (45 6)  (973 310)  (973 310)  LC_3 Logic Functioning bit
 (50 6)  (978 310)  (978 310)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (955 311)  (955 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 311)  (956 311)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 311)  (957 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 311)  (959 311)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 311)  (965 311)  LC_3 Logic Functioning bit
 (39 7)  (967 311)  (967 311)  LC_3 Logic Functioning bit
 (42 7)  (970 311)  (970 311)  LC_3 Logic Functioning bit
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_v_t_21 <X> T_18_19.lc_trk_g2_0
 (15 8)  (943 312)  (943 312)  routing T_18_19.tnr_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (949 312)  (949 312)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g2_3
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (951 312)  (951 312)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g2_3
 (25 8)  (953 312)  (953 312)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g2_2
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 312)  (963 312)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.input_2_4
 (36 8)  (964 312)  (964 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (45 8)  (973 312)  (973 312)  LC_4 Logic Functioning bit
 (14 9)  (942 313)  (942 313)  routing T_18_19.sp4_v_t_21 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_v_t_21 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (949 313)  (949 313)  routing T_18_19.sp4_v_t_22 <X> T_18_19.lc_trk_g2_3
 (22 9)  (950 313)  (950 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (951 313)  (951 313)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g2_2
 (24 9)  (952 313)  (952 313)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g2_2
 (25 9)  (953 313)  (953 313)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g2_2
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (963 313)  (963 313)  routing T_18_19.lc_trk_g0_6 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (43 9)  (971 313)  (971 313)  LC_4 Logic Functioning bit
 (48 9)  (976 313)  (976 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (933 314)  (933 314)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (25 10)  (953 314)  (953 314)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g2_6
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (4 11)  (932 315)  (932 315)  routing T_18_19.sp4_h_r_3 <X> T_18_19.sp4_h_l_43
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (956 315)  (956 315)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 315)  (959 315)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 315)  (960 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (962 315)  (962 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_5
 (35 11)  (963 315)  (963 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.input_2_5
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (13 12)  (941 316)  (941 316)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_11
 (25 12)  (953 316)  (953 316)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 316)  (961 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (12 13)  (940 317)  (940 317)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_b_11
 (22 13)  (950 317)  (950 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 317)  (951 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (24 13)  (952 317)  (952 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (25 13)  (953 317)  (953 317)  routing T_18_19.sp4_h_r_42 <X> T_18_19.lc_trk_g3_2
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 317)  (956 317)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 317)  (961 317)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g2_2 <X> T_18_19.input_2_6
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (14 14)  (942 318)  (942 318)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 318)  (949 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 318)  (953 318)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g3_6
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (15 15)  (943 319)  (943 319)  routing T_18_19.rgt_op_4 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (946 319)  (946 319)  routing T_18_19.sp4_r_v_b_45 <X> T_18_19.lc_trk_g3_5
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.rgt_op_6 <X> T_18_19.lc_trk_g3_6
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 319)  (964 319)  LC_7 Logic Functioning bit
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (21 0)  (1003 304)  (1003 304)  routing T_19_19.lft_op_3 <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 304)  (1006 304)  routing T_19_19.lft_op_3 <X> T_19_19.lc_trk_g0_3
 (25 0)  (1007 304)  (1007 304)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g0_2
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 304)  (1013 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 304)  (1016 304)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (42 0)  (1024 304)  (1024 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (46 0)  (1028 304)  (1028 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (996 305)  (996 305)  routing T_19_19.top_op_0 <X> T_19_19.lc_trk_g0_0
 (15 1)  (997 305)  (997 305)  routing T_19_19.top_op_0 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1004 305)  (1004 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 305)  (1012 305)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 305)  (1013 305)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 305)  (1014 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1015 305)  (1015 305)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.input_2_0
 (34 1)  (1016 305)  (1016 305)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.input_2_0
 (35 1)  (1017 305)  (1017 305)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.input_2_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (37 1)  (1019 305)  (1019 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (39 1)  (1021 305)  (1021 305)  LC_0 Logic Functioning bit
 (40 1)  (1022 305)  (1022 305)  LC_0 Logic Functioning bit
 (41 1)  (1023 305)  (1023 305)  LC_0 Logic Functioning bit
 (42 1)  (1024 305)  (1024 305)  LC_0 Logic Functioning bit
 (43 1)  (1025 305)  (1025 305)  LC_0 Logic Functioning bit
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1005 306)  (1005 306)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp4_v_b_23 <X> T_19_19.lc_trk_g0_7
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (0 3)  (982 307)  (982 307)  routing T_19_19.glb_netwk_3 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 307)  (1014 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1015 307)  (1015 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (34 3)  (1016 307)  (1016 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (35 3)  (1017 307)  (1017 307)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.input_2_1
 (36 3)  (1018 307)  (1018 307)  LC_1 Logic Functioning bit
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (38 3)  (1020 307)  (1020 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (42 3)  (1024 307)  (1024 307)  LC_1 Logic Functioning bit
 (15 4)  (997 308)  (997 308)  routing T_19_19.top_op_1 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 308)  (1012 308)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 308)  (1013 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 308)  (1019 308)  LC_2 Logic Functioning bit
 (39 4)  (1021 308)  (1021 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (47 4)  (1029 308)  (1029 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (15 5)  (997 309)  (997 309)  routing T_19_19.sp4_v_t_5 <X> T_19_19.lc_trk_g1_0
 (16 5)  (998 309)  (998 309)  routing T_19_19.sp4_v_t_5 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (1000 309)  (1000 309)  routing T_19_19.top_op_1 <X> T_19_19.lc_trk_g1_1
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (1018 309)  (1018 309)  LC_2 Logic Functioning bit
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g1_6
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (38 6)  (1020 310)  (1020 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 311)  (1005 311)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.sp4_h_r_14 <X> T_19_19.lc_trk_g1_6
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (40 7)  (1022 311)  (1022 311)  LC_3 Logic Functioning bit
 (41 7)  (1023 311)  (1023 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (43 7)  (1025 311)  (1025 311)  LC_3 Logic Functioning bit
 (14 8)  (996 312)  (996 312)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g2_0
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp12_v_t_14 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (27 8)  (1009 312)  (1009 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 312)  (1010 312)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 312)  (1011 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 312)  (1013 312)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 312)  (1014 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 312)  (1015 312)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 312)  (1023 312)  LC_4 Logic Functioning bit
 (50 8)  (1032 312)  (1032 312)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_v_b_24 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp12_v_t_14 <X> T_19_19.lc_trk_g2_1
 (26 9)  (1008 313)  (1008 313)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 313)  (1009 313)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 313)  (1010 313)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 313)  (1011 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (1021 313)  (1021 313)  LC_4 Logic Functioning bit
 (8 10)  (990 314)  (990 314)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_l_42
 (9 10)  (991 314)  (991 314)  routing T_19_19.sp4_v_t_42 <X> T_19_19.sp4_h_l_42
 (17 10)  (999 314)  (999 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 314)  (1000 314)  routing T_19_19.wire_logic_cluster/lc_5/out <X> T_19_19.lc_trk_g2_5
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.tnl_op_7 <X> T_19_19.lc_trk_g2_7
 (26 10)  (1008 314)  (1008 314)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (45 10)  (1027 314)  (1027 314)  LC_5 Logic Functioning bit
 (21 11)  (1003 315)  (1003 315)  routing T_19_19.tnl_op_7 <X> T_19_19.lc_trk_g2_7
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g2_5 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 315)  (1013 315)  routing T_19_19.lc_trk_g0_2 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1016 315)  (1016 315)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.input_2_5
 (38 11)  (1020 315)  (1020 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (14 12)  (996 316)  (996 316)  routing T_19_19.sp4_h_r_40 <X> T_19_19.lc_trk_g3_0
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 316)  (1013 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 316)  (1019 316)  LC_6 Logic Functioning bit
 (39 12)  (1021 316)  (1021 316)  LC_6 Logic Functioning bit
 (46 12)  (1028 316)  (1028 316)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (48 12)  (1030 316)  (1030 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (996 317)  (996 317)  routing T_19_19.sp4_h_r_40 <X> T_19_19.lc_trk_g3_0
 (15 13)  (997 317)  (997 317)  routing T_19_19.sp4_h_r_40 <X> T_19_19.lc_trk_g3_0
 (16 13)  (998 317)  (998 317)  routing T_19_19.sp4_h_r_40 <X> T_19_19.lc_trk_g3_0
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (1003 317)  (1003 317)  routing T_19_19.sp4_r_v_b_43 <X> T_19_19.lc_trk_g3_3
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (1006 317)  (1006 317)  routing T_19_19.tnl_op_2 <X> T_19_19.lc_trk_g3_2
 (25 13)  (1007 317)  (1007 317)  routing T_19_19.tnl_op_2 <X> T_19_19.lc_trk_g3_2
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (46 13)  (1028 317)  (1028 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (51 13)  (1033 317)  (1033 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.sp12_v_b_6 <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 318)  (1016 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (50 14)  (1032 318)  (1032 318)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_v_t_26 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1006 319)  (1006 319)  routing T_19_19.sp12_v_b_6 <X> T_19_19.lc_trk_g3_6
 (25 15)  (1007 319)  (1007 319)  routing T_19_19.sp12_v_b_6 <X> T_19_19.lc_trk_g3_6
 (26 15)  (1008 319)  (1008 319)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 319)  (1009 319)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit
 (40 15)  (1022 319)  (1022 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (46 15)  (1028 319)  (1028 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_19

 (15 0)  (1051 304)  (1051 304)  routing T_20_19.top_op_1 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (1054 305)  (1054 305)  routing T_20_19.top_op_1 <X> T_20_19.lc_trk_g0_1
 (22 1)  (1058 305)  (1058 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_3 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 307)  (1036 307)  routing T_20_19.glb_netwk_3 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 308)  (1037 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (1040 308)  (1040 308)  routing T_20_19.sp4_v_t_42 <X> T_20_19.sp4_v_b_3
 (6 4)  (1042 308)  (1042 308)  routing T_20_19.sp4_v_t_42 <X> T_20_19.sp4_v_b_3
 (15 4)  (1051 308)  (1051 308)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g1_1
 (17 4)  (1053 308)  (1053 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1054 308)  (1054 308)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g1_1
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1059 308)  (1059 308)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g1_3
 (24 4)  (1060 308)  (1060 308)  routing T_20_19.sp4_v_b_19 <X> T_20_19.lc_trk_g1_3
 (0 5)  (1036 309)  (1036 309)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 309)  (1037 309)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.wire_logic_cluster/lc_7/cen
 (14 5)  (1050 309)  (1050 309)  routing T_20_19.top_op_0 <X> T_20_19.lc_trk_g1_0
 (15 5)  (1051 309)  (1051 309)  routing T_20_19.top_op_0 <X> T_20_19.lc_trk_g1_0
 (17 5)  (1053 309)  (1053 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (11 10)  (1047 314)  (1047 314)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_45
 (13 10)  (1049 314)  (1049 314)  routing T_20_19.sp4_v_b_0 <X> T_20_19.sp4_v_t_45
 (27 14)  (1063 318)  (1063 318)  routing T_20_19.lc_trk_g1_1 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 318)  (1072 318)  LC_7 Logic Functioning bit
 (38 14)  (1074 318)  (1074 318)  LC_7 Logic Functioning bit
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (42 14)  (1078 318)  (1078 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g0_2 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 319)  (1068 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1070 319)  (1070 319)  routing T_20_19.lc_trk_g1_0 <X> T_20_19.input_2_7
 (37 15)  (1073 319)  (1073 319)  LC_7 Logic Functioning bit
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit
 (43 15)  (1079 319)  (1079 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 304)  (1108 304)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g0_1
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 304)  (1124 304)  routing T_21_19.lc_trk_g1_0 <X> T_21_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 304)  (1127 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (45 0)  (1135 304)  (1135 304)  LC_0 Logic Functioning bit
 (47 0)  (1137 304)  (1137 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1126 305)  (1126 305)  LC_0 Logic Functioning bit
 (37 1)  (1127 305)  (1127 305)  LC_0 Logic Functioning bit
 (38 1)  (1128 305)  (1128 305)  LC_0 Logic Functioning bit
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (1121 306)  (1121 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 306)  (1123 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 306)  (1124 306)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 306)  (1127 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (45 2)  (1135 306)  (1135 306)  LC_1 Logic Functioning bit
 (47 2)  (1137 306)  (1137 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1141 306)  (1141 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (1090 307)  (1090 307)  routing T_21_19.glb_netwk_3 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (15 3)  (1105 307)  (1105 307)  routing T_21_19.sp4_v_t_9 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_v_t_9 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 307)  (1126 307)  LC_1 Logic Functioning bit
 (38 3)  (1128 307)  (1128 307)  LC_1 Logic Functioning bit
 (40 3)  (1130 307)  (1130 307)  LC_1 Logic Functioning bit
 (42 3)  (1132 307)  (1132 307)  LC_1 Logic Functioning bit
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 308)  (1104 308)  routing T_21_19.wire_logic_cluster/lc_0/out <X> T_21_19.lc_trk_g1_0
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1113 308)  (1113 308)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (24 4)  (1114 308)  (1114 308)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (0 5)  (1090 309)  (1090 309)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (17 5)  (1107 309)  (1107 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1111 309)  (1111 309)  routing T_21_19.sp4_h_r_3 <X> T_21_19.lc_trk_g1_3
 (12 6)  (1102 310)  (1102 310)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_h_l_40
 (11 7)  (1101 311)  (1101 311)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_h_l_40
 (13 7)  (1103 311)  (1103 311)  routing T_21_19.sp4_v_t_46 <X> T_21_19.sp4_h_l_40
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_b_7
 (5 10)  (1095 314)  (1095 314)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_43
 (4 11)  (1094 315)  (1094 315)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_43
 (6 11)  (1096 315)  (1096 315)  routing T_21_19.sp4_v_t_37 <X> T_21_19.sp4_h_l_43
 (1 14)  (1091 318)  (1091 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 318)  (1095 318)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_44
 (15 14)  (1105 318)  (1105 318)  routing T_21_19.tnr_op_5 <X> T_21_19.lc_trk_g3_5
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (1 15)  (1091 319)  (1091 319)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_7/s_r
 (6 15)  (1096 319)  (1096 319)  routing T_21_19.sp4_v_t_44 <X> T_21_19.sp4_h_l_44


LogicTile_22_19

 (14 2)  (1158 306)  (1158 306)  routing T_22_19.sp4_v_b_4 <X> T_22_19.lc_trk_g0_4
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1168 306)  (1168 306)  routing T_22_19.bot_op_7 <X> T_22_19.lc_trk_g0_7
 (28 2)  (1172 306)  (1172 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 306)  (1173 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 306)  (1174 306)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 306)  (1175 306)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 306)  (1176 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 306)  (1177 306)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 306)  (1178 306)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (1183 306)  (1183 306)  LC_1 Logic Functioning bit
 (40 2)  (1184 306)  (1184 306)  LC_1 Logic Functioning bit
 (42 2)  (1186 306)  (1186 306)  LC_1 Logic Functioning bit
 (46 2)  (1190 306)  (1190 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1192 306)  (1192 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (16 3)  (1160 307)  (1160 307)  routing T_22_19.sp4_v_b_4 <X> T_22_19.lc_trk_g0_4
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (28 3)  (1172 307)  (1172 307)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 307)  (1173 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 307)  (1174 307)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 307)  (1176 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1177 307)  (1177 307)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.input_2_1
 (34 3)  (1178 307)  (1178 307)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.input_2_1
 (37 3)  (1181 307)  (1181 307)  LC_1 Logic Functioning bit
 (39 3)  (1183 307)  (1183 307)  LC_1 Logic Functioning bit
 (40 3)  (1184 307)  (1184 307)  LC_1 Logic Functioning bit
 (42 3)  (1186 307)  (1186 307)  LC_1 Logic Functioning bit
 (22 6)  (1166 310)  (1166 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 310)  (1168 310)  routing T_22_19.bot_op_7 <X> T_22_19.lc_trk_g1_7
 (28 6)  (1172 310)  (1172 310)  routing T_22_19.lc_trk_g2_0 <X> T_22_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 310)  (1173 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 310)  (1175 310)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 310)  (1176 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 310)  (1180 310)  LC_3 Logic Functioning bit
 (38 6)  (1182 310)  (1182 310)  LC_3 Logic Functioning bit
 (41 6)  (1185 310)  (1185 310)  LC_3 Logic Functioning bit
 (43 6)  (1187 310)  (1187 310)  LC_3 Logic Functioning bit
 (27 7)  (1171 311)  (1171 311)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 311)  (1172 311)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 311)  (1173 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (1181 311)  (1181 311)  LC_3 Logic Functioning bit
 (39 7)  (1183 311)  (1183 311)  LC_3 Logic Functioning bit
 (14 8)  (1158 312)  (1158 312)  routing T_22_19.sp4_v_b_24 <X> T_22_19.lc_trk_g2_0
 (15 8)  (1159 312)  (1159 312)  routing T_22_19.tnr_op_1 <X> T_22_19.lc_trk_g2_1
 (17 8)  (1161 312)  (1161 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (1170 312)  (1170 312)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 312)  (1174 312)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (1184 312)  (1184 312)  LC_4 Logic Functioning bit
 (50 8)  (1194 312)  (1194 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1195 312)  (1195 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (1160 313)  (1160 313)  routing T_22_19.sp4_v_b_24 <X> T_22_19.lc_trk_g2_0
 (17 9)  (1161 313)  (1161 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (1170 313)  (1170 313)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 313)  (1172 313)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 313)  (1174 313)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 313)  (1180 313)  LC_4 Logic Functioning bit
 (38 9)  (1182 313)  (1182 313)  LC_4 Logic Functioning bit
 (41 9)  (1185 313)  (1185 313)  LC_4 Logic Functioning bit
 (31 10)  (1175 314)  (1175 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 314)  (1177 314)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (37 10)  (1181 314)  (1181 314)  LC_5 Logic Functioning bit
 (38 10)  (1182 314)  (1182 314)  LC_5 Logic Functioning bit
 (39 10)  (1183 314)  (1183 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (43 10)  (1187 314)  (1187 314)  LC_5 Logic Functioning bit
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 315)  (1169 315)  routing T_22_19.sp4_r_v_b_38 <X> T_22_19.lc_trk_g2_6
 (27 11)  (1171 315)  (1171 315)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 315)  (1172 315)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 315)  (1175 315)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (37 11)  (1181 315)  (1181 315)  LC_5 Logic Functioning bit
 (38 11)  (1182 315)  (1182 315)  LC_5 Logic Functioning bit
 (39 11)  (1183 315)  (1183 315)  LC_5 Logic Functioning bit
 (40 11)  (1184 315)  (1184 315)  LC_5 Logic Functioning bit
 (42 11)  (1186 315)  (1186 315)  LC_5 Logic Functioning bit
 (8 12)  (1152 316)  (1152 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10
 (9 12)  (1153 316)  (1153 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10
 (10 12)  (1154 316)  (1154 316)  routing T_22_19.sp4_v_b_4 <X> T_22_19.sp4_h_r_10
 (15 13)  (1159 317)  (1159 317)  routing T_22_19.tnr_op_0 <X> T_22_19.lc_trk_g3_0
 (17 13)  (1161 317)  (1161 317)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (15 14)  (1159 318)  (1159 318)  routing T_22_19.tnl_op_5 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (27 14)  (1171 318)  (1171 318)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 318)  (1174 318)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 318)  (1175 318)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 318)  (1177 318)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (1184 318)  (1184 318)  LC_7 Logic Functioning bit
 (41 14)  (1185 318)  (1185 318)  LC_7 Logic Functioning bit
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.tnl_op_5 <X> T_22_19.lc_trk_g3_5
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g2_1 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 319)  (1174 319)  routing T_22_19.lc_trk_g1_7 <X> T_22_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 319)  (1175 319)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 319)  (1176 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1177 319)  (1177 319)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.input_2_7
 (34 15)  (1178 319)  (1178 319)  routing T_22_19.lc_trk_g3_0 <X> T_22_19.input_2_7
 (41 15)  (1185 319)  (1185 319)  LC_7 Logic Functioning bit
 (46 15)  (1190 319)  (1190 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_23_19

 (3 0)  (1201 304)  (1201 304)  routing T_23_19.sp12_v_t_23 <X> T_23_19.sp12_v_b_0
 (26 0)  (1224 304)  (1224 304)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 304)  (1225 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 304)  (1226 304)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 304)  (1232 304)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 304)  (1234 304)  LC_0 Logic Functioning bit
 (38 0)  (1236 304)  (1236 304)  LC_0 Logic Functioning bit
 (40 0)  (1238 304)  (1238 304)  LC_0 Logic Functioning bit
 (42 0)  (1240 304)  (1240 304)  LC_0 Logic Functioning bit
 (26 1)  (1224 305)  (1224 305)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 305)  (1225 305)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 305)  (1235 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (40 1)  (1238 305)  (1238 305)  LC_0 Logic Functioning bit
 (42 1)  (1240 305)  (1240 305)  LC_0 Logic Functioning bit
 (26 4)  (1224 308)  (1224 308)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (1230 308)  (1230 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 308)  (1231 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 308)  (1232 308)  routing T_23_19.lc_trk_g3_0 <X> T_23_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 308)  (1234 308)  LC_2 Logic Functioning bit
 (37 4)  (1235 308)  (1235 308)  LC_2 Logic Functioning bit
 (38 4)  (1236 308)  (1236 308)  LC_2 Logic Functioning bit
 (39 4)  (1237 308)  (1237 308)  LC_2 Logic Functioning bit
 (41 4)  (1239 308)  (1239 308)  LC_2 Logic Functioning bit
 (43 4)  (1241 308)  (1241 308)  LC_2 Logic Functioning bit
 (14 5)  (1212 309)  (1212 309)  routing T_23_19.top_op_0 <X> T_23_19.lc_trk_g1_0
 (15 5)  (1213 309)  (1213 309)  routing T_23_19.top_op_0 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1224 309)  (1224 309)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 309)  (1225 309)  routing T_23_19.lc_trk_g1_7 <X> T_23_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 309)  (1227 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (1234 309)  (1234 309)  LC_2 Logic Functioning bit
 (37 5)  (1235 309)  (1235 309)  LC_2 Logic Functioning bit
 (38 5)  (1236 309)  (1236 309)  LC_2 Logic Functioning bit
 (39 5)  (1237 309)  (1237 309)  LC_2 Logic Functioning bit
 (40 5)  (1238 309)  (1238 309)  LC_2 Logic Functioning bit
 (42 5)  (1240 309)  (1240 309)  LC_2 Logic Functioning bit
 (21 6)  (1219 310)  (1219 310)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g1_7
 (22 6)  (1220 310)  (1220 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (1221 310)  (1221 310)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g1_7
 (24 6)  (1222 310)  (1222 310)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g1_7
 (21 7)  (1219 311)  (1219 311)  routing T_23_19.sp4_h_l_10 <X> T_23_19.lc_trk_g1_7
 (17 13)  (1215 317)  (1215 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (12 10)  (1738 314)  (1738 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g1_4 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 316)  (1730 316)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g1_4
 (5 13)  (1731 317)  (1731 317)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g1_4
 (7 13)  (1733 317)  (1733 317)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_14_18

 (3 14)  (711 302)  (711 302)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (3 15)  (711 303)  (711 303)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22


LogicTile_15_18

 (9 0)  (771 288)  (771 288)  routing T_15_18.sp4_v_t_36 <X> T_15_18.sp4_h_r_1
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g0_5
 (0 3)  (762 291)  (762 291)  routing T_15_18.glb_netwk_3 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g2_2
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_b_26 <X> T_15_18.lc_trk_g2_2
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_5
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (47 10)  (809 298)  (809 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_v_b_38 <X> T_15_18.lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_v_b_42 <X> T_15_18.lc_trk_g3_2


LogicTile_16_18

 (22 0)  (838 288)  (838 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (839 288)  (839 288)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (24 0)  (840 288)  (840 288)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (21 1)  (837 289)  (837 289)  routing T_16_18.sp4_h_r_3 <X> T_16_18.lc_trk_g0_3
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_3 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (14 3)  (830 291)  (830 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (15 3)  (831 291)  (831 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 292)  (831 292)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 292)  (840 292)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (18 5)  (834 293)  (834 293)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g1_1
 (21 5)  (837 293)  (837 293)  routing T_16_18.top_op_3 <X> T_16_18.lc_trk_g1_3
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (45 6)  (861 294)  (861 294)  LC_3 Logic Functioning bit
 (14 7)  (830 295)  (830 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (15 7)  (831 295)  (831 295)  routing T_16_18.top_op_4 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 295)  (849 295)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_3
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (15 9)  (831 297)  (831 297)  routing T_16_18.sp4_v_t_29 <X> T_16_18.lc_trk_g2_0
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_t_29 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.tnr_op_2 <X> T_16_18.lc_trk_g2_2
 (14 10)  (830 298)  (830 298)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g2_7
 (28 10)  (844 298)  (844 298)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (15 11)  (831 299)  (831 299)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (834 299)  (834 299)  routing T_16_18.sp4_r_v_b_37 <X> T_16_18.lc_trk_g2_5
 (26 11)  (842 299)  (842 299)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (21 12)  (837 300)  (837 300)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 302)  (851 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.input_2_7
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (42 14)  (858 302)  (858 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.input_2_7
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (46 15)  (862 303)  (862 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_18

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_3 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (48 3)  (922 291)  (922 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (13 4)  (887 292)  (887 292)  routing T_17_18.sp4_v_t_40 <X> T_17_18.sp4_v_b_5
 (26 4)  (900 292)  (900 292)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 292)  (907 292)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 292)  (909 292)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_2
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (41 4)  (915 292)  (915 292)  LC_2 Logic Functioning bit
 (43 4)  (917 292)  (917 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (52 4)  (926 292)  (926 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (901 293)  (901 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 293)  (902 293)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 293)  (906 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 293)  (908 293)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_2
 (35 5)  (909 293)  (909 293)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_2
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (39 5)  (913 293)  (913 293)  LC_2 Logic Functioning bit
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g1_5
 (21 6)  (895 294)  (895 294)  routing T_17_18.sp4_v_b_15 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (897 294)  (897 294)  routing T_17_18.sp4_v_b_15 <X> T_17_18.lc_trk_g1_7
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (895 295)  (895 295)  routing T_17_18.sp4_v_b_15 <X> T_17_18.lc_trk_g1_7
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (895 296)  (895 296)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g2_3
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_14 <X> T_17_18.lc_trk_g2_3
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (15 9)  (889 297)  (889 297)  routing T_17_18.tnr_op_0 <X> T_17_18.lc_trk_g2_0
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (892 297)  (892 297)  routing T_17_18.sp4_r_v_b_33 <X> T_17_18.lc_trk_g2_1
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g2_2
 (25 9)  (899 297)  (899 297)  routing T_17_18.sp4_h_l_15 <X> T_17_18.lc_trk_g2_2
 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 297)  (906 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 297)  (907 297)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.input_2_4
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (16 10)  (890 298)  (890 298)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 298)  (892 298)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (21 10)  (895 298)  (895 298)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g2_7
 (22 10)  (896 298)  (896 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (892 299)  (892 299)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g2_5
 (22 11)  (896 299)  (896 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (907 299)  (907 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (34 11)  (908 299)  (908 299)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (21 12)  (895 300)  (895 300)  routing T_17_18.rgt_op_3 <X> T_17_18.lc_trk_g3_3
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 300)  (898 300)  routing T_17_18.rgt_op_3 <X> T_17_18.lc_trk_g3_3
 (25 12)  (899 300)  (899 300)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g3_2
 (26 12)  (900 300)  (900 300)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 300)  (910 300)  LC_6 Logic Functioning bit
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (47 12)  (921 300)  (921 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (888 301)  (888 301)  routing T_17_18.sp4_r_v_b_40 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 301)  (900 301)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_6 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (899 302)  (899 302)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g3_6
 (28 14)  (902 302)  (902 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 302)  (907 302)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 302)  (909 302)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.input_2_7
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (42 14)  (916 302)  (916 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (14 15)  (888 303)  (888 303)  routing T_17_18.sp4_r_v_b_44 <X> T_17_18.lc_trk_g3_4
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_r_v_b_45 <X> T_17_18.lc_trk_g3_5
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 303)  (906 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 303)  (907 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.input_2_7
 (35 15)  (909 303)  (909 303)  routing T_17_18.lc_trk_g2_7 <X> T_17_18.input_2_7
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (37 15)  (911 303)  (911 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit


LogicTile_18_18

 (22 0)  (950 288)  (950 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (949 289)  (949 289)  routing T_18_18.sp4_r_v_b_32 <X> T_18_18.lc_trk_g0_3
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (953 290)  (953 290)  routing T_18_18.wire_logic_cluster/lc_6/out <X> T_18_18.lc_trk_g0_6
 (0 3)  (928 291)  (928 291)  routing T_18_18.glb_netwk_3 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (22 3)  (950 291)  (950 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (21 4)  (949 292)  (949 292)  routing T_18_18.wire_logic_cluster/lc_3/out <X> T_18_18.lc_trk_g1_3
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 6)  (956 294)  (956 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 294)  (957 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 294)  (958 294)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 294)  (960 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 294)  (962 294)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 294)  (963 294)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_3
 (39 6)  (967 294)  (967 294)  LC_3 Logic Functioning bit
 (45 6)  (973 294)  (973 294)  LC_3 Logic Functioning bit
 (27 7)  (955 295)  (955 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 295)  (956 295)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 295)  (957 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 295)  (958 295)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 295)  (959 295)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 295)  (960 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 295)  (961 295)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_3
 (34 7)  (962 295)  (962 295)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.input_2_3
 (36 7)  (964 295)  (964 295)  LC_3 Logic Functioning bit
 (38 7)  (966 295)  (966 295)  LC_3 Logic Functioning bit
 (43 7)  (971 295)  (971 295)  LC_3 Logic Functioning bit
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_v_t_29 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (25 10)  (953 298)  (953 298)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (24 11)  (952 299)  (952 299)  routing T_18_18.sp4_h_r_38 <X> T_18_18.lc_trk_g2_6
 (14 12)  (942 300)  (942 300)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g3_0
 (27 12)  (955 300)  (955 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 300)  (956 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 300)  (957 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 300)  (958 300)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 300)  (960 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 300)  (963 300)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_6
 (36 12)  (964 300)  (964 300)  LC_6 Logic Functioning bit
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (43 12)  (971 300)  (971 300)  LC_6 Logic Functioning bit
 (45 12)  (973 300)  (973 300)  LC_6 Logic Functioning bit
 (46 12)  (974 300)  (974 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (942 301)  (942 301)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g3_0
 (16 13)  (944 301)  (944 301)  routing T_18_18.sp4_v_t_21 <X> T_18_18.lc_trk_g3_0
 (17 13)  (945 301)  (945 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 301)  (958 301)  routing T_18_18.lc_trk_g3_6 <X> T_18_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 301)  (959 301)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 301)  (960 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (963 301)  (963 301)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.input_2_6
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (37 13)  (965 301)  (965 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (42 13)  (970 301)  (970 301)  LC_6 Logic Functioning bit
 (14 14)  (942 302)  (942 302)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g3_4
 (15 15)  (943 303)  (943 303)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g3_4
 (16 15)  (944 303)  (944 303)  routing T_18_18.sp4_h_r_36 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 303)  (950 303)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (952 303)  (952 303)  routing T_18_18.tnr_op_6 <X> T_18_18.lc_trk_g3_6


LogicTile_19_18

 (14 0)  (996 288)  (996 288)  routing T_19_18.wire_logic_cluster/lc_0/out <X> T_19_18.lc_trk_g0_0
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.wire_logic_cluster/lc_1/out <X> T_19_18.lc_trk_g0_1
 (26 0)  (1008 288)  (1008 288)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 288)  (1010 288)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 288)  (1018 288)  LC_0 Logic Functioning bit
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (45 0)  (1027 288)  (1027 288)  LC_0 Logic Functioning bit
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (1008 289)  (1008 289)  routing T_19_18.lc_trk_g0_6 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (43 1)  (1025 289)  (1025 289)  LC_0 Logic Functioning bit
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (994 290)  (994 290)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_l_39
 (26 2)  (1008 290)  (1008 290)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 290)  (1015 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 290)  (1019 290)  LC_1 Logic Functioning bit
 (42 2)  (1024 290)  (1024 290)  LC_1 Logic Functioning bit
 (45 2)  (1027 290)  (1027 290)  LC_1 Logic Functioning bit
 (0 3)  (982 291)  (982 291)  routing T_19_18.glb_netwk_3 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (11 3)  (993 291)  (993 291)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_l_39
 (13 3)  (995 291)  (995 291)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_l_39
 (14 3)  (996 291)  (996 291)  routing T_19_18.sp4_h_r_4 <X> T_19_18.lc_trk_g0_4
 (15 3)  (997 291)  (997 291)  routing T_19_18.sp4_h_r_4 <X> T_19_18.lc_trk_g0_4
 (16 3)  (998 291)  (998 291)  routing T_19_18.sp4_h_r_4 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (1004 291)  (1004 291)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 291)  (1006 291)  routing T_19_18.top_op_6 <X> T_19_18.lc_trk_g0_6
 (25 3)  (1007 291)  (1007 291)  routing T_19_18.top_op_6 <X> T_19_18.lc_trk_g0_6
 (28 3)  (1010 291)  (1010 291)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (38 3)  (1020 291)  (1020 291)  LC_1 Logic Functioning bit
 (48 3)  (1030 291)  (1030 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (991 292)  (991 292)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_h_r_4
 (10 4)  (992 292)  (992 292)  routing T_19_18.sp4_h_l_36 <X> T_19_18.sp4_h_r_4
 (14 4)  (996 292)  (996 292)  routing T_19_18.wire_logic_cluster/lc_0/out <X> T_19_18.lc_trk_g1_0
 (17 5)  (999 293)  (999 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 6)  (1003 294)  (1003 294)  routing T_19_18.wire_logic_cluster/lc_7/out <X> T_19_18.lc_trk_g1_7
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 294)  (1009 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 294)  (1011 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 294)  (1012 294)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 294)  (1013 294)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 294)  (1014 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 294)  (1015 294)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 294)  (1017 294)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (36 6)  (1018 294)  (1018 294)  LC_3 Logic Functioning bit
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (39 6)  (1021 294)  (1021 294)  LC_3 Logic Functioning bit
 (43 6)  (1025 294)  (1025 294)  LC_3 Logic Functioning bit
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1005 295)  (1005 295)  routing T_19_18.sp12_h_r_14 <X> T_19_18.lc_trk_g1_6
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g1_0 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 295)  (1012 295)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 295)  (1013 295)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 295)  (1015 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (35 7)  (1017 295)  (1017 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (36 7)  (1018 295)  (1018 295)  LC_3 Logic Functioning bit
 (38 7)  (1020 295)  (1020 295)  LC_3 Logic Functioning bit
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (42 7)  (1024 295)  (1024 295)  LC_3 Logic Functioning bit
 (47 7)  (1029 295)  (1029 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 8)  (1004 296)  (1004 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1005 296)  (1005 296)  routing T_19_18.sp4_v_t_30 <X> T_19_18.lc_trk_g2_3
 (24 8)  (1006 296)  (1006 296)  routing T_19_18.sp4_v_t_30 <X> T_19_18.lc_trk_g2_3
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (21 11)  (1003 299)  (1003 299)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g2_7
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 299)  (1005 299)  routing T_19_18.sp12_v_t_21 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.sp12_v_t_21 <X> T_19_18.lc_trk_g2_6
 (14 12)  (996 300)  (996 300)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (21 12)  (1003 300)  (1003 300)  routing T_19_18.bnl_op_3 <X> T_19_18.lc_trk_g3_3
 (22 12)  (1004 300)  (1004 300)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (1009 300)  (1009 300)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 300)  (1011 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 300)  (1012 300)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 300)  (1013 300)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 300)  (1014 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 300)  (1015 300)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 300)  (1016 300)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 300)  (1018 300)  LC_6 Logic Functioning bit
 (37 12)  (1019 300)  (1019 300)  LC_6 Logic Functioning bit
 (38 12)  (1020 300)  (1020 300)  LC_6 Logic Functioning bit
 (39 12)  (1021 300)  (1021 300)  LC_6 Logic Functioning bit
 (41 12)  (1023 300)  (1023 300)  LC_6 Logic Functioning bit
 (43 12)  (1025 300)  (1025 300)  LC_6 Logic Functioning bit
 (45 12)  (1027 300)  (1027 300)  LC_6 Logic Functioning bit
 (48 12)  (1030 300)  (1030 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (1034 300)  (1034 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (996 301)  (996 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (16 13)  (998 301)  (998 301)  routing T_19_18.sp4_v_t_21 <X> T_19_18.lc_trk_g3_0
 (17 13)  (999 301)  (999 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1003 301)  (1003 301)  routing T_19_18.bnl_op_3 <X> T_19_18.lc_trk_g3_3
 (26 13)  (1008 301)  (1008 301)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 301)  (1009 301)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 301)  (1010 301)  routing T_19_18.lc_trk_g3_3 <X> T_19_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 301)  (1011 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 301)  (1012 301)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 301)  (1013 301)  routing T_19_18.lc_trk_g3_6 <X> T_19_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 301)  (1019 301)  LC_6 Logic Functioning bit
 (39 13)  (1021 301)  (1021 301)  LC_6 Logic Functioning bit
 (15 14)  (997 302)  (997 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (16 14)  (998 302)  (998 302)  routing T_19_18.sp4_v_t_32 <X> T_19_18.lc_trk_g3_5
 (17 14)  (999 302)  (999 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1006 302)  (1006 302)  routing T_19_18.tnr_op_7 <X> T_19_18.lc_trk_g3_7
 (25 14)  (1007 302)  (1007 302)  routing T_19_18.wire_logic_cluster/lc_6/out <X> T_19_18.lc_trk_g3_6
 (27 14)  (1009 302)  (1009 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 302)  (1010 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 302)  (1012 302)  routing T_19_18.lc_trk_g3_5 <X> T_19_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 302)  (1013 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 302)  (1016 302)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (37 14)  (1019 302)  (1019 302)  LC_7 Logic Functioning bit
 (39 14)  (1021 302)  (1021 302)  LC_7 Logic Functioning bit
 (43 14)  (1025 302)  (1025 302)  LC_7 Logic Functioning bit
 (45 14)  (1027 302)  (1027 302)  LC_7 Logic Functioning bit
 (22 15)  (1004 303)  (1004 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_3 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 303)  (1014 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 303)  (1015 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_7
 (34 15)  (1016 303)  (1016 303)  routing T_19_18.lc_trk_g3_0 <X> T_19_18.input_2_7
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit


LogicTile_20_18

 (15 0)  (1051 288)  (1051 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1054 288)  (1054 288)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (18 1)  (1054 289)  (1054 289)  routing T_20_18.sp4_h_l_4 <X> T_20_18.lc_trk_g0_1
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 290)  (1064 290)  routing T_20_18.lc_trk_g3_1 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 290)  (1069 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 290)  (1070 290)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (0 3)  (1036 291)  (1036 291)  routing T_20_18.glb_netwk_3 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (14 3)  (1050 291)  (1050 291)  routing T_20_18.sp4_r_v_b_28 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1064 291)  (1064 291)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 291)  (1067 291)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (37 3)  (1073 291)  (1073 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (39 3)  (1075 291)  (1075 291)  LC_1 Logic Functioning bit
 (40 3)  (1076 291)  (1076 291)  LC_1 Logic Functioning bit
 (42 3)  (1078 291)  (1078 291)  LC_1 Logic Functioning bit
 (22 4)  (1058 292)  (1058 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1059 292)  (1059 292)  routing T_20_18.sp12_h_r_11 <X> T_20_18.lc_trk_g1_3
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 294)  (1066 294)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 295)  (1068 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1069 295)  (1069 295)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.input_2_3
 (35 7)  (1071 295)  (1071 295)  routing T_20_18.lc_trk_g2_3 <X> T_20_18.input_2_3
 (37 7)  (1073 295)  (1073 295)  LC_3 Logic Functioning bit
 (42 7)  (1078 295)  (1078 295)  LC_3 Logic Functioning bit
 (17 8)  (1053 296)  (1053 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 296)  (1054 296)  routing T_20_18.wire_logic_cluster/lc_1/out <X> T_20_18.lc_trk_g2_1
 (21 8)  (1057 296)  (1057 296)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g2_3
 (22 8)  (1058 296)  (1058 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1059 296)  (1059 296)  routing T_20_18.sp4_v_t_14 <X> T_20_18.lc_trk_g2_3
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp12_v_t_10 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (16 12)  (1052 300)  (1052 300)  routing T_20_18.sp12_v_t_14 <X> T_20_18.lc_trk_g3_1
 (17 12)  (1053 300)  (1053 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.wire_logic_cluster/lc_3/out <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (28 12)  (1064 300)  (1064 300)  routing T_20_18.lc_trk_g2_1 <X> T_20_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 300)  (1065 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 300)  (1067 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 300)  (1068 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 300)  (1069 300)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 300)  (1072 300)  LC_6 Logic Functioning bit
 (38 12)  (1074 300)  (1074 300)  LC_6 Logic Functioning bit
 (41 12)  (1077 300)  (1077 300)  LC_6 Logic Functioning bit
 (43 12)  (1079 300)  (1079 300)  LC_6 Logic Functioning bit
 (18 13)  (1054 301)  (1054 301)  routing T_20_18.sp12_v_t_14 <X> T_20_18.lc_trk_g3_1
 (26 13)  (1062 301)  (1062 301)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 301)  (1063 301)  routing T_20_18.lc_trk_g1_3 <X> T_20_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 301)  (1065 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (1073 301)  (1073 301)  LC_6 Logic Functioning bit
 (39 13)  (1075 301)  (1075 301)  LC_6 Logic Functioning bit
 (41 13)  (1077 301)  (1077 301)  LC_6 Logic Functioning bit
 (43 13)  (1079 301)  (1079 301)  LC_6 Logic Functioning bit


LogicTile_21_18

 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1108 288)  (1108 288)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g0_1
 (27 0)  (1117 288)  (1117 288)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g3_0 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 288)  (1122 288)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (39 0)  (1129 288)  (1129 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (42 0)  (1132 288)  (1132 288)  LC_0 Logic Functioning bit
 (44 0)  (1134 288)  (1134 288)  LC_0 Logic Functioning bit
 (45 0)  (1135 288)  (1135 288)  LC_0 Logic Functioning bit
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (36 1)  (1126 289)  (1126 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (48 1)  (1138 289)  (1138 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1139 289)  (1139 289)  Carry_In_Mux bit 

 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (39 2)  (1129 290)  (1129 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (42 2)  (1132 290)  (1132 290)  LC_1 Logic Functioning bit
 (45 2)  (1135 290)  (1135 290)  LC_1 Logic Functioning bit
 (52 2)  (1142 290)  (1142 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1090 291)  (1090 291)  routing T_21_18.glb_netwk_3 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (38 3)  (1128 291)  (1128 291)  LC_1 Logic Functioning bit
 (40 3)  (1130 291)  (1130 291)  LC_1 Logic Functioning bit
 (43 3)  (1133 291)  (1133 291)  LC_1 Logic Functioning bit
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (3 7)  (1093 295)  (1093 295)  routing T_21_18.sp12_h_l_23 <X> T_21_18.sp12_v_t_23
 (15 11)  (1105 299)  (1105 299)  routing T_21_18.tnr_op_4 <X> T_21_18.lc_trk_g2_4
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (14 12)  (1104 300)  (1104 300)  routing T_21_18.wire_logic_cluster/lc_0/out <X> T_21_18.lc_trk_g3_0
 (17 13)  (1107 301)  (1107 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1090 302)  (1090 302)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 302)  (1091 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 303)  (1091 303)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.wire_logic_cluster/lc_7/s_r


LogicTile_22_18

 (14 0)  (1158 288)  (1158 288)  routing T_22_18.lft_op_0 <X> T_22_18.lc_trk_g0_0
 (15 0)  (1159 288)  (1159 288)  routing T_22_18.lft_op_1 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 288)  (1162 288)  routing T_22_18.lft_op_1 <X> T_22_18.lc_trk_g0_1
 (9 1)  (1153 289)  (1153 289)  routing T_22_18.sp4_v_t_40 <X> T_22_18.sp4_v_b_1
 (10 1)  (1154 289)  (1154 289)  routing T_22_18.sp4_v_t_40 <X> T_22_18.sp4_v_b_1
 (15 1)  (1159 289)  (1159 289)  routing T_22_18.lft_op_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (19 5)  (1163 293)  (1163 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (15 6)  (1159 294)  (1159 294)  routing T_22_18.sp4_v_b_21 <X> T_22_18.lc_trk_g1_5
 (16 6)  (1160 294)  (1160 294)  routing T_22_18.sp4_v_b_21 <X> T_22_18.lc_trk_g1_5
 (17 6)  (1161 294)  (1161 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 10)  (1165 298)  (1165 298)  routing T_22_18.bnl_op_7 <X> T_22_18.lc_trk_g2_7
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (1165 299)  (1165 299)  routing T_22_18.bnl_op_7 <X> T_22_18.lc_trk_g2_7
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 302)  (1175 302)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 302)  (1178 302)  routing T_22_18.lc_trk_g1_5 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 302)  (1179 302)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (38 14)  (1182 302)  (1182 302)  LC_7 Logic Functioning bit
 (41 14)  (1185 302)  (1185 302)  LC_7 Logic Functioning bit
 (43 14)  (1187 302)  (1187 302)  LC_7 Logic Functioning bit
 (51 14)  (1195 302)  (1195 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 303)  (1177 303)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (35 15)  (1179 303)  (1179 303)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (37 15)  (1181 303)  (1181 303)  LC_7 Logic Functioning bit
 (39 15)  (1183 303)  (1183 303)  LC_7 Logic Functioning bit
 (40 15)  (1184 303)  (1184 303)  LC_7 Logic Functioning bit
 (42 15)  (1186 303)  (1186 303)  LC_7 Logic Functioning bit
 (53 15)  (1197 303)  (1197 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_18

 (3 10)  (1255 298)  (1255 298)  routing T_24_18.sp12_v_t_22 <X> T_24_18.sp12_h_l_22


RAM_Tile_25_18

 (10 4)  (1316 292)  (1316 292)  routing T_25_18.sp4_v_t_46 <X> T_25_18.sp4_h_r_4


LogicTile_28_18

 (22 3)  (1478 291)  (1478 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 10)  (1456 298)  (1456 298)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_2
 (1 10)  (1457 298)  (1457 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_3 glb2local_2
 (31 10)  (1487 298)  (1487 298)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1488 298)  (1488 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 298)  (1492 298)  LC_5 Logic Functioning bit
 (37 10)  (1493 298)  (1493 298)  LC_5 Logic Functioning bit
 (38 10)  (1494 298)  (1494 298)  LC_5 Logic Functioning bit
 (39 10)  (1495 298)  (1495 298)  LC_5 Logic Functioning bit
 (0 11)  (1456 299)  (1456 299)  routing T_28_18.glb_netwk_3 <X> T_28_18.glb2local_2
 (31 11)  (1487 299)  (1487 299)  routing T_28_18.lc_trk_g0_6 <X> T_28_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1492 299)  (1492 299)  LC_5 Logic Functioning bit
 (37 11)  (1493 299)  (1493 299)  LC_5 Logic Functioning bit
 (38 11)  (1494 299)  (1494 299)  LC_5 Logic Functioning bit
 (39 11)  (1495 299)  (1495 299)  LC_5 Logic Functioning bit
 (46 11)  (1502 299)  (1502 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_29_18

 (8 5)  (1518 293)  (1518 293)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_v_b_4
 (9 5)  (1519 293)  (1519 293)  routing T_29_18.sp4_h_l_41 <X> T_29_18.sp4_v_b_4


LogicTile_32_18

 (9 0)  (1681 288)  (1681 288)  routing T_32_18.sp4_h_l_47 <X> T_32_18.sp4_h_r_1
 (10 0)  (1682 288)  (1682 288)  routing T_32_18.sp4_h_l_47 <X> T_32_18.sp4_h_r_1


IO_Tile_33_18

 (11 0)  (1737 288)  (1737 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12
 (12 0)  (1738 288)  (1738 288)  routing T_33_18.span4_horz_1 <X> T_33_18.span4_vert_t_12


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (17 4)  (0 276)  (0 276)  IOB_0 IO Functioning bit
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_0 <X> T_0_17.wire_gbuf/in
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 9)  (12 281)  (12 281)  routing T_0_17.span4_horz_16 <X> T_0_17.lc_trk_g1_0
 (6 9)  (11 281)  (11 281)  routing T_0_17.span4_horz_16 <X> T_0_17.lc_trk_g1_0
 (7 9)  (10 281)  (10 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_16 lc_trk_g1_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_3_17

 (11 7)  (137 279)  (137 279)  routing T_3_17.sp4_h_r_9 <X> T_3_17.sp4_h_l_40
 (13 7)  (139 279)  (139 279)  routing T_3_17.sp4_h_r_9 <X> T_3_17.sp4_h_l_40


LogicTile_7_17

 (5 14)  (347 286)  (347 286)  routing T_7_17.sp4_h_r_6 <X> T_7_17.sp4_h_l_44
 (4 15)  (346 287)  (346 287)  routing T_7_17.sp4_h_r_6 <X> T_7_17.sp4_h_l_44


LogicTile_11_17

 (4 11)  (550 283)  (550 283)  routing T_11_17.sp4_v_b_1 <X> T_11_17.sp4_h_l_43


LogicTile_15_17

 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (0 3)  (762 275)  (762 275)  routing T_15_17.glb_netwk_3 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (24 3)  (786 275)  (786 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_h_l_11 <X> T_15_17.lc_trk_g0_6
 (25 6)  (787 278)  (787 278)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g1_6
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (8 11)  (770 283)  (770 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (9 11)  (771 283)  (771 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (10 11)  (772 283)  (772 283)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_42
 (14 11)  (776 283)  (776 283)  routing T_15_17.sp4_r_v_b_36 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (51 12)  (813 284)  (813 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 285)  (792 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g3_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (22 15)  (784 287)  (784 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (785 287)  (785 287)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g3_6
 (24 15)  (786 287)  (786 287)  routing T_15_17.sp4_v_b_46 <X> T_15_17.lc_trk_g3_6


LogicTile_16_17

 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g0_3
 (21 1)  (837 273)  (837 273)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g0_3
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.sp4_r_v_b_33 <X> T_16_17.lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g0_4
 (15 2)  (831 274)  (831 274)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g0_5
 (17 2)  (833 274)  (833 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_3 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (834 275)  (834 275)  routing T_16_17.top_op_5 <X> T_16_17.lc_trk_g0_5
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g0_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_4
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (27 9)  (843 281)  (843 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 283)  (846 283)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (834 285)  (834 285)  routing T_16_17.sp4_r_v_b_41 <X> T_16_17.lc_trk_g3_1
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (843 285)  (843 285)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (35 13)  (851 285)  (851 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.input_2_6
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g0_0
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (46 0)  (920 272)  (920 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g0_3
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (42 1)  (916 273)  (916 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (895 274)  (895 274)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.lft_op_7 <X> T_17_17.lc_trk_g0_7
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (14 3)  (888 275)  (888 275)  routing T_17_17.sp4_r_v_b_28 <X> T_17_17.lc_trk_g0_4
 (17 3)  (891 275)  (891 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 6)  (889 278)  (889 278)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g1_5
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (52 6)  (926 278)  (926 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (46 7)  (920 279)  (920 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (16 8)  (890 280)  (890 280)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (25 8)  (899 280)  (899 280)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (18 9)  (892 281)  (892 281)  routing T_17_17.sp4_v_b_33 <X> T_17_17.lc_trk_g2_1
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (24 9)  (898 281)  (898 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g2_2
 (14 13)  (888 285)  (888 285)  routing T_17_17.sp4_r_v_b_40 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 14)  (900 286)  (900 286)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 286)  (901 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 286)  (904 286)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (41 15)  (915 287)  (915 287)  LC_7 Logic Functioning bit
 (43 15)  (917 287)  (917 287)  LC_7 Logic Functioning bit
 (46 15)  (920 287)  (920 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_17

 (21 0)  (949 272)  (949 272)  routing T_18_17.wire_logic_cluster/lc_3/out <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 274)  (942 274)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g0_4
 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_3 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (14 3)  (942 275)  (942 275)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g0_4
 (15 3)  (943 275)  (943 275)  routing T_18_17.sp12_h_l_3 <X> T_18_17.lc_trk_g0_4
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 6)  (954 278)  (954 278)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (45 6)  (973 278)  (973 278)  LC_3 Logic Functioning bit
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 279)  (960 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 279)  (963 279)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.input_2_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (41 7)  (969 279)  (969 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (43 7)  (971 279)  (971 279)  LC_3 Logic Functioning bit
 (9 10)  (937 282)  (937 282)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_h_l_42
 (10 10)  (938 282)  (938 282)  routing T_18_17.sp4_h_r_4 <X> T_18_17.sp4_h_l_42
 (13 10)  (941 282)  (941 282)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_45
 (12 11)  (940 283)  (940 283)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_v_t_45
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g3_3
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp4_v_t_22 <X> T_18_17.lc_trk_g3_3
 (12 14)  (940 286)  (940 286)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (13 15)  (941 287)  (941 287)  routing T_18_17.sp4_h_r_8 <X> T_18_17.sp4_h_l_46
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 287)  (953 287)  routing T_18_17.sp4_r_v_b_46 <X> T_18_17.lc_trk_g3_6


LogicTile_19_17

 (27 0)  (1009 272)  (1009 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 273)  (1010 273)  routing T_19_17.lc_trk_g2_2 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 273)  (1013 273)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 273)  (1018 273)  LC_0 Logic Functioning bit
 (38 1)  (1020 273)  (1020 273)  LC_0 Logic Functioning bit
 (26 2)  (1008 274)  (1008 274)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 274)  (1012 274)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (42 2)  (1024 274)  (1024 274)  LC_1 Logic Functioning bit
 (50 2)  (1032 274)  (1032 274)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 275)  (1010 275)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 275)  (1012 275)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 275)  (1013 275)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (39 3)  (1021 275)  (1021 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (46 3)  (1028 275)  (1028 275)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.bot_op_2 <X> T_19_17.lc_trk_g1_2
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.bnr_op_7 <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (1007 278)  (1007 278)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g1_6
 (26 6)  (1008 278)  (1008 278)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 278)  (1012 278)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 278)  (1013 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 278)  (1017 278)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (42 6)  (1024 278)  (1024 278)  LC_3 Logic Functioning bit
 (21 7)  (1003 279)  (1003 279)  routing T_19_17.bnr_op_7 <X> T_19_17.lc_trk_g1_7
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.bnr_op_6 <X> T_19_17.lc_trk_g1_6
 (28 7)  (1010 279)  (1010 279)  routing T_19_17.lc_trk_g2_5 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 279)  (1013 279)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1016 279)  (1016 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (22 9)  (1004 281)  (1004 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (17 10)  (999 282)  (999 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (18 11)  (1000 283)  (1000 283)  routing T_19_17.sp4_r_v_b_37 <X> T_19_17.lc_trk_g2_5
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (24 11)  (1006 283)  (1006 283)  routing T_19_17.sp4_h_r_38 <X> T_19_17.lc_trk_g2_6
 (14 12)  (996 284)  (996 284)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (14 13)  (996 285)  (996 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (15 13)  (997 285)  (997 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (16 13)  (998 285)  (998 285)  routing T_19_17.sp4_h_r_40 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.tnr_op_6 <X> T_19_17.lc_trk_g3_6


LogicTile_20_17

 (22 3)  (1058 275)  (1058 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 275)  (1060 275)  routing T_20_17.bot_op_6 <X> T_20_17.lc_trk_g0_6
 (25 4)  (1061 276)  (1061 276)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 277)  (1059 277)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (25 5)  (1061 277)  (1061 277)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1060 278)  (1060 278)  routing T_20_17.bot_op_7 <X> T_20_17.lc_trk_g1_7
 (27 14)  (1063 286)  (1063 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 286)  (1066 286)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 286)  (1067 286)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (26 15)  (1062 287)  (1062 287)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 287)  (1063 287)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 287)  (1067 287)  routing T_20_17.lc_trk_g0_6 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (52 15)  (1088 287)  (1088 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_17

 (27 0)  (1117 272)  (1117 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 272)  (1126 272)  LC_0 Logic Functioning bit
 (39 0)  (1129 272)  (1129 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (42 0)  (1132 272)  (1132 272)  LC_0 Logic Functioning bit
 (44 0)  (1134 272)  (1134 272)  LC_0 Logic Functioning bit
 (45 0)  (1135 272)  (1135 272)  LC_0 Logic Functioning bit
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (36 1)  (1126 273)  (1126 273)  LC_0 Logic Functioning bit
 (39 1)  (1129 273)  (1129 273)  LC_0 Logic Functioning bit
 (41 1)  (1131 273)  (1131 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (50 1)  (1140 273)  (1140 273)  Carry_In_Mux bit 

 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1117 274)  (1117 274)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 274)  (1118 274)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (42 2)  (1132 274)  (1132 274)  LC_1 Logic Functioning bit
 (44 2)  (1134 274)  (1134 274)  LC_1 Logic Functioning bit
 (45 2)  (1135 274)  (1135 274)  LC_1 Logic Functioning bit
 (0 3)  (1090 275)  (1090 275)  routing T_21_17.glb_netwk_3 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (36 3)  (1126 275)  (1126 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (41 3)  (1131 275)  (1131 275)  LC_1 Logic Functioning bit
 (42 3)  (1132 275)  (1132 275)  LC_1 Logic Functioning bit
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.wire_logic_cluster/lc_3/out <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 276)  (1115 276)  routing T_21_17.wire_logic_cluster/lc_2/out <X> T_21_17.lc_trk_g1_2
 (27 4)  (1117 276)  (1117 276)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 276)  (1126 276)  LC_2 Logic Functioning bit
 (39 4)  (1129 276)  (1129 276)  LC_2 Logic Functioning bit
 (41 4)  (1131 276)  (1131 276)  LC_2 Logic Functioning bit
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (44 4)  (1134 276)  (1134 276)  LC_2 Logic Functioning bit
 (45 4)  (1135 276)  (1135 276)  LC_2 Logic Functioning bit
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (22 5)  (1112 277)  (1112 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1120 277)  (1120 277)  routing T_21_17.lc_trk_g1_2 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (39 5)  (1129 277)  (1129 277)  LC_2 Logic Functioning bit
 (41 5)  (1131 277)  (1131 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (17 6)  (1107 278)  (1107 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 278)  (1108 278)  routing T_21_17.wire_logic_cluster/lc_5/out <X> T_21_17.lc_trk_g1_5
 (25 6)  (1115 278)  (1115 278)  routing T_21_17.wire_logic_cluster/lc_6/out <X> T_21_17.lc_trk_g1_6
 (27 6)  (1117 278)  (1117 278)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (39 6)  (1129 278)  (1129 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (42 6)  (1132 278)  (1132 278)  LC_3 Logic Functioning bit
 (44 6)  (1134 278)  (1134 278)  LC_3 Logic Functioning bit
 (45 6)  (1135 278)  (1135 278)  LC_3 Logic Functioning bit
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (39 7)  (1129 279)  (1129 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (42 7)  (1132 279)  (1132 279)  LC_3 Logic Functioning bit
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 280)  (1118 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g3_4 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (39 8)  (1129 280)  (1129 280)  LC_4 Logic Functioning bit
 (41 8)  (1131 280)  (1131 280)  LC_4 Logic Functioning bit
 (42 8)  (1132 280)  (1132 280)  LC_4 Logic Functioning bit
 (44 8)  (1134 280)  (1134 280)  LC_4 Logic Functioning bit
 (45 8)  (1135 280)  (1135 280)  LC_4 Logic Functioning bit
 (36 9)  (1126 281)  (1126 281)  LC_4 Logic Functioning bit
 (39 9)  (1129 281)  (1129 281)  LC_4 Logic Functioning bit
 (41 9)  (1131 281)  (1131 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (27 10)  (1117 282)  (1117 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 282)  (1119 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 282)  (1120 282)  routing T_21_17.lc_trk_g1_5 <X> T_21_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 282)  (1122 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 282)  (1126 282)  LC_5 Logic Functioning bit
 (39 10)  (1129 282)  (1129 282)  LC_5 Logic Functioning bit
 (41 10)  (1131 282)  (1131 282)  LC_5 Logic Functioning bit
 (42 10)  (1132 282)  (1132 282)  LC_5 Logic Functioning bit
 (44 10)  (1134 282)  (1134 282)  LC_5 Logic Functioning bit
 (45 10)  (1135 282)  (1135 282)  LC_5 Logic Functioning bit
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (36 11)  (1126 283)  (1126 283)  LC_5 Logic Functioning bit
 (39 11)  (1129 283)  (1129 283)  LC_5 Logic Functioning bit
 (41 11)  (1131 283)  (1131 283)  LC_5 Logic Functioning bit
 (42 11)  (1132 283)  (1132 283)  LC_5 Logic Functioning bit
 (14 12)  (1104 284)  (1104 284)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g3_0
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 284)  (1108 284)  routing T_21_17.wire_logic_cluster/lc_1/out <X> T_21_17.lc_trk_g3_1
 (27 12)  (1117 284)  (1117 284)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (39 12)  (1129 284)  (1129 284)  LC_6 Logic Functioning bit
 (41 12)  (1131 284)  (1131 284)  LC_6 Logic Functioning bit
 (42 12)  (1132 284)  (1132 284)  LC_6 Logic Functioning bit
 (44 12)  (1134 284)  (1134 284)  LC_6 Logic Functioning bit
 (45 12)  (1135 284)  (1135 284)  LC_6 Logic Functioning bit
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 285)  (1126 285)  LC_6 Logic Functioning bit
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (41 13)  (1131 285)  (1131 285)  LC_6 Logic Functioning bit
 (42 13)  (1132 285)  (1132 285)  LC_6 Logic Functioning bit
 (0 14)  (1090 286)  (1090 286)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 286)  (1091 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 286)  (1101 286)  routing T_21_17.sp4_h_l_43 <X> T_21_17.sp4_v_t_46
 (14 14)  (1104 286)  (1104 286)  routing T_21_17.wire_logic_cluster/lc_4/out <X> T_21_17.lc_trk_g3_4
 (21 14)  (1111 286)  (1111 286)  routing T_21_17.wire_logic_cluster/lc_7/out <X> T_21_17.lc_trk_g3_7
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (39 14)  (1129 286)  (1129 286)  LC_7 Logic Functioning bit
 (41 14)  (1131 286)  (1131 286)  LC_7 Logic Functioning bit
 (42 14)  (1132 286)  (1132 286)  LC_7 Logic Functioning bit
 (44 14)  (1134 286)  (1134 286)  LC_7 Logic Functioning bit
 (45 14)  (1135 286)  (1135 286)  LC_7 Logic Functioning bit
 (1 15)  (1091 287)  (1091 287)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_7/s_r
 (17 15)  (1107 287)  (1107 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (39 15)  (1129 287)  (1129 287)  LC_7 Logic Functioning bit
 (41 15)  (1131 287)  (1131 287)  LC_7 Logic Functioning bit
 (42 15)  (1132 287)  (1132 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 272)  (1162 272)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g0_1
 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 272)  (1172 272)  routing T_22_17.lc_trk_g3_0 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (39 0)  (1183 272)  (1183 272)  LC_0 Logic Functioning bit
 (41 0)  (1185 272)  (1185 272)  LC_0 Logic Functioning bit
 (42 0)  (1186 272)  (1186 272)  LC_0 Logic Functioning bit
 (44 0)  (1188 272)  (1188 272)  LC_0 Logic Functioning bit
 (45 0)  (1189 272)  (1189 272)  LC_0 Logic Functioning bit
 (36 1)  (1180 273)  (1180 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (41 1)  (1185 273)  (1185 273)  LC_0 Logic Functioning bit
 (42 1)  (1186 273)  (1186 273)  LC_0 Logic Functioning bit
 (48 1)  (1192 273)  (1192 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1193 273)  (1193 273)  Carry_In_Mux bit 

 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 274)  (1148 274)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_t_37
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (39 2)  (1183 274)  (1183 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (42 2)  (1186 274)  (1186 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (52 2)  (1196 274)  (1196 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1144 275)  (1144 275)  routing T_22_17.glb_netwk_3 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (5 3)  (1149 275)  (1149 275)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_t_37
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (1181 275)  (1181 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (40 3)  (1184 275)  (1184 275)  LC_1 Logic Functioning bit
 (43 3)  (1187 275)  (1187 275)  LC_1 Logic Functioning bit
 (0 4)  (1144 276)  (1144 276)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1145 276)  (1145 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1145 277)  (1145 277)  routing T_22_17.lc_trk_g2_2 <X> T_22_17.wire_logic_cluster/lc_7/cen
 (8 6)  (1152 278)  (1152 278)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_h_l_41
 (9 6)  (1153 278)  (1153 278)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_h_l_41
 (10 6)  (1154 278)  (1154 278)  routing T_22_17.sp4_v_t_47 <X> T_22_17.sp4_h_l_41
 (25 8)  (1169 280)  (1169 280)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g2_2
 (22 9)  (1166 281)  (1166 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1167 281)  (1167 281)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g2_2
 (25 9)  (1169 281)  (1169 281)  routing T_22_17.sp4_v_t_23 <X> T_22_17.lc_trk_g2_2
 (4 10)  (1148 282)  (1148 282)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_t_43
 (6 10)  (1150 282)  (1150 282)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_t_43
 (5 11)  (1149 283)  (1149 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_t_43
 (11 11)  (1155 283)  (1155 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45
 (13 11)  (1157 283)  (1157 283)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_45
 (14 12)  (1158 284)  (1158 284)  routing T_22_17.wire_logic_cluster/lc_0/out <X> T_22_17.lc_trk_g3_0
 (17 13)  (1161 285)  (1161 285)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (1144 286)  (1144 286)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 286)  (1145 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (1160 286)  (1160 286)  routing T_22_17.sp4_v_t_16 <X> T_22_17.lc_trk_g3_5
 (17 14)  (1161 286)  (1161 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1162 286)  (1162 286)  routing T_22_17.sp4_v_t_16 <X> T_22_17.lc_trk_g3_5
 (0 15)  (1144 287)  (1144 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 287)  (1145 287)  routing T_22_17.lc_trk_g3_5 <X> T_22_17.wire_logic_cluster/lc_7/s_r


LogicTile_23_17

 (13 0)  (1211 272)  (1211 272)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_2
 (12 1)  (1210 273)  (1210 273)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_b_2


LogicTile_24_17

 (15 0)  (1267 272)  (1267 272)  routing T_24_17.bot_op_1 <X> T_24_17.lc_trk_g0_1
 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1252 275)  (1252 275)  routing T_24_17.glb_netwk_3 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1288 280)  (1288 280)  LC_4 Logic Functioning bit
 (38 8)  (1290 280)  (1290 280)  LC_4 Logic Functioning bit
 (41 8)  (1293 280)  (1293 280)  LC_4 Logic Functioning bit
 (43 8)  (1295 280)  (1295 280)  LC_4 Logic Functioning bit
 (45 8)  (1297 280)  (1297 280)  LC_4 Logic Functioning bit
 (46 8)  (1298 280)  (1298 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1300 280)  (1300 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (51 8)  (1303 280)  (1303 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (1288 281)  (1288 281)  LC_4 Logic Functioning bit
 (38 9)  (1290 281)  (1290 281)  LC_4 Logic Functioning bit
 (41 9)  (1293 281)  (1293 281)  LC_4 Logic Functioning bit
 (43 9)  (1295 281)  (1295 281)  LC_4 Logic Functioning bit


LogicTile_30_17

 (10 8)  (1574 280)  (1574 280)  routing T_30_17.sp4_v_t_39 <X> T_30_17.sp4_h_r_7


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (17 14)  (0 270)  (0 270)  IOB_1 IO Functioning bit


LogicTile_11_16

 (19 1)  (565 257)  (565 257)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_16

 (28 2)  (902 258)  (902 258)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (41 2)  (915 258)  (915 258)  LC_1 Logic Functioning bit
 (43 2)  (917 258)  (917 258)  LC_1 Logic Functioning bit
 (46 2)  (920 258)  (920 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (28 3)  (902 259)  (902 259)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 259)  (903 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 259)  (904 259)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (18 9)  (892 265)  (892 265)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_r_v_b_41 <X> T_17_16.lc_trk_g3_1


LogicTile_19_16

 (21 0)  (1003 256)  (1003 256)  routing T_19_16.bnr_op_3 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (1003 257)  (1003 257)  routing T_19_16.bnr_op_3 <X> T_19_16.lc_trk_g0_3
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_3 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 260)  (1015 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (45 4)  (1027 260)  (1027 260)  LC_2 Logic Functioning bit
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 261)  (1012 261)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (38 5)  (1020 261)  (1020 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (40 5)  (1022 261)  (1022 261)  LC_2 Logic Functioning bit
 (42 5)  (1024 261)  (1024 261)  LC_2 Logic Functioning bit
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g2_2
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 269)  (1005 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2
 (24 13)  (1006 269)  (1006 269)  routing T_19_16.sp4_v_b_42 <X> T_19_16.lc_trk_g3_2


LogicTile_20_16

 (15 0)  (1051 256)  (1051 256)  routing T_20_16.bot_op_1 <X> T_20_16.lc_trk_g0_1
 (17 0)  (1053 256)  (1053 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (1058 257)  (1058 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 257)  (1060 257)  routing T_20_16.bot_op_2 <X> T_20_16.lc_trk_g0_2
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (1042 258)  (1042 258)  routing T_20_16.sp4_h_l_42 <X> T_20_16.sp4_v_t_37
 (0 3)  (1036 259)  (1036 259)  routing T_20_16.glb_netwk_3 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g0_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.sp4_v_b_21 <X> T_20_16.lc_trk_g1_5
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp4_v_b_21 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.wire_logic_cluster/lc_7/out <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 10)  (1061 266)  (1061 266)  routing T_20_16.wire_logic_cluster/lc_6/out <X> T_20_16.lc_trk_g2_6
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 268)  (1073 268)  LC_6 Logic Functioning bit
 (39 12)  (1075 268)  (1075 268)  LC_6 Logic Functioning bit
 (41 12)  (1077 268)  (1077 268)  LC_6 Logic Functioning bit
 (43 12)  (1079 268)  (1079 268)  LC_6 Logic Functioning bit
 (45 12)  (1081 268)  (1081 268)  LC_6 Logic Functioning bit
 (31 13)  (1067 269)  (1067 269)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (1073 269)  (1073 269)  LC_6 Logic Functioning bit
 (39 13)  (1075 269)  (1075 269)  LC_6 Logic Functioning bit
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (1061 270)  (1061 270)  routing T_20_16.wire_logic_cluster/lc_6/out <X> T_20_16.lc_trk_g3_6
 (28 14)  (1064 270)  (1064 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 270)  (1070 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (37 14)  (1073 270)  (1073 270)  LC_7 Logic Functioning bit
 (39 14)  (1075 270)  (1075 270)  LC_7 Logic Functioning bit
 (41 14)  (1077 270)  (1077 270)  LC_7 Logic Functioning bit
 (43 14)  (1079 270)  (1079 270)  LC_7 Logic Functioning bit
 (45 14)  (1081 270)  (1081 270)  LC_7 Logic Functioning bit
 (0 15)  (1036 271)  (1036 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 271)  (1066 271)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 271)  (1067 271)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 271)  (1072 271)  LC_7 Logic Functioning bit
 (37 15)  (1073 271)  (1073 271)  LC_7 Logic Functioning bit
 (38 15)  (1074 271)  (1074 271)  LC_7 Logic Functioning bit
 (39 15)  (1075 271)  (1075 271)  LC_7 Logic Functioning bit


LogicTile_21_16

 (31 2)  (1121 258)  (1121 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 258)  (1124 258)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (37 2)  (1127 258)  (1127 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (39 2)  (1129 258)  (1129 258)  LC_1 Logic Functioning bit
 (41 2)  (1131 258)  (1131 258)  LC_1 Logic Functioning bit
 (43 2)  (1133 258)  (1133 258)  LC_1 Logic Functioning bit
 (27 3)  (1117 259)  (1117 259)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 259)  (1118 259)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (1126 259)  (1126 259)  LC_1 Logic Functioning bit
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (38 3)  (1128 259)  (1128 259)  LC_1 Logic Functioning bit
 (39 3)  (1129 259)  (1129 259)  LC_1 Logic Functioning bit
 (40 3)  (1130 259)  (1130 259)  LC_1 Logic Functioning bit
 (42 3)  (1132 259)  (1132 259)  LC_1 Logic Functioning bit
 (15 4)  (1105 260)  (1105 260)  routing T_21_16.top_op_1 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.top_op_3 <X> T_21_16.lc_trk_g1_3
 (26 4)  (1116 260)  (1116 260)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 260)  (1120 260)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 260)  (1121 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (14 5)  (1104 261)  (1104 261)  routing T_21_16.top_op_0 <X> T_21_16.lc_trk_g1_0
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.top_op_0 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (1108 261)  (1108 261)  routing T_21_16.top_op_1 <X> T_21_16.lc_trk_g1_1
 (21 5)  (1111 261)  (1111 261)  routing T_21_16.top_op_3 <X> T_21_16.lc_trk_g1_3
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.top_op_2 <X> T_21_16.lc_trk_g1_2
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 261)  (1117 261)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 261)  (1120 261)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 261)  (1122 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1124 261)  (1124 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_2
 (35 5)  (1125 261)  (1125 261)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_2
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.top_op_5 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g1_7
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 262)  (1124 262)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (37 6)  (1127 262)  (1127 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (39 6)  (1129 262)  (1129 262)  LC_3 Logic Functioning bit
 (41 6)  (1131 262)  (1131 262)  LC_3 Logic Functioning bit
 (42 6)  (1132 262)  (1132 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (14 7)  (1104 263)  (1104 263)  routing T_21_16.top_op_4 <X> T_21_16.lc_trk_g1_4
 (15 7)  (1105 263)  (1105 263)  routing T_21_16.top_op_4 <X> T_21_16.lc_trk_g1_4
 (17 7)  (1107 263)  (1107 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1108 263)  (1108 263)  routing T_21_16.top_op_5 <X> T_21_16.lc_trk_g1_5
 (21 7)  (1111 263)  (1111 263)  routing T_21_16.top_op_7 <X> T_21_16.lc_trk_g1_7
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1114 263)  (1114 263)  routing T_21_16.top_op_6 <X> T_21_16.lc_trk_g1_6
 (25 7)  (1115 263)  (1115 263)  routing T_21_16.top_op_6 <X> T_21_16.lc_trk_g1_6
 (27 7)  (1117 263)  (1117 263)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 263)  (1122 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (1124 263)  (1124 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_3
 (35 7)  (1125 263)  (1125 263)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_3
 (36 7)  (1126 263)  (1126 263)  LC_3 Logic Functioning bit
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (38 7)  (1128 263)  (1128 263)  LC_3 Logic Functioning bit
 (39 7)  (1129 263)  (1129 263)  LC_3 Logic Functioning bit
 (40 7)  (1130 263)  (1130 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (43 7)  (1133 263)  (1133 263)  LC_3 Logic Functioning bit
 (3 8)  (1093 264)  (1093 264)  routing T_21_16.sp12_v_t_22 <X> T_21_16.sp12_v_b_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 264)  (1108 264)  routing T_21_16.wire_logic_cluster/lc_1/out <X> T_21_16.lc_trk_g2_1
 (25 8)  (1115 264)  (1115 264)  routing T_21_16.wire_logic_cluster/lc_2/out <X> T_21_16.lc_trk_g2_2
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 264)  (1118 264)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (39 8)  (1129 264)  (1129 264)  LC_4 Logic Functioning bit
 (40 8)  (1130 264)  (1130 264)  LC_4 Logic Functioning bit
 (41 8)  (1131 264)  (1131 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (43 8)  (1133 264)  (1133 264)  LC_4 Logic Functioning bit
 (50 8)  (1140 264)  (1140 264)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (1142 264)  (1142 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 265)  (1118 265)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (38 9)  (1128 265)  (1128 265)  LC_4 Logic Functioning bit
 (39 9)  (1129 265)  (1129 265)  LC_4 Logic Functioning bit
 (41 9)  (1131 265)  (1131 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (53 9)  (1143 265)  (1143 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (38 10)  (1128 266)  (1128 266)  LC_5 Logic Functioning bit
 (39 10)  (1129 266)  (1129 266)  LC_5 Logic Functioning bit
 (41 10)  (1131 266)  (1131 266)  LC_5 Logic Functioning bit
 (42 10)  (1132 266)  (1132 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (27 11)  (1117 267)  (1117 267)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 267)  (1120 267)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 267)  (1122 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1124 267)  (1124 267)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_5
 (35 11)  (1125 267)  (1125 267)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.input_2_5
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (37 11)  (1127 267)  (1127 267)  LC_5 Logic Functioning bit
 (38 11)  (1128 267)  (1128 267)  LC_5 Logic Functioning bit
 (39 11)  (1129 267)  (1129 267)  LC_5 Logic Functioning bit
 (40 11)  (1130 267)  (1130 267)  LC_5 Logic Functioning bit
 (41 11)  (1131 267)  (1131 267)  LC_5 Logic Functioning bit
 (42 11)  (1132 267)  (1132 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g1_4 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (38 12)  (1128 268)  (1128 268)  LC_6 Logic Functioning bit
 (41 12)  (1131 268)  (1131 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (50 12)  (1140 268)  (1140 268)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (1105 269)  (1105 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (16 13)  (1106 269)  (1106 269)  routing T_21_16.sp4_v_t_29 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (41 13)  (1131 269)  (1131 269)  LC_6 Logic Functioning bit
 (43 13)  (1133 269)  (1133 269)  LC_6 Logic Functioning bit
 (53 13)  (1143 269)  (1143 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (1113 271)  (1113 271)  routing T_21_16.sp12_v_t_21 <X> T_21_16.lc_trk_g3_6
 (25 15)  (1115 271)  (1115 271)  routing T_21_16.sp12_v_t_21 <X> T_21_16.lc_trk_g3_6


LogicTile_22_16

 (27 0)  (1171 256)  (1171 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 256)  (1180 256)  LC_0 Logic Functioning bit
 (39 0)  (1183 256)  (1183 256)  LC_0 Logic Functioning bit
 (41 0)  (1185 256)  (1185 256)  LC_0 Logic Functioning bit
 (42 0)  (1186 256)  (1186 256)  LC_0 Logic Functioning bit
 (44 0)  (1188 256)  (1188 256)  LC_0 Logic Functioning bit
 (45 0)  (1189 256)  (1189 256)  LC_0 Logic Functioning bit
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 257)  (1168 257)  routing T_22_16.bot_op_2 <X> T_22_16.lc_trk_g0_2
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (39 1)  (1183 257)  (1183 257)  LC_0 Logic Functioning bit
 (41 1)  (1185 257)  (1185 257)  LC_0 Logic Functioning bit
 (42 1)  (1186 257)  (1186 257)  LC_0 Logic Functioning bit
 (50 1)  (1194 257)  (1194 257)  Carry_In_Mux bit 

 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1171 258)  (1171 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 258)  (1172 258)  routing T_22_16.lc_trk_g3_1 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (39 2)  (1183 258)  (1183 258)  LC_1 Logic Functioning bit
 (41 2)  (1185 258)  (1185 258)  LC_1 Logic Functioning bit
 (42 2)  (1186 258)  (1186 258)  LC_1 Logic Functioning bit
 (44 2)  (1188 258)  (1188 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (0 3)  (1144 259)  (1144 259)  routing T_22_16.glb_netwk_3 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (36 3)  (1180 259)  (1180 259)  LC_1 Logic Functioning bit
 (39 3)  (1183 259)  (1183 259)  LC_1 Logic Functioning bit
 (41 3)  (1185 259)  (1185 259)  LC_1 Logic Functioning bit
 (42 3)  (1186 259)  (1186 259)  LC_1 Logic Functioning bit
 (1 4)  (1145 260)  (1145 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 260)  (1169 260)  routing T_22_16.wire_logic_cluster/lc_2/out <X> T_22_16.lc_trk_g1_2
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (39 4)  (1183 260)  (1183 260)  LC_2 Logic Functioning bit
 (41 4)  (1185 260)  (1185 260)  LC_2 Logic Functioning bit
 (42 4)  (1186 260)  (1186 260)  LC_2 Logic Functioning bit
 (44 4)  (1188 260)  (1188 260)  LC_2 Logic Functioning bit
 (45 4)  (1189 260)  (1189 260)  LC_2 Logic Functioning bit
 (1 5)  (1145 261)  (1145 261)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_7/cen
 (22 5)  (1166 261)  (1166 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1174 261)  (1174 261)  routing T_22_16.lc_trk_g1_2 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (41 5)  (1185 261)  (1185 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (17 6)  (1161 262)  (1161 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1162 262)  (1162 262)  routing T_22_16.wire_logic_cluster/lc_5/out <X> T_22_16.lc_trk_g1_5
 (25 6)  (1169 262)  (1169 262)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g1_6
 (27 6)  (1171 262)  (1171 262)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (39 6)  (1183 262)  (1183 262)  LC_3 Logic Functioning bit
 (41 6)  (1185 262)  (1185 262)  LC_3 Logic Functioning bit
 (42 6)  (1186 262)  (1186 262)  LC_3 Logic Functioning bit
 (44 6)  (1188 262)  (1188 262)  LC_3 Logic Functioning bit
 (45 6)  (1189 262)  (1189 262)  LC_3 Logic Functioning bit
 (22 7)  (1166 263)  (1166 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1174 263)  (1174 263)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (39 7)  (1183 263)  (1183 263)  LC_3 Logic Functioning bit
 (41 7)  (1185 263)  (1185 263)  LC_3 Logic Functioning bit
 (42 7)  (1186 263)  (1186 263)  LC_3 Logic Functioning bit
 (27 8)  (1171 264)  (1171 264)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 264)  (1172 264)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 264)  (1174 264)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (39 8)  (1183 264)  (1183 264)  LC_4 Logic Functioning bit
 (41 8)  (1185 264)  (1185 264)  LC_4 Logic Functioning bit
 (42 8)  (1186 264)  (1186 264)  LC_4 Logic Functioning bit
 (44 8)  (1188 264)  (1188 264)  LC_4 Logic Functioning bit
 (45 8)  (1189 264)  (1189 264)  LC_4 Logic Functioning bit
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (39 9)  (1183 265)  (1183 265)  LC_4 Logic Functioning bit
 (41 9)  (1185 265)  (1185 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 266)  (1174 266)  routing T_22_16.lc_trk_g1_5 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (39 10)  (1183 266)  (1183 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (42 10)  (1186 266)  (1186 266)  LC_5 Logic Functioning bit
 (44 10)  (1188 266)  (1188 266)  LC_5 Logic Functioning bit
 (45 10)  (1189 266)  (1189 266)  LC_5 Logic Functioning bit
 (36 11)  (1180 267)  (1180 267)  LC_5 Logic Functioning bit
 (39 11)  (1183 267)  (1183 267)  LC_5 Logic Functioning bit
 (41 11)  (1185 267)  (1185 267)  LC_5 Logic Functioning bit
 (42 11)  (1186 267)  (1186 267)  LC_5 Logic Functioning bit
 (14 12)  (1158 268)  (1158 268)  routing T_22_16.wire_logic_cluster/lc_0/out <X> T_22_16.lc_trk_g3_0
 (17 12)  (1161 268)  (1161 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 268)  (1162 268)  routing T_22_16.wire_logic_cluster/lc_1/out <X> T_22_16.lc_trk_g3_1
 (27 12)  (1171 268)  (1171 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 268)  (1180 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (41 12)  (1185 268)  (1185 268)  LC_6 Logic Functioning bit
 (42 12)  (1186 268)  (1186 268)  LC_6 Logic Functioning bit
 (44 12)  (1188 268)  (1188 268)  LC_6 Logic Functioning bit
 (45 12)  (1189 268)  (1189 268)  LC_6 Logic Functioning bit
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1174 269)  (1174 269)  routing T_22_16.lc_trk_g1_6 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 269)  (1180 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (41 13)  (1185 269)  (1185 269)  LC_6 Logic Functioning bit
 (42 13)  (1186 269)  (1186 269)  LC_6 Logic Functioning bit
 (0 14)  (1144 270)  (1144 270)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 270)  (1145 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1158 270)  (1158 270)  routing T_22_16.wire_logic_cluster/lc_4/out <X> T_22_16.lc_trk_g3_4
 (16 14)  (1160 270)  (1160 270)  routing T_22_16.sp12_v_t_10 <X> T_22_16.lc_trk_g3_5
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1165 270)  (1165 270)  routing T_22_16.wire_logic_cluster/lc_7/out <X> T_22_16.lc_trk_g3_7
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1171 270)  (1171 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 270)  (1172 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 270)  (1174 270)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (39 14)  (1183 270)  (1183 270)  LC_7 Logic Functioning bit
 (41 14)  (1185 270)  (1185 270)  LC_7 Logic Functioning bit
 (42 14)  (1186 270)  (1186 270)  LC_7 Logic Functioning bit
 (44 14)  (1188 270)  (1188 270)  LC_7 Logic Functioning bit
 (45 14)  (1189 270)  (1189 270)  LC_7 Logic Functioning bit
 (0 15)  (1144 271)  (1144 271)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 271)  (1145 271)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_7/s_r
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1174 271)  (1174 271)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (39 15)  (1183 271)  (1183 271)  LC_7 Logic Functioning bit
 (41 15)  (1185 271)  (1185 271)  LC_7 Logic Functioning bit
 (42 15)  (1186 271)  (1186 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_3 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (31 2)  (1283 258)  (1283 258)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 258)  (1284 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 258)  (1288 258)  LC_1 Logic Functioning bit
 (37 2)  (1289 258)  (1289 258)  LC_1 Logic Functioning bit
 (38 2)  (1290 258)  (1290 258)  LC_1 Logic Functioning bit
 (39 2)  (1291 258)  (1291 258)  LC_1 Logic Functioning bit
 (45 2)  (1297 258)  (1297 258)  LC_1 Logic Functioning bit
 (0 3)  (1252 259)  (1252 259)  routing T_24_16.glb_netwk_3 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (16 3)  (1268 259)  (1268 259)  routing T_24_16.sp12_h_r_12 <X> T_24_16.lc_trk_g0_4
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (36 3)  (1288 259)  (1288 259)  LC_1 Logic Functioning bit
 (37 3)  (1289 259)  (1289 259)  LC_1 Logic Functioning bit
 (38 3)  (1290 259)  (1290 259)  LC_1 Logic Functioning bit
 (39 3)  (1291 259)  (1291 259)  LC_1 Logic Functioning bit


LogicTile_26_16

 (3 0)  (1351 256)  (1351 256)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0
 (3 1)  (1351 257)  (1351 257)  routing T_26_16.sp12_h_r_0 <X> T_26_16.sp12_v_b_0


LogicTile_28_16

 (27 0)  (1483 256)  (1483 256)  routing T_28_16.lc_trk_g1_0 <X> T_28_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 256)  (1485 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 256)  (1488 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 256)  (1492 256)  LC_0 Logic Functioning bit
 (39 0)  (1495 256)  (1495 256)  LC_0 Logic Functioning bit
 (41 0)  (1497 256)  (1497 256)  LC_0 Logic Functioning bit
 (42 0)  (1498 256)  (1498 256)  LC_0 Logic Functioning bit
 (45 0)  (1501 256)  (1501 256)  LC_0 Logic Functioning bit
 (36 1)  (1492 257)  (1492 257)  LC_0 Logic Functioning bit
 (39 1)  (1495 257)  (1495 257)  LC_0 Logic Functioning bit
 (41 1)  (1497 257)  (1497 257)  LC_0 Logic Functioning bit
 (42 1)  (1498 257)  (1498 257)  LC_0 Logic Functioning bit
 (49 1)  (1505 257)  (1505 257)  Carry_In_Mux bit 

 (53 1)  (1509 257)  (1509 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1456 258)  (1456 258)  routing T_28_16.glb_netwk_3 <X> T_28_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 258)  (1458 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1456 259)  (1456 259)  routing T_28_16.glb_netwk_3 <X> T_28_16.wire_logic_cluster/lc_7/clk
 (14 4)  (1470 260)  (1470 260)  routing T_28_16.wire_logic_cluster/lc_0/out <X> T_28_16.lc_trk_g1_0
 (17 5)  (1473 261)  (1473 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0


LogicTile_30_16

 (3 3)  (1567 259)  (1567 259)  routing T_30_16.sp12_v_b_0 <X> T_30_16.sp12_h_l_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (1729 262)  (1729 262)  IO control bit: GIORIGHT1_IE_1

 (17 9)  (1743 265)  (1743 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit


LogicTile_14_15

 (3 6)  (711 246)  (711 246)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23
 (3 7)  (711 247)  (711 247)  routing T_14_15.sp12_h_r_0 <X> T_14_15.sp12_v_t_23


LogicTile_16_15

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (841 242)  (841 242)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 243)  (840 243)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (25 3)  (841 243)  (841 243)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g0_6
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 243)  (846 243)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (38 3)  (854 243)  (854 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 248)  (834 248)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g2_1
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp12_v_b_14 <X> T_16_15.lc_trk_g2_6


LogicTile_17_15

 (4 14)  (878 254)  (878 254)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_t_44
 (6 14)  (880 254)  (880 254)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_t_44
 (5 15)  (879 255)  (879 255)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_t_44


LogicTile_18_15

 (8 7)  (936 247)  (936 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41
 (9 7)  (937 247)  (937 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41
 (10 7)  (938 247)  (938 247)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_41


LogicTile_20_15

 (27 0)  (1063 240)  (1063 240)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 240)  (1067 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 240)  (1068 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 240)  (1069 240)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (38 0)  (1074 240)  (1074 240)  LC_0 Logic Functioning bit
 (26 1)  (1062 241)  (1062 241)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 241)  (1063 241)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 241)  (1066 241)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 241)  (1067 241)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (38 1)  (1074 241)  (1074 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (51 1)  (1087 241)  (1087 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 242)  (1040 242)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_37
 (25 2)  (1061 242)  (1061 242)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g0_6
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (39 2)  (1075 242)  (1075 242)  LC_1 Logic Functioning bit
 (41 2)  (1077 242)  (1077 242)  LC_1 Logic Functioning bit
 (45 2)  (1081 242)  (1081 242)  LC_1 Logic Functioning bit
 (50 2)  (1086 242)  (1086 242)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1088 242)  (1088 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (5 3)  (1041 243)  (1041 243)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_37
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1060 243)  (1060 243)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1061 243)  (1061 243)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g0_6
 (28 3)  (1064 243)  (1064 243)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g2_2 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (38 3)  (1074 243)  (1074 243)  LC_1 Logic Functioning bit
 (40 3)  (1076 243)  (1076 243)  LC_1 Logic Functioning bit
 (47 3)  (1083 243)  (1083 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1087 243)  (1087 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (1041 244)  (1041 244)  routing T_20_15.sp4_v_t_38 <X> T_20_15.sp4_h_r_3
 (14 4)  (1050 244)  (1050 244)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (22 4)  (1058 244)  (1058 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1060 244)  (1060 244)  routing T_20_15.bot_op_3 <X> T_20_15.lc_trk_g1_3
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.wire_logic_cluster/lc_2/out <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1076 244)  (1076 244)  LC_2 Logic Functioning bit
 (15 5)  (1051 245)  (1051 245)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (16 5)  (1052 245)  (1052 245)  routing T_20_15.sp4_h_r_8 <X> T_20_15.lc_trk_g1_0
 (17 5)  (1053 245)  (1053 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (1062 245)  (1062 245)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 245)  (1068 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1070 245)  (1070 245)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.input_2_2
 (35 5)  (1071 245)  (1071 245)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.input_2_2
 (41 5)  (1077 245)  (1077 245)  LC_2 Logic Functioning bit
 (43 5)  (1079 245)  (1079 245)  LC_2 Logic Functioning bit
 (25 6)  (1061 246)  (1061 246)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g1_6
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 246)  (1063 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 246)  (1064 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 246)  (1070 246)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (47 6)  (1083 246)  (1083 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1088 246)  (1088 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1058 247)  (1058 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (1060 247)  (1060 247)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g1_6
 (25 7)  (1061 247)  (1061 247)  routing T_20_15.sp12_h_l_5 <X> T_20_15.lc_trk_g1_6
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 247)  (1063 247)  routing T_20_15.lc_trk_g1_6 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 247)  (1067 247)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (1069 247)  (1069 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.input_2_3
 (34 7)  (1070 247)  (1070 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.input_2_3
 (35 7)  (1071 247)  (1071 247)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.input_2_3
 (41 7)  (1077 247)  (1077 247)  LC_3 Logic Functioning bit
 (47 7)  (1083 247)  (1083 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.wire_logic_cluster/lc_1/out <X> T_20_15.lc_trk_g2_1
 (25 8)  (1061 248)  (1061 248)  routing T_20_15.wire_logic_cluster/lc_2/out <X> T_20_15.lc_trk_g2_2
 (12 9)  (1048 249)  (1048 249)  routing T_20_15.sp4_h_r_8 <X> T_20_15.sp4_v_b_8
 (22 9)  (1058 249)  (1058 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (21 11)  (1057 251)  (1057 251)  routing T_20_15.sp4_r_v_b_39 <X> T_20_15.lc_trk_g2_7
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 251)  (1064 251)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 251)  (1067 251)  routing T_20_15.lc_trk_g1_3 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (1070 251)  (1070 251)  routing T_20_15.lc_trk_g1_0 <X> T_20_15.input_2_5
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (43 11)  (1079 251)  (1079 251)  LC_5 Logic Functioning bit
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g3_2
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1060 253)  (1060 253)  routing T_20_15.rgt_op_2 <X> T_20_15.lc_trk_g3_2
 (16 14)  (1052 254)  (1052 254)  routing T_20_15.sp12_v_b_21 <X> T_20_15.lc_trk_g3_5
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (18 15)  (1054 255)  (1054 255)  routing T_20_15.sp12_v_b_21 <X> T_20_15.lc_trk_g3_5


LogicTile_21_15

 (8 1)  (1098 241)  (1098 241)  routing T_21_15.sp4_v_t_47 <X> T_21_15.sp4_v_b_1
 (10 1)  (1100 241)  (1100 241)  routing T_21_15.sp4_v_t_47 <X> T_21_15.sp4_v_b_1
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 243)  (1090 243)  routing T_21_15.glb_netwk_3 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (14 3)  (1104 243)  (1104 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (15 3)  (1105 243)  (1105 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (16 3)  (1106 243)  (1106 243)  routing T_21_15.sp4_h_r_4 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 4)  (1116 244)  (1116 244)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 244)  (1117 244)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g3_0 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 244)  (1127 244)  LC_2 Logic Functioning bit
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (41 4)  (1131 244)  (1131 244)  LC_2 Logic Functioning bit
 (43 4)  (1133 244)  (1133 244)  LC_2 Logic Functioning bit
 (45 4)  (1135 244)  (1135 244)  LC_2 Logic Functioning bit
 (27 5)  (1117 245)  (1117 245)  routing T_21_15.lc_trk_g1_5 <X> T_21_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 245)  (1119 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 245)  (1127 245)  LC_2 Logic Functioning bit
 (39 5)  (1129 245)  (1129 245)  LC_2 Logic Functioning bit
 (40 5)  (1130 245)  (1130 245)  LC_2 Logic Functioning bit
 (42 5)  (1132 245)  (1132 245)  LC_2 Logic Functioning bit
 (53 5)  (1143 245)  (1143 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (15 6)  (1105 246)  (1105 246)  routing T_21_15.lft_op_5 <X> T_21_15.lc_trk_g1_5
 (17 6)  (1107 246)  (1107 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1108 246)  (1108 246)  routing T_21_15.lft_op_5 <X> T_21_15.lc_trk_g1_5
 (14 12)  (1104 252)  (1104 252)  routing T_21_15.rgt_op_0 <X> T_21_15.lc_trk_g3_0
 (25 12)  (1115 252)  (1115 252)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g3_2
 (15 13)  (1105 253)  (1105 253)  routing T_21_15.rgt_op_0 <X> T_21_15.lc_trk_g3_0
 (17 13)  (1107 253)  (1107 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (1091 254)  (1091 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 255)  (1091 255)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_7/s_r
 (8 15)  (1098 255)  (1098 255)  routing T_21_15.sp4_h_r_4 <X> T_21_15.sp4_v_t_47
 (9 15)  (1099 255)  (1099 255)  routing T_21_15.sp4_h_r_4 <X> T_21_15.sp4_v_t_47
 (10 15)  (1100 255)  (1100 255)  routing T_21_15.sp4_h_r_4 <X> T_21_15.sp4_v_t_47


LogicTile_22_15

 (14 0)  (1158 240)  (1158 240)  routing T_22_15.wire_logic_cluster/lc_0/out <X> T_22_15.lc_trk_g0_0
 (15 0)  (1159 240)  (1159 240)  routing T_22_15.top_op_1 <X> T_22_15.lc_trk_g0_1
 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (1170 240)  (1170 240)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 240)  (1174 240)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 240)  (1177 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1162 241)  (1162 241)  routing T_22_15.top_op_1 <X> T_22_15.lc_trk_g0_1
 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 241)  (1168 241)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g0_2
 (25 1)  (1169 241)  (1169 241)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g0_2
 (26 1)  (1170 241)  (1170 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 241)  (1172 241)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g0_7 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 241)  (1175 241)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 241)  (1177 241)  routing T_22_15.lc_trk_g2_0 <X> T_22_15.input_2_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (40 1)  (1184 241)  (1184 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (47 1)  (1191 241)  (1191 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1144 242)  (1144 242)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 242)  (1146 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (1166 242)  (1166 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1168 242)  (1168 242)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g0_7
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1172 242)  (1172 242)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g3_5 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 242)  (1177 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 242)  (1178 242)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (45 2)  (1189 242)  (1189 242)  LC_1 Logic Functioning bit
 (47 2)  (1191 242)  (1191 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1194 242)  (1194 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (1144 243)  (1144 243)  routing T_22_15.glb_netwk_3 <X> T_22_15.wire_logic_cluster/lc_7/clk
 (1 3)  (1145 243)  (1145 243)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 3)  (1165 243)  (1165 243)  routing T_22_15.top_op_7 <X> T_22_15.lc_trk_g0_7
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 243)  (1180 243)  LC_1 Logic Functioning bit
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1168 244)  (1168 244)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (25 4)  (1169 244)  (1169 244)  routing T_22_15.lft_op_2 <X> T_22_15.lc_trk_g1_2
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (1184 244)  (1184 244)  LC_2 Logic Functioning bit
 (41 4)  (1185 244)  (1185 244)  LC_2 Logic Functioning bit
 (42 4)  (1186 244)  (1186 244)  LC_2 Logic Functioning bit
 (43 4)  (1187 244)  (1187 244)  LC_2 Logic Functioning bit
 (14 5)  (1158 245)  (1158 245)  routing T_22_15.top_op_0 <X> T_22_15.lc_trk_g1_0
 (15 5)  (1159 245)  (1159 245)  routing T_22_15.top_op_0 <X> T_22_15.lc_trk_g1_0
 (17 5)  (1161 245)  (1161 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1168 245)  (1168 245)  routing T_22_15.lft_op_2 <X> T_22_15.lc_trk_g1_2
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (41 5)  (1185 245)  (1185 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (43 5)  (1187 245)  (1187 245)  LC_2 Logic Functioning bit
 (46 5)  (1190 245)  (1190 245)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (15 6)  (1159 246)  (1159 246)  routing T_22_15.top_op_5 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (27 6)  (1171 246)  (1171 246)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 246)  (1177 246)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (1162 247)  (1162 247)  routing T_22_15.top_op_5 <X> T_22_15.lc_trk_g1_5
 (22 7)  (1166 247)  (1166 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 247)  (1168 247)  routing T_22_15.top_op_6 <X> T_22_15.lc_trk_g1_6
 (25 7)  (1169 247)  (1169 247)  routing T_22_15.top_op_6 <X> T_22_15.lc_trk_g1_6
 (26 7)  (1170 247)  (1170 247)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 247)  (1174 247)  routing T_22_15.lc_trk_g3_3 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (1177 247)  (1177 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (34 7)  (1178 247)  (1178 247)  routing T_22_15.lc_trk_g3_0 <X> T_22_15.input_2_3
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (41 7)  (1185 247)  (1185 247)  LC_3 Logic Functioning bit
 (43 7)  (1187 247)  (1187 247)  LC_3 Logic Functioning bit
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 248)  (1162 248)  routing T_22_15.wire_logic_cluster/lc_1/out <X> T_22_15.lc_trk_g2_1
 (27 8)  (1171 248)  (1171 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 248)  (1172 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 248)  (1174 248)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (42 8)  (1186 248)  (1186 248)  LC_4 Logic Functioning bit
 (45 8)  (1189 248)  (1189 248)  LC_4 Logic Functioning bit
 (46 8)  (1190 248)  (1190 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (1192 248)  (1192 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1194 248)  (1194 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (1159 249)  (1159 249)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g2_0
 (16 9)  (1160 249)  (1160 249)  routing T_22_15.sp4_v_t_29 <X> T_22_15.lc_trk_g2_0
 (17 9)  (1161 249)  (1161 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 249)  (1172 249)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (43 9)  (1187 249)  (1187 249)  LC_4 Logic Functioning bit
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (37 10)  (1181 250)  (1181 250)  LC_5 Logic Functioning bit
 (38 10)  (1182 250)  (1182 250)  LC_5 Logic Functioning bit
 (39 10)  (1183 250)  (1183 250)  LC_5 Logic Functioning bit
 (41 10)  (1185 250)  (1185 250)  LC_5 Logic Functioning bit
 (42 10)  (1186 250)  (1186 250)  LC_5 Logic Functioning bit
 (43 10)  (1187 250)  (1187 250)  LC_5 Logic Functioning bit
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp12_v_t_21 <X> T_22_15.lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp12_v_t_21 <X> T_22_15.lc_trk_g2_6
 (27 11)  (1171 251)  (1171 251)  routing T_22_15.lc_trk_g1_0 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 251)  (1175 251)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 251)  (1176 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1180 251)  (1180 251)  LC_5 Logic Functioning bit
 (37 11)  (1181 251)  (1181 251)  LC_5 Logic Functioning bit
 (38 11)  (1182 251)  (1182 251)  LC_5 Logic Functioning bit
 (39 11)  (1183 251)  (1183 251)  LC_5 Logic Functioning bit
 (40 11)  (1184 251)  (1184 251)  LC_5 Logic Functioning bit
 (41 11)  (1185 251)  (1185 251)  LC_5 Logic Functioning bit
 (42 11)  (1186 251)  (1186 251)  LC_5 Logic Functioning bit
 (43 11)  (1187 251)  (1187 251)  LC_5 Logic Functioning bit
 (14 12)  (1158 252)  (1158 252)  routing T_22_15.wire_logic_cluster/lc_0/out <X> T_22_15.lc_trk_g3_0
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1166 252)  (1166 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1167 252)  (1167 252)  routing T_22_15.sp4_h_r_27 <X> T_22_15.lc_trk_g3_3
 (24 12)  (1168 252)  (1168 252)  routing T_22_15.sp4_h_r_27 <X> T_22_15.lc_trk_g3_3
 (26 12)  (1170 252)  (1170 252)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 252)  (1171 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 252)  (1174 252)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 252)  (1178 252)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 252)  (1180 252)  LC_6 Logic Functioning bit
 (38 12)  (1182 252)  (1182 252)  LC_6 Logic Functioning bit
 (41 12)  (1185 252)  (1185 252)  LC_6 Logic Functioning bit
 (43 12)  (1187 252)  (1187 252)  LC_6 Logic Functioning bit
 (50 12)  (1194 252)  (1194 252)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (1161 253)  (1161 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (1162 253)  (1162 253)  routing T_22_15.sp4_r_v_b_41 <X> T_22_15.lc_trk_g3_1
 (21 13)  (1165 253)  (1165 253)  routing T_22_15.sp4_h_r_27 <X> T_22_15.lc_trk_g3_3
 (27 13)  (1171 253)  (1171 253)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 253)  (1173 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 253)  (1174 253)  routing T_22_15.lc_trk_g1_6 <X> T_22_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 253)  (1180 253)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (38 13)  (1182 253)  (1182 253)  LC_6 Logic Functioning bit
 (41 13)  (1185 253)  (1185 253)  LC_6 Logic Functioning bit
 (43 13)  (1187 253)  (1187 253)  LC_6 Logic Functioning bit
 (14 14)  (1158 254)  (1158 254)  routing T_22_15.wire_logic_cluster/lc_4/out <X> T_22_15.lc_trk_g3_4
 (16 14)  (1160 254)  (1160 254)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (17 14)  (1161 254)  (1161 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 254)  (1162 254)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (25 14)  (1169 254)  (1169 254)  routing T_22_15.wire_logic_cluster/lc_6/out <X> T_22_15.lc_trk_g3_6
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (52 14)  (1196 254)  (1196 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (1152 255)  (1152 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (9 15)  (1153 255)  (1153 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (10 15)  (1154 255)  (1154 255)  routing T_22_15.sp4_h_r_4 <X> T_22_15.sp4_v_t_47
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1162 255)  (1162 255)  routing T_22_15.sp4_v_b_37 <X> T_22_15.lc_trk_g3_5
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_7
 (35 15)  (1179 255)  (1179 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_7
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (41 15)  (1185 255)  (1185 255)  LC_7 Logic Functioning bit
 (43 15)  (1187 255)  (1187 255)  LC_7 Logic Functioning bit


LogicTile_26_15

 (8 4)  (1356 244)  (1356 244)  routing T_26_15.sp4_h_l_41 <X> T_26_15.sp4_h_r_4


LogicTile_28_15

 (27 0)  (1483 240)  (1483 240)  routing T_28_15.lc_trk_g3_0 <X> T_28_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 240)  (1484 240)  routing T_28_15.lc_trk_g3_0 <X> T_28_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 240)  (1485 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 240)  (1488 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 240)  (1492 240)  LC_0 Logic Functioning bit
 (39 0)  (1495 240)  (1495 240)  LC_0 Logic Functioning bit
 (41 0)  (1497 240)  (1497 240)  LC_0 Logic Functioning bit
 (42 0)  (1498 240)  (1498 240)  LC_0 Logic Functioning bit
 (44 0)  (1500 240)  (1500 240)  LC_0 Logic Functioning bit
 (45 0)  (1501 240)  (1501 240)  LC_0 Logic Functioning bit
 (36 1)  (1492 241)  (1492 241)  LC_0 Logic Functioning bit
 (39 1)  (1495 241)  (1495 241)  LC_0 Logic Functioning bit
 (41 1)  (1497 241)  (1497 241)  LC_0 Logic Functioning bit
 (42 1)  (1498 241)  (1498 241)  LC_0 Logic Functioning bit
 (49 1)  (1505 241)  (1505 241)  Carry_In_Mux bit 

 (0 2)  (1456 242)  (1456 242)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 242)  (1458 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 242)  (1483 242)  routing T_28_15.lc_trk_g3_1 <X> T_28_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 242)  (1484 242)  routing T_28_15.lc_trk_g3_1 <X> T_28_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 242)  (1485 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 242)  (1488 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 242)  (1492 242)  LC_1 Logic Functioning bit
 (39 2)  (1495 242)  (1495 242)  LC_1 Logic Functioning bit
 (41 2)  (1497 242)  (1497 242)  LC_1 Logic Functioning bit
 (42 2)  (1498 242)  (1498 242)  LC_1 Logic Functioning bit
 (44 2)  (1500 242)  (1500 242)  LC_1 Logic Functioning bit
 (45 2)  (1501 242)  (1501 242)  LC_1 Logic Functioning bit
 (0 3)  (1456 243)  (1456 243)  routing T_28_15.glb_netwk_3 <X> T_28_15.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 243)  (1492 243)  LC_1 Logic Functioning bit
 (39 3)  (1495 243)  (1495 243)  LC_1 Logic Functioning bit
 (41 3)  (1497 243)  (1497 243)  LC_1 Logic Functioning bit
 (42 3)  (1498 243)  (1498 243)  LC_1 Logic Functioning bit
 (21 4)  (1477 244)  (1477 244)  routing T_28_15.wire_logic_cluster/lc_3/out <X> T_28_15.lc_trk_g1_3
 (22 4)  (1478 244)  (1478 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 244)  (1481 244)  routing T_28_15.wire_logic_cluster/lc_2/out <X> T_28_15.lc_trk_g1_2
 (27 4)  (1483 244)  (1483 244)  routing T_28_15.lc_trk_g1_2 <X> T_28_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 244)  (1485 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 244)  (1488 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 244)  (1492 244)  LC_2 Logic Functioning bit
 (39 4)  (1495 244)  (1495 244)  LC_2 Logic Functioning bit
 (41 4)  (1497 244)  (1497 244)  LC_2 Logic Functioning bit
 (42 4)  (1498 244)  (1498 244)  LC_2 Logic Functioning bit
 (44 4)  (1500 244)  (1500 244)  LC_2 Logic Functioning bit
 (45 4)  (1501 244)  (1501 244)  LC_2 Logic Functioning bit
 (22 5)  (1478 245)  (1478 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 245)  (1486 245)  routing T_28_15.lc_trk_g1_2 <X> T_28_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 245)  (1492 245)  LC_2 Logic Functioning bit
 (39 5)  (1495 245)  (1495 245)  LC_2 Logic Functioning bit
 (41 5)  (1497 245)  (1497 245)  LC_2 Logic Functioning bit
 (42 5)  (1498 245)  (1498 245)  LC_2 Logic Functioning bit
 (17 6)  (1473 246)  (1473 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 246)  (1474 246)  routing T_28_15.wire_logic_cluster/lc_5/out <X> T_28_15.lc_trk_g1_5
 (25 6)  (1481 246)  (1481 246)  routing T_28_15.wire_logic_cluster/lc_6/out <X> T_28_15.lc_trk_g1_6
 (27 6)  (1483 246)  (1483 246)  routing T_28_15.lc_trk_g1_3 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 246)  (1485 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 246)  (1488 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 246)  (1492 246)  LC_3 Logic Functioning bit
 (39 6)  (1495 246)  (1495 246)  LC_3 Logic Functioning bit
 (41 6)  (1497 246)  (1497 246)  LC_3 Logic Functioning bit
 (42 6)  (1498 246)  (1498 246)  LC_3 Logic Functioning bit
 (44 6)  (1500 246)  (1500 246)  LC_3 Logic Functioning bit
 (45 6)  (1501 246)  (1501 246)  LC_3 Logic Functioning bit
 (22 7)  (1478 247)  (1478 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 247)  (1486 247)  routing T_28_15.lc_trk_g1_3 <X> T_28_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 247)  (1492 247)  LC_3 Logic Functioning bit
 (39 7)  (1495 247)  (1495 247)  LC_3 Logic Functioning bit
 (41 7)  (1497 247)  (1497 247)  LC_3 Logic Functioning bit
 (42 7)  (1498 247)  (1498 247)  LC_3 Logic Functioning bit
 (27 8)  (1483 248)  (1483 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 248)  (1484 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 248)  (1485 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 248)  (1486 248)  routing T_28_15.lc_trk_g3_4 <X> T_28_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 248)  (1488 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 248)  (1492 248)  LC_4 Logic Functioning bit
 (39 8)  (1495 248)  (1495 248)  LC_4 Logic Functioning bit
 (41 8)  (1497 248)  (1497 248)  LC_4 Logic Functioning bit
 (42 8)  (1498 248)  (1498 248)  LC_4 Logic Functioning bit
 (44 8)  (1500 248)  (1500 248)  LC_4 Logic Functioning bit
 (45 8)  (1501 248)  (1501 248)  LC_4 Logic Functioning bit
 (36 9)  (1492 249)  (1492 249)  LC_4 Logic Functioning bit
 (39 9)  (1495 249)  (1495 249)  LC_4 Logic Functioning bit
 (41 9)  (1497 249)  (1497 249)  LC_4 Logic Functioning bit
 (42 9)  (1498 249)  (1498 249)  LC_4 Logic Functioning bit
 (27 10)  (1483 250)  (1483 250)  routing T_28_15.lc_trk_g1_5 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 250)  (1485 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 250)  (1486 250)  routing T_28_15.lc_trk_g1_5 <X> T_28_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 250)  (1488 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 250)  (1492 250)  LC_5 Logic Functioning bit
 (39 10)  (1495 250)  (1495 250)  LC_5 Logic Functioning bit
 (41 10)  (1497 250)  (1497 250)  LC_5 Logic Functioning bit
 (42 10)  (1498 250)  (1498 250)  LC_5 Logic Functioning bit
 (44 10)  (1500 250)  (1500 250)  LC_5 Logic Functioning bit
 (45 10)  (1501 250)  (1501 250)  LC_5 Logic Functioning bit
 (36 11)  (1492 251)  (1492 251)  LC_5 Logic Functioning bit
 (39 11)  (1495 251)  (1495 251)  LC_5 Logic Functioning bit
 (41 11)  (1497 251)  (1497 251)  LC_5 Logic Functioning bit
 (42 11)  (1498 251)  (1498 251)  LC_5 Logic Functioning bit
 (14 12)  (1470 252)  (1470 252)  routing T_28_15.wire_logic_cluster/lc_0/out <X> T_28_15.lc_trk_g3_0
 (17 12)  (1473 252)  (1473 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 252)  (1474 252)  routing T_28_15.wire_logic_cluster/lc_1/out <X> T_28_15.lc_trk_g3_1
 (27 12)  (1483 252)  (1483 252)  routing T_28_15.lc_trk_g1_6 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 252)  (1485 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 252)  (1486 252)  routing T_28_15.lc_trk_g1_6 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 252)  (1488 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 252)  (1492 252)  LC_6 Logic Functioning bit
 (39 12)  (1495 252)  (1495 252)  LC_6 Logic Functioning bit
 (41 12)  (1497 252)  (1497 252)  LC_6 Logic Functioning bit
 (42 12)  (1498 252)  (1498 252)  LC_6 Logic Functioning bit
 (44 12)  (1500 252)  (1500 252)  LC_6 Logic Functioning bit
 (45 12)  (1501 252)  (1501 252)  LC_6 Logic Functioning bit
 (17 13)  (1473 253)  (1473 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 253)  (1486 253)  routing T_28_15.lc_trk_g1_6 <X> T_28_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 253)  (1492 253)  LC_6 Logic Functioning bit
 (39 13)  (1495 253)  (1495 253)  LC_6 Logic Functioning bit
 (41 13)  (1497 253)  (1497 253)  LC_6 Logic Functioning bit
 (42 13)  (1498 253)  (1498 253)  LC_6 Logic Functioning bit
 (14 14)  (1470 254)  (1470 254)  routing T_28_15.wire_logic_cluster/lc_4/out <X> T_28_15.lc_trk_g3_4
 (21 14)  (1477 254)  (1477 254)  routing T_28_15.wire_logic_cluster/lc_7/out <X> T_28_15.lc_trk_g3_7
 (22 14)  (1478 254)  (1478 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 254)  (1483 254)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 254)  (1484 254)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 254)  (1485 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 254)  (1486 254)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 254)  (1488 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 254)  (1492 254)  LC_7 Logic Functioning bit
 (39 14)  (1495 254)  (1495 254)  LC_7 Logic Functioning bit
 (41 14)  (1497 254)  (1497 254)  LC_7 Logic Functioning bit
 (42 14)  (1498 254)  (1498 254)  LC_7 Logic Functioning bit
 (44 14)  (1500 254)  (1500 254)  LC_7 Logic Functioning bit
 (45 14)  (1501 254)  (1501 254)  LC_7 Logic Functioning bit
 (17 15)  (1473 255)  (1473 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 255)  (1486 255)  routing T_28_15.lc_trk_g3_7 <X> T_28_15.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 255)  (1492 255)  LC_7 Logic Functioning bit
 (39 15)  (1495 255)  (1495 255)  LC_7 Logic Functioning bit
 (41 15)  (1497 255)  (1497 255)  LC_7 Logic Functioning bit
 (42 15)  (1498 255)  (1498 255)  LC_7 Logic Functioning bit


LogicTile_30_15

 (9 8)  (1573 248)  (1573 248)  routing T_30_15.sp4_h_l_41 <X> T_30_15.sp4_h_r_7
 (10 8)  (1574 248)  (1574 248)  routing T_30_15.sp4_h_l_41 <X> T_30_15.sp4_h_r_7


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 243)  (1739 243)  routing T_33_15.span4_horz_31 <X> T_33_15.span4_vert_b_1
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 226)  (1051 226)  routing T_20_14.sp4_v_b_21 <X> T_20_14.lc_trk_g0_5
 (16 2)  (1052 226)  (1052 226)  routing T_20_14.sp4_v_b_21 <X> T_20_14.lc_trk_g0_5
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (21 4)  (1057 228)  (1057 228)  routing T_20_14.wire_logic_cluster/lc_3/out <X> T_20_14.lc_trk_g1_3
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (1062 230)  (1062 230)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 230)  (1063 230)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (45 6)  (1081 230)  (1081 230)  LC_3 Logic Functioning bit
 (46 6)  (1082 230)  (1082 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 231)  (1066 231)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 231)  (1067 231)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (41 7)  (1077 231)  (1077 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (46 7)  (1082 231)  (1082 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.tnr_op_2 <X> T_20_14.lc_trk_g2_2
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r


LogicTile_22_14

 (13 5)  (1157 229)  (1157 229)  routing T_22_14.sp4_v_t_37 <X> T_22_14.sp4_h_r_5


LogicTile_23_14

 (14 0)  (1212 224)  (1212 224)  routing T_23_14.sp4_h_l_5 <X> T_23_14.lc_trk_g0_0
 (14 1)  (1212 225)  (1212 225)  routing T_23_14.sp4_h_l_5 <X> T_23_14.lc_trk_g0_0
 (15 1)  (1213 225)  (1213 225)  routing T_23_14.sp4_h_l_5 <X> T_23_14.lc_trk_g0_0
 (16 1)  (1214 225)  (1214 225)  routing T_23_14.sp4_h_l_5 <X> T_23_14.lc_trk_g0_0
 (17 1)  (1215 225)  (1215 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (10 7)  (1208 231)  (1208 231)  routing T_23_14.sp4_h_l_46 <X> T_23_14.sp4_v_t_41
 (21 8)  (1219 232)  (1219 232)  routing T_23_14.sp4_h_r_43 <X> T_23_14.lc_trk_g2_3
 (22 8)  (1220 232)  (1220 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1221 232)  (1221 232)  routing T_23_14.sp4_h_r_43 <X> T_23_14.lc_trk_g2_3
 (24 8)  (1222 232)  (1222 232)  routing T_23_14.sp4_h_r_43 <X> T_23_14.lc_trk_g2_3
 (21 9)  (1219 233)  (1219 233)  routing T_23_14.sp4_h_r_43 <X> T_23_14.lc_trk_g2_3
 (21 10)  (1219 234)  (1219 234)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (22 10)  (1220 234)  (1220 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1221 234)  (1221 234)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (21 11)  (1219 235)  (1219 235)  routing T_23_14.sp4_v_t_26 <X> T_23_14.lc_trk_g2_7
 (28 12)  (1226 236)  (1226 236)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 236)  (1229 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 236)  (1231 236)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (40 12)  (1238 236)  (1238 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (43 12)  (1241 236)  (1241 236)  LC_6 Logic Functioning bit
 (52 12)  (1250 236)  (1250 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 237)  (1228 237)  routing T_23_14.lc_trk_g2_3 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g2_7 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit


LogicTile_28_14

 (27 0)  (1483 224)  (1483 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 224)  (1484 224)  routing T_28_14.lc_trk_g3_0 <X> T_28_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 224)  (1485 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 224)  (1488 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 224)  (1492 224)  LC_0 Logic Functioning bit
 (39 0)  (1495 224)  (1495 224)  LC_0 Logic Functioning bit
 (41 0)  (1497 224)  (1497 224)  LC_0 Logic Functioning bit
 (42 0)  (1498 224)  (1498 224)  LC_0 Logic Functioning bit
 (44 0)  (1500 224)  (1500 224)  LC_0 Logic Functioning bit
 (45 0)  (1501 224)  (1501 224)  LC_0 Logic Functioning bit
 (36 1)  (1492 225)  (1492 225)  LC_0 Logic Functioning bit
 (39 1)  (1495 225)  (1495 225)  LC_0 Logic Functioning bit
 (41 1)  (1497 225)  (1497 225)  LC_0 Logic Functioning bit
 (42 1)  (1498 225)  (1498 225)  LC_0 Logic Functioning bit
 (49 1)  (1505 225)  (1505 225)  Carry_In_Mux bit 

 (0 2)  (1456 226)  (1456 226)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 226)  (1458 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 226)  (1483 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 226)  (1484 226)  routing T_28_14.lc_trk_g3_1 <X> T_28_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 226)  (1485 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 226)  (1488 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 226)  (1492 226)  LC_1 Logic Functioning bit
 (39 2)  (1495 226)  (1495 226)  LC_1 Logic Functioning bit
 (41 2)  (1497 226)  (1497 226)  LC_1 Logic Functioning bit
 (42 2)  (1498 226)  (1498 226)  LC_1 Logic Functioning bit
 (44 2)  (1500 226)  (1500 226)  LC_1 Logic Functioning bit
 (45 2)  (1501 226)  (1501 226)  LC_1 Logic Functioning bit
 (0 3)  (1456 227)  (1456 227)  routing T_28_14.glb_netwk_3 <X> T_28_14.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 227)  (1492 227)  LC_1 Logic Functioning bit
 (39 3)  (1495 227)  (1495 227)  LC_1 Logic Functioning bit
 (41 3)  (1497 227)  (1497 227)  LC_1 Logic Functioning bit
 (42 3)  (1498 227)  (1498 227)  LC_1 Logic Functioning bit
 (21 4)  (1477 228)  (1477 228)  routing T_28_14.wire_logic_cluster/lc_3/out <X> T_28_14.lc_trk_g1_3
 (22 4)  (1478 228)  (1478 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 228)  (1481 228)  routing T_28_14.wire_logic_cluster/lc_2/out <X> T_28_14.lc_trk_g1_2
 (27 4)  (1483 228)  (1483 228)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 228)  (1485 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 228)  (1488 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 228)  (1492 228)  LC_2 Logic Functioning bit
 (39 4)  (1495 228)  (1495 228)  LC_2 Logic Functioning bit
 (41 4)  (1497 228)  (1497 228)  LC_2 Logic Functioning bit
 (42 4)  (1498 228)  (1498 228)  LC_2 Logic Functioning bit
 (44 4)  (1500 228)  (1500 228)  LC_2 Logic Functioning bit
 (45 4)  (1501 228)  (1501 228)  LC_2 Logic Functioning bit
 (22 5)  (1478 229)  (1478 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 229)  (1486 229)  routing T_28_14.lc_trk_g1_2 <X> T_28_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 229)  (1492 229)  LC_2 Logic Functioning bit
 (39 5)  (1495 229)  (1495 229)  LC_2 Logic Functioning bit
 (41 5)  (1497 229)  (1497 229)  LC_2 Logic Functioning bit
 (42 5)  (1498 229)  (1498 229)  LC_2 Logic Functioning bit
 (17 6)  (1473 230)  (1473 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 230)  (1474 230)  routing T_28_14.wire_logic_cluster/lc_5/out <X> T_28_14.lc_trk_g1_5
 (25 6)  (1481 230)  (1481 230)  routing T_28_14.wire_logic_cluster/lc_6/out <X> T_28_14.lc_trk_g1_6
 (27 6)  (1483 230)  (1483 230)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 230)  (1485 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 230)  (1488 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 230)  (1492 230)  LC_3 Logic Functioning bit
 (39 6)  (1495 230)  (1495 230)  LC_3 Logic Functioning bit
 (41 6)  (1497 230)  (1497 230)  LC_3 Logic Functioning bit
 (42 6)  (1498 230)  (1498 230)  LC_3 Logic Functioning bit
 (44 6)  (1500 230)  (1500 230)  LC_3 Logic Functioning bit
 (45 6)  (1501 230)  (1501 230)  LC_3 Logic Functioning bit
 (22 7)  (1478 231)  (1478 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 231)  (1486 231)  routing T_28_14.lc_trk_g1_3 <X> T_28_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 231)  (1492 231)  LC_3 Logic Functioning bit
 (39 7)  (1495 231)  (1495 231)  LC_3 Logic Functioning bit
 (41 7)  (1497 231)  (1497 231)  LC_3 Logic Functioning bit
 (42 7)  (1498 231)  (1498 231)  LC_3 Logic Functioning bit
 (27 8)  (1483 232)  (1483 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 232)  (1484 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 232)  (1485 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 232)  (1486 232)  routing T_28_14.lc_trk_g3_4 <X> T_28_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 232)  (1488 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 232)  (1492 232)  LC_4 Logic Functioning bit
 (39 8)  (1495 232)  (1495 232)  LC_4 Logic Functioning bit
 (41 8)  (1497 232)  (1497 232)  LC_4 Logic Functioning bit
 (42 8)  (1498 232)  (1498 232)  LC_4 Logic Functioning bit
 (44 8)  (1500 232)  (1500 232)  LC_4 Logic Functioning bit
 (45 8)  (1501 232)  (1501 232)  LC_4 Logic Functioning bit
 (36 9)  (1492 233)  (1492 233)  LC_4 Logic Functioning bit
 (39 9)  (1495 233)  (1495 233)  LC_4 Logic Functioning bit
 (41 9)  (1497 233)  (1497 233)  LC_4 Logic Functioning bit
 (42 9)  (1498 233)  (1498 233)  LC_4 Logic Functioning bit
 (27 10)  (1483 234)  (1483 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 234)  (1485 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 234)  (1486 234)  routing T_28_14.lc_trk_g1_5 <X> T_28_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 234)  (1488 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 234)  (1492 234)  LC_5 Logic Functioning bit
 (39 10)  (1495 234)  (1495 234)  LC_5 Logic Functioning bit
 (41 10)  (1497 234)  (1497 234)  LC_5 Logic Functioning bit
 (42 10)  (1498 234)  (1498 234)  LC_5 Logic Functioning bit
 (44 10)  (1500 234)  (1500 234)  LC_5 Logic Functioning bit
 (45 10)  (1501 234)  (1501 234)  LC_5 Logic Functioning bit
 (36 11)  (1492 235)  (1492 235)  LC_5 Logic Functioning bit
 (39 11)  (1495 235)  (1495 235)  LC_5 Logic Functioning bit
 (41 11)  (1497 235)  (1497 235)  LC_5 Logic Functioning bit
 (42 11)  (1498 235)  (1498 235)  LC_5 Logic Functioning bit
 (14 12)  (1470 236)  (1470 236)  routing T_28_14.wire_logic_cluster/lc_0/out <X> T_28_14.lc_trk_g3_0
 (17 12)  (1473 236)  (1473 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 236)  (1474 236)  routing T_28_14.wire_logic_cluster/lc_1/out <X> T_28_14.lc_trk_g3_1
 (27 12)  (1483 236)  (1483 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 236)  (1485 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 236)  (1486 236)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 236)  (1488 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 236)  (1492 236)  LC_6 Logic Functioning bit
 (39 12)  (1495 236)  (1495 236)  LC_6 Logic Functioning bit
 (41 12)  (1497 236)  (1497 236)  LC_6 Logic Functioning bit
 (42 12)  (1498 236)  (1498 236)  LC_6 Logic Functioning bit
 (44 12)  (1500 236)  (1500 236)  LC_6 Logic Functioning bit
 (45 12)  (1501 236)  (1501 236)  LC_6 Logic Functioning bit
 (17 13)  (1473 237)  (1473 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 237)  (1486 237)  routing T_28_14.lc_trk_g1_6 <X> T_28_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 237)  (1492 237)  LC_6 Logic Functioning bit
 (39 13)  (1495 237)  (1495 237)  LC_6 Logic Functioning bit
 (41 13)  (1497 237)  (1497 237)  LC_6 Logic Functioning bit
 (42 13)  (1498 237)  (1498 237)  LC_6 Logic Functioning bit
 (14 14)  (1470 238)  (1470 238)  routing T_28_14.wire_logic_cluster/lc_4/out <X> T_28_14.lc_trk_g3_4
 (21 14)  (1477 238)  (1477 238)  routing T_28_14.wire_logic_cluster/lc_7/out <X> T_28_14.lc_trk_g3_7
 (22 14)  (1478 238)  (1478 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 238)  (1483 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 238)  (1484 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 238)  (1485 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 238)  (1486 238)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 238)  (1488 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 238)  (1492 238)  LC_7 Logic Functioning bit
 (39 14)  (1495 238)  (1495 238)  LC_7 Logic Functioning bit
 (41 14)  (1497 238)  (1497 238)  LC_7 Logic Functioning bit
 (42 14)  (1498 238)  (1498 238)  LC_7 Logic Functioning bit
 (44 14)  (1500 238)  (1500 238)  LC_7 Logic Functioning bit
 (45 14)  (1501 238)  (1501 238)  LC_7 Logic Functioning bit
 (17 15)  (1473 239)  (1473 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 239)  (1486 239)  routing T_28_14.lc_trk_g3_7 <X> T_28_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 239)  (1492 239)  LC_7 Logic Functioning bit
 (39 15)  (1495 239)  (1495 239)  LC_7 Logic Functioning bit
 (41 15)  (1497 239)  (1497 239)  LC_7 Logic Functioning bit
 (42 15)  (1498 239)  (1498 239)  LC_7 Logic Functioning bit


LogicTile_29_14

 (11 4)  (1521 228)  (1521 228)  routing T_29_14.sp4_v_t_44 <X> T_29_14.sp4_v_b_5
 (13 4)  (1523 228)  (1523 228)  routing T_29_14.sp4_v_t_44 <X> T_29_14.sp4_v_b_5
 (8 9)  (1518 233)  (1518 233)  routing T_29_14.sp4_v_t_41 <X> T_29_14.sp4_v_b_7
 (10 9)  (1520 233)  (1520 233)  routing T_29_14.sp4_v_t_41 <X> T_29_14.sp4_v_b_7


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 228)  (1731 228)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g0_5
 (7 4)  (1733 228)  (1733 228)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 228)  (1734 228)  routing T_33_14.span4_vert_b_13 <X> T_33_14.lc_trk_g0_5
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_5 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


LogicTile_28_13

 (27 0)  (1483 208)  (1483 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1484 208)  (1484 208)  routing T_28_13.lc_trk_g3_0 <X> T_28_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1485 208)  (1485 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 208)  (1488 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1492 208)  (1492 208)  LC_0 Logic Functioning bit
 (39 0)  (1495 208)  (1495 208)  LC_0 Logic Functioning bit
 (41 0)  (1497 208)  (1497 208)  LC_0 Logic Functioning bit
 (42 0)  (1498 208)  (1498 208)  LC_0 Logic Functioning bit
 (44 0)  (1500 208)  (1500 208)  LC_0 Logic Functioning bit
 (45 0)  (1501 208)  (1501 208)  LC_0 Logic Functioning bit
 (36 1)  (1492 209)  (1492 209)  LC_0 Logic Functioning bit
 (39 1)  (1495 209)  (1495 209)  LC_0 Logic Functioning bit
 (41 1)  (1497 209)  (1497 209)  LC_0 Logic Functioning bit
 (42 1)  (1498 209)  (1498 209)  LC_0 Logic Functioning bit
 (50 1)  (1506 209)  (1506 209)  Carry_In_Mux bit 

 (0 2)  (1456 210)  (1456 210)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1458 210)  (1458 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1483 210)  (1483 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1484 210)  (1484 210)  routing T_28_13.lc_trk_g3_1 <X> T_28_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1485 210)  (1485 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1488 210)  (1488 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1492 210)  (1492 210)  LC_1 Logic Functioning bit
 (39 2)  (1495 210)  (1495 210)  LC_1 Logic Functioning bit
 (41 2)  (1497 210)  (1497 210)  LC_1 Logic Functioning bit
 (42 2)  (1498 210)  (1498 210)  LC_1 Logic Functioning bit
 (44 2)  (1500 210)  (1500 210)  LC_1 Logic Functioning bit
 (45 2)  (1501 210)  (1501 210)  LC_1 Logic Functioning bit
 (0 3)  (1456 211)  (1456 211)  routing T_28_13.glb_netwk_3 <X> T_28_13.wire_logic_cluster/lc_7/clk
 (36 3)  (1492 211)  (1492 211)  LC_1 Logic Functioning bit
 (39 3)  (1495 211)  (1495 211)  LC_1 Logic Functioning bit
 (41 3)  (1497 211)  (1497 211)  LC_1 Logic Functioning bit
 (42 3)  (1498 211)  (1498 211)  LC_1 Logic Functioning bit
 (21 4)  (1477 212)  (1477 212)  routing T_28_13.wire_logic_cluster/lc_3/out <X> T_28_13.lc_trk_g1_3
 (22 4)  (1478 212)  (1478 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1481 212)  (1481 212)  routing T_28_13.wire_logic_cluster/lc_2/out <X> T_28_13.lc_trk_g1_2
 (27 4)  (1483 212)  (1483 212)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1485 212)  (1485 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1488 212)  (1488 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1492 212)  (1492 212)  LC_2 Logic Functioning bit
 (39 4)  (1495 212)  (1495 212)  LC_2 Logic Functioning bit
 (41 4)  (1497 212)  (1497 212)  LC_2 Logic Functioning bit
 (42 4)  (1498 212)  (1498 212)  LC_2 Logic Functioning bit
 (44 4)  (1500 212)  (1500 212)  LC_2 Logic Functioning bit
 (45 4)  (1501 212)  (1501 212)  LC_2 Logic Functioning bit
 (22 5)  (1478 213)  (1478 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1486 213)  (1486 213)  routing T_28_13.lc_trk_g1_2 <X> T_28_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1492 213)  (1492 213)  LC_2 Logic Functioning bit
 (39 5)  (1495 213)  (1495 213)  LC_2 Logic Functioning bit
 (41 5)  (1497 213)  (1497 213)  LC_2 Logic Functioning bit
 (42 5)  (1498 213)  (1498 213)  LC_2 Logic Functioning bit
 (17 6)  (1473 214)  (1473 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1474 214)  (1474 214)  routing T_28_13.wire_logic_cluster/lc_5/out <X> T_28_13.lc_trk_g1_5
 (25 6)  (1481 214)  (1481 214)  routing T_28_13.wire_logic_cluster/lc_6/out <X> T_28_13.lc_trk_g1_6
 (27 6)  (1483 214)  (1483 214)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 214)  (1485 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1488 214)  (1488 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 214)  (1492 214)  LC_3 Logic Functioning bit
 (39 6)  (1495 214)  (1495 214)  LC_3 Logic Functioning bit
 (41 6)  (1497 214)  (1497 214)  LC_3 Logic Functioning bit
 (42 6)  (1498 214)  (1498 214)  LC_3 Logic Functioning bit
 (44 6)  (1500 214)  (1500 214)  LC_3 Logic Functioning bit
 (45 6)  (1501 214)  (1501 214)  LC_3 Logic Functioning bit
 (22 7)  (1478 215)  (1478 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1486 215)  (1486 215)  routing T_28_13.lc_trk_g1_3 <X> T_28_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (1492 215)  (1492 215)  LC_3 Logic Functioning bit
 (39 7)  (1495 215)  (1495 215)  LC_3 Logic Functioning bit
 (41 7)  (1497 215)  (1497 215)  LC_3 Logic Functioning bit
 (42 7)  (1498 215)  (1498 215)  LC_3 Logic Functioning bit
 (27 8)  (1483 216)  (1483 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1484 216)  (1484 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1485 216)  (1485 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1486 216)  (1486 216)  routing T_28_13.lc_trk_g3_4 <X> T_28_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (1488 216)  (1488 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1492 216)  (1492 216)  LC_4 Logic Functioning bit
 (39 8)  (1495 216)  (1495 216)  LC_4 Logic Functioning bit
 (41 8)  (1497 216)  (1497 216)  LC_4 Logic Functioning bit
 (42 8)  (1498 216)  (1498 216)  LC_4 Logic Functioning bit
 (44 8)  (1500 216)  (1500 216)  LC_4 Logic Functioning bit
 (45 8)  (1501 216)  (1501 216)  LC_4 Logic Functioning bit
 (36 9)  (1492 217)  (1492 217)  LC_4 Logic Functioning bit
 (39 9)  (1495 217)  (1495 217)  LC_4 Logic Functioning bit
 (41 9)  (1497 217)  (1497 217)  LC_4 Logic Functioning bit
 (42 9)  (1498 217)  (1498 217)  LC_4 Logic Functioning bit
 (27 10)  (1483 218)  (1483 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1485 218)  (1485 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1486 218)  (1486 218)  routing T_28_13.lc_trk_g1_5 <X> T_28_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1488 218)  (1488 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1492 218)  (1492 218)  LC_5 Logic Functioning bit
 (39 10)  (1495 218)  (1495 218)  LC_5 Logic Functioning bit
 (41 10)  (1497 218)  (1497 218)  LC_5 Logic Functioning bit
 (42 10)  (1498 218)  (1498 218)  LC_5 Logic Functioning bit
 (44 10)  (1500 218)  (1500 218)  LC_5 Logic Functioning bit
 (45 10)  (1501 218)  (1501 218)  LC_5 Logic Functioning bit
 (36 11)  (1492 219)  (1492 219)  LC_5 Logic Functioning bit
 (39 11)  (1495 219)  (1495 219)  LC_5 Logic Functioning bit
 (41 11)  (1497 219)  (1497 219)  LC_5 Logic Functioning bit
 (42 11)  (1498 219)  (1498 219)  LC_5 Logic Functioning bit
 (14 12)  (1470 220)  (1470 220)  routing T_28_13.wire_logic_cluster/lc_0/out <X> T_28_13.lc_trk_g3_0
 (17 12)  (1473 220)  (1473 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1474 220)  (1474 220)  routing T_28_13.wire_logic_cluster/lc_1/out <X> T_28_13.lc_trk_g3_1
 (27 12)  (1483 220)  (1483 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 220)  (1485 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1486 220)  (1486 220)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1488 220)  (1488 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 220)  (1492 220)  LC_6 Logic Functioning bit
 (39 12)  (1495 220)  (1495 220)  LC_6 Logic Functioning bit
 (41 12)  (1497 220)  (1497 220)  LC_6 Logic Functioning bit
 (42 12)  (1498 220)  (1498 220)  LC_6 Logic Functioning bit
 (44 12)  (1500 220)  (1500 220)  LC_6 Logic Functioning bit
 (45 12)  (1501 220)  (1501 220)  LC_6 Logic Functioning bit
 (17 13)  (1473 221)  (1473 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1486 221)  (1486 221)  routing T_28_13.lc_trk_g1_6 <X> T_28_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 221)  (1492 221)  LC_6 Logic Functioning bit
 (39 13)  (1495 221)  (1495 221)  LC_6 Logic Functioning bit
 (41 13)  (1497 221)  (1497 221)  LC_6 Logic Functioning bit
 (42 13)  (1498 221)  (1498 221)  LC_6 Logic Functioning bit
 (14 14)  (1470 222)  (1470 222)  routing T_28_13.wire_logic_cluster/lc_4/out <X> T_28_13.lc_trk_g3_4
 (21 14)  (1477 222)  (1477 222)  routing T_28_13.wire_logic_cluster/lc_7/out <X> T_28_13.lc_trk_g3_7
 (22 14)  (1478 222)  (1478 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1483 222)  (1483 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1484 222)  (1484 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1485 222)  (1485 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 222)  (1486 222)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 222)  (1488 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 222)  (1492 222)  LC_7 Logic Functioning bit
 (39 14)  (1495 222)  (1495 222)  LC_7 Logic Functioning bit
 (41 14)  (1497 222)  (1497 222)  LC_7 Logic Functioning bit
 (42 14)  (1498 222)  (1498 222)  LC_7 Logic Functioning bit
 (44 14)  (1500 222)  (1500 222)  LC_7 Logic Functioning bit
 (45 14)  (1501 222)  (1501 222)  LC_7 Logic Functioning bit
 (17 15)  (1473 223)  (1473 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1486 223)  (1486 223)  routing T_28_13.lc_trk_g3_7 <X> T_28_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1492 223)  (1492 223)  LC_7 Logic Functioning bit
 (39 15)  (1495 223)  (1495 223)  LC_7 Logic Functioning bit
 (41 15)  (1497 223)  (1497 223)  LC_7 Logic Functioning bit
 (42 15)  (1498 223)  (1498 223)  LC_7 Logic Functioning bit


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


IO_Tile_33_11

 (14 3)  (1740 179)  (1740 179)  routing T_33_11.span4_vert_t_13 <X> T_33_11.span4_vert_b_1


LogicTile_29_10

 (9 8)  (1519 168)  (1519 168)  routing T_29_10.sp4_v_t_42 <X> T_29_10.sp4_h_r_7
 (11 8)  (1521 168)  (1521 168)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_8
 (12 9)  (1522 169)  (1522 169)  routing T_29_10.sp4_v_t_40 <X> T_29_10.sp4_v_b_8


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g1_2
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (4 11)  (1730 171)  (1730 171)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g1_2
 (5 11)  (1731 171)  (1731 171)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g1_2
 (6 11)  (1732 171)  (1732 171)  routing T_33_10.span4_horz_42 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_42 lc_trk_g1_2
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_17_9

 (3 4)  (877 148)  (877 148)  routing T_17_9.sp12_v_t_23 <X> T_17_9.sp12_h_r_0


LogicTile_18_9



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_22_9

 (7 10)  (1151 154)  (1151 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_23_9



LogicTile_24_9

 (7 10)  (1259 154)  (1259 154)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (7 10)  (1463 154)  (1463 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_29_9

 (3 1)  (1513 145)  (1513 145)  routing T_29_9.sp12_h_l_23 <X> T_29_9.sp12_v_b_0


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8

 (7 15)  (553 143)  (553 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (3 8)  (877 136)  (877 136)  routing T_17_8.sp12_v_t_22 <X> T_17_8.sp12_v_b_1


LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (3 4)  (1201 132)  (1201 132)  routing T_23_8.sp12_v_t_23 <X> T_23_8.sp12_h_r_0


LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8

 (2 0)  (1404 128)  (1404 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (11 12)  (1575 140)  (1575 140)  routing T_30_8.sp4_h_l_40 <X> T_30_8.sp4_v_b_11
 (13 12)  (1577 140)  (1577 140)  routing T_30_8.sp4_h_l_40 <X> T_30_8.sp4_v_b_11
 (12 13)  (1576 141)  (1576 141)  routing T_30_8.sp4_h_l_40 <X> T_30_8.sp4_v_b_11


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (9 2)  (1735 130)  (1735 130)  Column buffer control bit: IORIGHT_half_column_clock_enable_3



LogicTile_11_7

 (17 2)  (563 114)  (563 114)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (572 114)  (572 114)  routing T_11_7.lc_trk_g0_5 <X> T_11_7.wire_logic_cluster/lc_1/in_0
 (36 2)  (582 114)  (582 114)  LC_1 Logic Functioning bit
 (38 2)  (584 114)  (584 114)  LC_1 Logic Functioning bit
 (41 2)  (587 114)  (587 114)  LC_1 Logic Functioning bit
 (43 2)  (589 114)  (589 114)  LC_1 Logic Functioning bit
 (52 2)  (598 114)  (598 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (29 3)  (575 115)  (575 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 115)  (583 115)  LC_1 Logic Functioning bit
 (39 3)  (585 115)  (585 115)  LC_1 Logic Functioning bit
 (40 3)  (586 115)  (586 115)  LC_1 Logic Functioning bit
 (42 3)  (588 115)  (588 115)  LC_1 Logic Functioning bit
 (0 8)  (546 120)  (546 120)  routing T_11_7.glb_netwk_6 <X> T_11_7.glb2local_1
 (1 8)  (547 120)  (547 120)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (547 121)  (547 121)  routing T_11_7.glb_netwk_6 <X> T_11_7.glb2local_1


LogicTile_23_7

 (3 4)  (1201 116)  (1201 116)  routing T_23_7.sp12_v_t_23 <X> T_23_7.sp12_h_r_0


LogicTile_27_7

 (2 0)  (1404 112)  (1404 112)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_7

 (8 0)  (1572 112)  (1572 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_40 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (14 3)  (1740 115)  (1740 115)  routing T_33_7.span4_vert_t_13 <X> T_33_7.span4_vert_b_1


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_29_6

 (10 0)  (1520 96)  (1520 96)  routing T_29_6.sp4_v_t_45 <X> T_29_6.sp4_h_r_1


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (6 5)  (1732 101)  (1732 101)  routing T_33_6.span4_horz_36 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_36 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_4 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 109)  (1730 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (5 13)  (1731 109)  (1731 109)  routing T_33_6.span4_vert_b_4 <X> T_33_6.lc_trk_g1_4
 (7 13)  (1733 109)  (1733 109)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_13_4

 (6 8)  (660 72)  (660 72)  routing T_13_4.sp4_h_r_1 <X> T_13_4.sp4_v_b_6


LogicTile_14_4

 (19 13)  (727 77)  (727 77)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_4

 (3 12)  (1093 76)  (1093 76)  routing T_21_4.sp12_v_t_22 <X> T_21_4.sp12_h_r_1


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_v_t_23 <X> T_26_4.sp12_h_l_23
 (1 3)  (1349 67)  (1349 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_29_4

 (8 13)  (1518 77)  (1518 77)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_v_b_10
 (9 13)  (1519 77)  (1519 77)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_v_b_10
 (10 13)  (1520 77)  (1520 77)  routing T_29_4.sp4_h_l_41 <X> T_29_4.sp4_v_b_10


LogicTile_30_4

 (10 4)  (1574 68)  (1574 68)  routing T_30_4.sp4_v_t_46 <X> T_30_4.sp4_h_r_4
 (3 6)  (1567 70)  (1567 70)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23
 (3 7)  (1567 71)  (1567 71)  routing T_30_4.sp12_h_r_0 <X> T_30_4.sp12_v_t_23


IO_Tile_33_4

 (17 0)  (1743 64)  (1743 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 68)  (1734 68)  routing T_33_4.span4_vert_b_13 <X> T_33_4.lc_trk_g0_5
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (4 5)  (1730 69)  (1730 69)  routing T_33_4.span4_horz_28 <X> T_33_4.lc_trk_g0_4
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_horz_28 <X> T_33_4.lc_trk_g0_4
 (6 5)  (1732 69)  (1732 69)  routing T_33_4.span4_horz_28 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_28 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 73)  (1742 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (14 10)  (1740 74)  (1740 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/cen
 (15 10)  (1741 74)  (1741 74)  Enable bit of Mux _clock_links/ceb_mux => lc_trk_g0_5 wire_io_cluster/io_1/cen
 (14 11)  (1740 75)  (1740 75)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/cen
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (12 14)  (1738 78)  (1738 78)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (12 15)  (1738 79)  (1738 79)  routing T_33_4.glb_netwk_3 <X> T_33_4.wire_io_cluster/io_1/outclk
 (15 15)  (1741 79)  (1741 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_3 wire_io_cluster/io_1/outclk


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_17_2

 (19 7)  (893 39)  (893 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (16 0)  (184 15)  (184 15)  IOB_0 IO Functioning bit
 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 4)  (185 11)  (185 11)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (17 14)  (185 0)  (185 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (17 14)  (347 0)  (347 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (17 4)  (401 11)  (401 11)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (5 2)  (671 12)  (671 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (8 3)  (674 13)  (674 13)  routing T_13_0.span4_vert_43 <X> T_13_0.lc_trk_g0_3
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout


IO_Tile_14_0

 (2 0)  (734 15)  (734 15)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_1

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (3 0)  (789 15)  (789 15)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_2

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 4)  (821 11)  (821 11)  IOB_0 IO Functioning bit
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (17 14)  (821 0)  (821 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (13 3)  (909 13)  (909 13)  routing T_17_0.span4_vert_31 <X> T_17_0.span4_horz_r_1
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 4)  (879 11)  (879 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_horz_r_13 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (17 14)  (1149 0)  (1149 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (17 4)  (1257 11)  (1257 11)  IOB_0 IO Functioning bit
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (17 14)  (1257 0)  (1257 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (17 4)  (1311 11)  (1311 11)  IOB_0 IO Functioning bit
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 4)  (1461 11)  (1461 11)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (16 0)  (1514 15)  (1514 15)  IOB_0 IO Functioning bit
 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1515 13)  (1515 13)  IOB_0 IO Functioning bit
 (12 4)  (1544 11)  (1544 11)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 11)  (1545 11)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 11)  (1514 11)  IOB_0 IO Functioning bit
 (12 5)  (1544 10)  (1544 10)  routing T_29_0.lc_trk_g1_7 <X> T_29_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 10)  (1545 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (4 9)  (1526 6)  (1526 6)  routing T_29_0.span12_vert_16 <X> T_29_0.lc_trk_g1_0
 (6 9)  (1528 6)  (1528 6)  routing T_29_0.span12_vert_16 <X> T_29_0.lc_trk_g1_0
 (7 9)  (1529 6)  (1529 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_0 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (5 14)  (1527 0)  (1527 0)  routing T_29_0.span4_vert_47 <X> T_29_0.lc_trk_g1_7
 (6 14)  (1528 0)  (1528 0)  routing T_29_0.span4_vert_47 <X> T_29_0.lc_trk_g1_7
 (7 14)  (1529 0)  (1529 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (1530 0)  (1530 0)  routing T_29_0.span4_vert_47 <X> T_29_0.lc_trk_g1_7
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (8 15)  (1530 1)  (1530 1)  routing T_29_0.span4_vert_47 <X> T_29_0.lc_trk_g1_7


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (16 10)  (1622 4)  (1622 4)  IOB_1 IO Functioning bit
 (17 13)  (1623 2)  (1623 2)  IOB_1 IO Functioning bit
 (17 14)  (1623 0)  (1623 0)  IOB_1 IO Functioning bit

