// Seed: 201586005
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3,
    output wor   id_4,
    input  wor   id_5,
    input  tri   id_6
);
  assign id_4 = id_6;
  struct packed {logic id_8[-1 : ""];} id_9;
  assign id_4 = id_9;
  logic id_10;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input wire id_6
    , id_32,
    input tri id_7,
    output tri0 id_8,
    output tri id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    output tri0 void id_13,
    input wor id_14,
    output supply1 id_15,
    output wire id_16,
    output tri id_17,
    input wire id_18,
    input tri0 id_19,
    input supply0 id_20
    , id_33,
    input wire id_21,
    input wor id_22,
    output wor id_23,
    output supply0 id_24,
    input supply0 id_25,
    input supply1 id_26,
    input supply1 id_27,
    input wire id_28,
    input tri0 id_29,
    output tri0 id_30
);
  logic id_34;
  ;
  assign id_8  = -1;
  assign id_15 = id_0 / 1;
  logic id_35 = id_25;
  assign id_33 = -1;
  module_0 modCall_1 (
      id_4,
      id_27,
      id_5,
      id_4,
      id_24,
      id_10,
      id_10
  );
  assign modCall_1.id_5 = 0;
endmodule
