# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/MSEE/5361/Week4/Assignment4 {D:/MSEE/5361/Week4/Assignment4/AAC2M4H1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:29 on Dec 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/MSEE/5361/Week4/Assignment4" D:/MSEE/5361/Week4/Assignment4/AAC2M4H1.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:31:29 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work D:/MSEE/5361/Week4/Assignment4/AAC2M4H1_tb.vp
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:31:35 on Dec 03,2022
# vlog -reportprogress 300 -work work D:/MSEE/5361/Week4/Assignment4/AAC2M4H1_tb.vp 
# -- Compiling module AAC2M4H1_tb
# 
# Top level modules:
# 	AAC2M4H1_tb
# End time: 12:31:35 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.AAC2M4H1_tb
# vsim work.AAC2M4H1_tb 
# Start time: 12:31:39 on Dec 03,2022
# Loading work.AAC2M4H1_tb
# Loading work.ALU
add wave -position end  sim:/AAC2M4H1_tb/delay
add wave -position end  sim:/AAC2M4H1_tb/A_tb
add wave -position end  sim:/AAC2M4H1_tb/B_tb
add wave -position end  sim:/AAC2M4H1_tb/Op_code_tb
add wave -position end  sim:/AAC2M4H1_tb/Y_tb
add wave -position end  sim:/AAC2M4H1_tb/i
add wave -position end  sim:/AAC2M4H1_tb/j
add wave -position end  sim:/AAC2M4H1_tb/k
add wave -position end  sim:/AAC2M4H1_tb/ErrorCount
add wave -position end  sim:/AAC2M4H1_tb/score
add wave -position end  sim:/AAC2M4H1_tb/FirstError
add wave -position end  sim:/AAC2M4H1_tb/ValidCheck
add wave -position end  sim:/AAC2M4H1_tb/testresults
add wave -position end  sim:/AAC2M4H1_tb/vector
add wave -position end  sim:/AAC2M4H1_tb/address
add wave -position end  sim:/AAC2M4H1_tb/data
add wave -position end  sim:/AAC2M4H1_tb/rom
run -all
# This simulation is complete
# ** Note: $stop    : D:/MSEE/5361/Week4/Assignment4/AAC2M4H1_tb.vp(118)
#    Time: 1291 ns  Iteration: 0  Instance: /AAC2M4H1_tb
# Break in Module AAC2M4H1_tb in file D:/MSEE/5361/Week4/Assignment4/AAC2M4H1_tb.vp
# End time: 12:33:20 on Dec 03,2022, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
