<html><body><samp><pre>
<!@TC:1557325657>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-JBP5BT2

# Wed May  8 09:27:37 2019

#Implementation: shiftLR0

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557325659> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557325659> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1557325659> | Setting time resolution to ps
@N: : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\shiftLR00\topshiftLR00.vhd:9:7:9:19:@N::@XP_MSG">topshiftLR00.vhd(9)</a><!@TM:1557325659> | Top entity is set to topshiftLR00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\shiftLR00\topshiftLR00.vhd:9:7:9:19:@N:CD630:@XP_MSG">topshiftLR00.vhd(9)</a><!@TM:1557325659> | Synthesizing work.topshiftlr00.topshiftlr0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\div00vhdl\topdiv00.vhd:14:2:14:8:@W:CD276:@XP_MSG">topdiv00.vhd(14)</a><!@TM:1557325659> | Map for port indiv1 of component topdiv00 not found</font>
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\div00vhdl\topdiv00.vhd:15:2:15:9:@W:CD276:@XP_MSG">topdiv00.vhd(15)</a><!@TM:1557325659> | Map for port oscout1 of component topdiv00 not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\shiftLR00\topshiftLR00.vhd:22:1:22:6:@W:CD730:@XP_MSG">topshiftLR00.vhd(22)</a><!@TM:1557325659> | Component declaration has 2 ports but entity declares 4 ports</font>
<a name=error3></a><font color=red>@E:<a href="@E:CD326:@XP_HELP">CD326</a> : <a href="C:\Users\Valery Garibay\Documents\Project3CM2MachX02\shiftLR00\topshiftLR00.vhd:22:1:22:6:@E:CD326:@XP_MSG">topshiftLR00.vhd(22)</a><!@TM:1557325659> | Port indiv1 of entity work.topdiv00 is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
Synthesis failed
1 errors during synthesis
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May  8 09:27:39 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May  8 09:27:39 2019

###########################################################]

</pre></samp></body></html>
