Synthesis report for project level
Generated at: Sep 28, 2021 21:59:36
Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###

Top-level Entity Name : level
### ### File List (begin) ### ### ###
/home/vlad/Documents/level_project/level_fsm.sv
/home/vlad/Documents/level_project/level.sv
/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v
### ### File List (end) ### ### ###

### ### Pre-optimizations and mapping (begin) ### ### ###
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v (685)" removed instance : u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/dff_143/i8
@ "/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v (685)" representative instance : u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/dff_143/i7

Mapping success.
### ### Mapping (end) ### ### ###

### ### Post-optimizations and re-synthesis (begin) ### ### ###

Post-optimizations and re-synthesis success.
### ### Post-optimizations and re-synthesis (end) ### ### ###

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 27
Enable signal <n216>, number of controlling flip flops: 9
Enable signal <n219>, number of controlling flip flops: 8
Enable signal <vcc>, number of controlling flip flops: 105
Enable signal <n408>, number of controlling flip flops: 7
Enable signal <n260>, number of controlling flip flops: 1
Enable signal <n262>, number of controlling flip flops: 1
Enable signal <u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/scl_spike_cnt[1]>, number of controlling flip flops: 1
Enable signal <u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/sda_spike_cnt[1]>, number of controlling flip flops: 1
Enable signal <i2c_busy>, number of controlling flip flops: 1
Enable signal <n294>, number of controlling flip flops: 8
Enable signal <n296>, number of controlling flip flops: 1
Enable signal <n301>, number of controlling flip flops: 1
Enable signal <n306>, number of controlling flip flops: 8
Enable signal <n307>, number of controlling flip flops: 1
Enable signal <n325>, number of controlling flip flops: 1
Enable signal <n327>, number of controlling flip flops: 8
Enable signal <n330>, number of controlling flip flops: 8
Enable signal <n335>, number of controlling flip flops: 8
Enable signal <n339>, number of controlling flip flops: 1
Enable signal <n348>, number of controlling flip flops: 1
Enable signal <n351>, number of controlling flip flops: 1
Enable signal <n352>, number of controlling flip flops: 1
Enable signal <n354>, number of controlling flip flops: 1
Enable signal <u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/u_i2c_mstrslv_ctl/mbcr_wr1>, number of controlling flip flops: 1
Enable signal <n380>, number of controlling flip flops: 4
Enable signal <n415>, number of controlling flip flops: 4
Enable signal <n422>, number of controlling flip flops: 1
### ### EFX FF CE enables (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: i2c_din[0](=1)
FF Output: i2c_din[1](=1)
FF Output: i2c_din[2](=1)
FF Output: i2c_din[3](=1)
FF Output: i2c_din[4](=1)
FF Output: i2c_din[5](=1)
FF Output: i2c_din[6](=1)
FF Output: i2c_din[7](=1)
FF Output: u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[0](=1)
FF Output: u_i2c_interface/u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac/genblk1.master_ctl_inst/MBCR[1](=1)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
level:level                                                       193(0)        0(0)      360(0)      0(0)      0(0)
+level_inst:level_fsm                                             27(27)        0(0)      53(53)      0(0)      0(0)
+u_i2c_interface:i2c_interface                                    166(0)        0(0)      307(0)      0(0)      0(0)
 +u_i2c_controller_2e835ddf2f154dd587bb395c6ea8daac:i2c_c...      166(0)        0(0)      307(0)      0(0)      0(0)
  +genblk1.master_ctl_inst:i2c_master_ctl_2e835ddf2f154dd...     166(46)        0(0)     307(95)      0(0)      0(0)
   +u_pgfts_wrflag:pulse_gen_fts_2e835ddf2f154dd587bb395c...        6(6)        0(0)        8(8)      0(0)      0(0)
   +u_pgfts_rdflag:pulse_gen_fts_2e835ddf2f154dd587bb395c...        6(6)        0(0)        2(2)      0(0)      0(0)
   +u_i2c_mstrslv_ctl:i2c_mstrslv_ctl_2e835ddf2f154dd587b...    108(108)        0(0)    202(202)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###

### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk            193              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T8F81
project : level
project-xml : /home/vlad/Documents/level_project/level.xml
root : level
I : /home/vlad/Documents/level_project
I : /home/vlad/Documents/level_project/ip/i2c_interface
output-dir : /home/vlad/Documents/level_project/outflow
work-dir : /home/vlad/Documents/level_project/work_syn
write-efx-verilog : /home/vlad/Documents/level_project/outflow/level.map.v
binary-db : /home/vlad/Documents/level_project/level.vdb
insert-ios : 0
max-carry-cascade : 160
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=sv_09,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	4
OUTPUT PORTS    : 	14

EFX_LUT4        : 	360
   1-2  Inputs  : 	92
   3    Inputs  : 	100
   4    Inputs  : 	168
EFX_FF          : 	193
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 1s
Elapsed synthesis time : 2s
