# UART_DE10-Lite
This project implements a UART (Universal Asynchronous Receiver/Transmitter) communication system on the Intel DE10-Lite FPGA. The design is written in Verilog and demonstrates both data transmission and echo reception over a serial interface.
