\hypertarget{group___r_t_c___register___masks}{}\section{R\+TC Register Masks}
\label{group___r_t_c___register___masks}\index{RTC Register Masks@{RTC Register Masks}}
\subsection*{T\+SR -\/ R\+TC Time Seconds Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga9a0f8842e8262ca176fcf028982153af}\label{group___r_t_c___register___masks_ga9a0f8842e8262ca176fcf028982153af}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gad0476d1e39a866b5b5ba4728b55e258a}\label{group___r_t_c___register___masks_gad0476d1e39a866b5b5ba4728b55e258a}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga0265b25e77883b6b0cb056ab697b5bc6}{R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+SR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{T\+PR -\/ R\+TC Time Prescaler Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga2682f687fa561be2f002fc574d48cc79}\label{group___r_t_c___register___masks_ga2682f687fa561be2f002fc574d48cc79}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga624a290f73478b3ca2687ac49cc78fb2}\label{group___r_t_c___register___masks_ga624a290f73478b3ca2687ac49cc78fb2}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gac2c160abce9b85ad4d9386f0dd8c31ea}{R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+PR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{T\+AR -\/ R\+TC Time Alarm Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga649a76416ad00079054bd866565dada2}\label{group___r_t_c___register___masks_ga649a76416ad00079054bd866565dada2}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga9ec8791d91dc36f0f59a7705988f7278}\label{group___r_t_c___register___masks_ga9ec8791d91dc36f0f59a7705988f7278}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga02ce5bc2603bebe1356ce961142f6700}{R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+AR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{T\+CR -\/ R\+TC Time Compensation Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga48a96d1de8db1993bfac3ca9d6bdb227}\label{group___r_t_c___register___masks_ga48a96d1de8db1993bfac3ca9d6bdb227}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga0d8bc8c79b8010b8ebb94562428713fe}\label{group___r_t_c___register___masks_ga0d8bc8c79b8010b8ebb94562428713fe}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gaca21d09697f88aef5b056c81daaa8445}{R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+CR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga8f198d1dbc7427e1dfabdc4e9f53f8e2}\label{group___r_t_c___register___masks_ga8f198d1dbc7427e1dfabdc4e9f53f8e2}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F00\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga4b8c9ecf8ed798b8c0173ce122874c5e}\label{group___r_t_c___register___masks_ga4b8c9ecf8ed798b8c0173ce122874c5e}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga2425cc5a6f775938d0c0aa5448b96b05}{R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+IR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga920f92da02ac0a6ae0931645600e2405}\label{group___r_t_c___register___masks_ga920f92da02ac0a6ae0931645600e2405}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+M\+A\+SK}~(0x\+F\+F0000\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga6bcbafe57cdb430da5ee6902e0bcb224}\label{group___r_t_c___register___masks_ga6bcbafe57cdb430da5ee6902e0bcb224}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gaa8994c74539b06641e723be00af76459}{R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+CV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga788e49f72c48b3c98794b49e27337c64}\label{group___r_t_c___register___masks_ga788e49f72c48b3c98794b49e27337c64}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+M\+A\+SK}~(0x\+F\+F000000\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga84c801695fa1e344e7b2c8e6568cb7c8}\label{group___r_t_c___register___masks_ga84c801695fa1e344e7b2c8e6568cb7c8}} 
\#define {\bfseries R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga650d1b34ad6d46090befda0296b4fe3f}{R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+IC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{CR -\/ R\+TC Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga114a670a6ac2782bd777ea33e4395059}\label{group___r_t_c___register___masks_ga114a670a6ac2782bd777ea33e4395059}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gac0a88898cc6e1686b54a99e3a6fe759d}\label{group___r_t_c___register___masks_gac0a88898cc6e1686b54a99e3a6fe759d}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga75b1e929441d00749e93c9d4b60e3740}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+WR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gade2b0c86902f83d7674c10e3a7923f80}\label{group___r_t_c___register___masks_gade2b0c86902f83d7674c10e3a7923f80}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga319f4682f30aed777eecac4c09a96223}\label{group___r_t_c___register___masks_ga319f4682f30aed777eecac4c09a96223}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gaf4b3b342ecd1384206e26ccf17dc8e3c}{R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+PE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga762afd0d0e0bbc08b631a10c45222797}\label{group___r_t_c___register___masks_ga762afd0d0e0bbc08b631a10c45222797}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gacf42f5f0dc8f3939de4131b7b63d0dc2}\label{group___r_t_c___register___masks_gacf42f5f0dc8f3939de4131b7b63d0dc2}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga77d71ad1346f9dce80d00209745c3d6a}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+UP}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gae071fafa245264dd485258198b7fcf8a}\label{group___r_t_c___register___masks_gae071fafa245264dd485258198b7fcf8a}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga71fb55b262a9f0aac1777b4115a1bfa7}\label{group___r_t_c___register___masks_ga71fb55b262a9f0aac1777b4115a1bfa7}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gab5d567fd2b557c6cd3568c1713b19709}{R\+T\+C\+\_\+\+C\+R\+\_\+\+UM}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaf48371b4fd174e8652b2a970c68369f6}\label{group___r_t_c___register___masks_gaf48371b4fd174e8652b2a970c68369f6}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga38c5d95b9794b935b221c298307efe2c}\label{group___r_t_c___register___masks_ga38c5d95b9794b935b221c298307efe2c}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga524b9e5ac1abfe638c018b002ccbea70}{R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+PS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga1517078d0ce615b7feb94ef57b28e4c8}\label{group___r_t_c___register___masks_ga1517078d0ce615b7feb94ef57b28e4c8}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+M\+A\+SK}~(0x100\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga9d52da825519dde1888921fb1b5e096d}\label{group___r_t_c___register___masks_ga9d52da825519dde1888921fb1b5e096d}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gac9e4be8e9ff1ae8615f97944825bd035}{R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+CE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga4c9ab830040b30f5ebc3e21f357e3d58}\label{group___r_t_c___register___masks_ga4c9ab830040b30f5ebc3e21f357e3d58}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+M\+A\+SK}~(0x200\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga0c53e02399574c63f5015cef513dddff}\label{group___r_t_c___register___masks_ga0c53e02399574c63f5015cef513dddff}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+S\+H\+I\+FT}~(9\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga227514fe8e96217ffd352795835630d0}{R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+KO}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga885a0abaf0aeae2525406950542df145}\label{group___r_t_c___register___masks_ga885a0abaf0aeae2525406950542df145}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK}~(0x400\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gafefab96f792c2faf1c4580790af7a1c5}\label{group___r_t_c___register___masks_gafefab96f792c2faf1c4580790af7a1c5}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT}~(10\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gabdf20af79baf9729aa673ec4155bd92d}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16P}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gac8a4d2f3837af6cea3924682d6d795c9}\label{group___r_t_c___register___masks_gac8a4d2f3837af6cea3924682d6d795c9}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK}~(0x800\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga4bb07384fbca5f19f9e7b30daa071b92}\label{group___r_t_c___register___masks_ga4bb07384fbca5f19f9e7b30daa071b92}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT}~(11\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gae339c78e8f2d1fc58e9a0adad68a537a}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8P}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaf39585370663a36a6eba4dd1fe61534f}\label{group___r_t_c___register___masks_gaf39585370663a36a6eba4dd1fe61534f}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK}~(0x1000\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga348565e2fabae104ce15d3b0e23b4fc1}\label{group___r_t_c___register___masks_ga348565e2fabae104ce15d3b0e23b4fc1}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gadb156be75959e7c745befbc41aedbba7}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4P}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga7eb15eb098b99b007a0fef42c3fef848}\label{group___r_t_c___register___masks_ga7eb15eb098b99b007a0fef42c3fef848}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK}~(0x2000\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gacd1a88b76256f8efc3633459f3c21d83}\label{group___r_t_c___register___masks_gacd1a88b76256f8efc3633459f3c21d83}} 
\#define {\bfseries R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT}~(13\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga520f43e41947a4a6b81d08912c3d4a0a}{R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2P}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{SR -\/ R\+TC Status Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga1efc73171f80fa079f4d3aec43f2faab}\label{group___r_t_c___register___masks_ga1efc73171f80fa079f4d3aec43f2faab}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga261718ed362a6c56ad4c0e1c5e624552}\label{group___r_t_c___register___masks_ga261718ed362a6c56ad4c0e1c5e624552}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gab119307a38d942f76aa92ff953520ff7}{R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+IF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gabadca56816c485ca12134cd54a40c010}\label{group___r_t_c___register___masks_gabadca56816c485ca12134cd54a40c010}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga209c228a9376a460fa905e67716ebe65}\label{group___r_t_c___register___masks_ga209c228a9376a460fa905e67716ebe65}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gad807b2dce6068d9e34b9403f3a213681}{R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+OF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga8deec41a2823788375ed7b8b63870868}\label{group___r_t_c___register___masks_ga8deec41a2823788375ed7b8b63870868}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaaae3f647015906bacdb13124a50d3cfb}\label{group___r_t_c___register___masks_gaaae3f647015906bacdb13124a50d3cfb}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gaba0bf9515e6e6dd37ca03b337f068bb1}{R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+AF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gabcb29faa7aa3cee888e06e6b08236907}\label{group___r_t_c___register___masks_gabcb29faa7aa3cee888e06e6b08236907}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga120f7d25fec9feca0a62b6e79683e3ac}\label{group___r_t_c___register___masks_ga120f7d25fec9feca0a62b6e79683e3ac}} 
\#define {\bfseries R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gaeffcb773dfeb9cb475867d46b29c3bff}{R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+CE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{LR -\/ R\+TC Lock Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga89f5d0ce94e7eb13bd961774fd440c0b}\label{group___r_t_c___register___masks_ga89f5d0ce94e7eb13bd961774fd440c0b}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga3f1532cd2a9c7b767e2363ddde7777c4}\label{group___r_t_c___register___masks_ga3f1532cd2a9c7b767e2363ddde7777c4}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga62e9dbab511a4f727dd4674932501fee}{R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+CL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga79d7286374cccca93261d4ced777c2e7}\label{group___r_t_c___register___masks_ga79d7286374cccca93261d4ced777c2e7}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga170e66be6136b04cac5df94c81675cc5}\label{group___r_t_c___register___masks_ga170e66be6136b04cac5df94c81675cc5}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga1a502847fc337b81764e45ee3bfd06d4}{R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+RL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga0681f481e213872418c16d5e012e5603}\label{group___r_t_c___register___masks_ga0681f481e213872418c16d5e012e5603}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga33823f8e5a5e100db14493426af60d67}\label{group___r_t_c___register___masks_ga33823f8e5a5e100db14493426af60d67}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga22b30e792eed5423fdf1c23a28964d1a}{R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+RL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaf57761c6f1eb820b0d6764ae63e7dfcf}\label{group___r_t_c___register___masks_gaf57761c6f1eb820b0d6764ae63e7dfcf}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga723a045710e5df92a5bf5363e8cea08f}\label{group___r_t_c___register___masks_ga723a045710e5df92a5bf5363e8cea08f}} 
\#define {\bfseries R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga084591e0d6eba0d2f8082e3edc7ed45e}{R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+RL}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{I\+ER -\/ R\+TC Interrupt Enable Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga4401cd4dce34a638f75403a2a3701e6d}\label{group___r_t_c___register___masks_ga4401cd4dce34a638f75403a2a3701e6d}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga2938c56e7566549f7434b8f02ad6d478}\label{group___r_t_c___register___masks_ga2938c56e7566549f7434b8f02ad6d478}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_gabfbef54705a0c0320ffac94154df5628}{R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga1dfc25308bec00f67925ae796f805d3d}\label{group___r_t_c___register___masks_ga1dfc25308bec00f67925ae796f805d3d}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaf9355764ec83dde6e2890f391a469856}\label{group___r_t_c___register___masks_gaf9355764ec83dde6e2890f391a469856}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga32cf27d2d16f386987e4299177578929}{R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gad1bcc4df9a637ec5ab4b611391986c06}\label{group___r_t_c___register___masks_gad1bcc4df9a637ec5ab4b611391986c06}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gae15cd7098592da4c3a2c2563879ae5d8}\label{group___r_t_c___register___masks_gae15cd7098592da4c3a2c2563879ae5d8}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga0c84f648183b728883a6f14d6e1e36c6}{R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga63c8ae5db82845d5bb13907cd0e70cd7}\label{group___r_t_c___register___masks_ga63c8ae5db82845d5bb13907cd0e70cd7}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_ga456ec6fb31112c122b38dcc586d9e75d}\label{group___r_t_c___register___masks_ga456ec6fb31112c122b38dcc586d9e75d}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga1bc67a85a822b7ad9ddb5aca49634471}{R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gae08d5bcb3d71bb932a7c1d41086b3545}\label{group___r_t_c___register___masks_gae08d5bcb3d71bb932a7c1d41086b3545}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___r_t_c___register___masks_gaa18422218526a3bb50a3158c3aee2100}\label{group___r_t_c___register___masks_gaa18422218526a3bb50a3158c3aee2100}} 
\#define {\bfseries R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___r_t_c___register___masks_ga9cfc0e9a7e1a84c019ed8cde67c963d2}{R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+ON}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_t_c___register___masks_ga227514fe8e96217ffd352795835630d0}\label{group___r_t_c___register___masks_ga227514fe8e96217ffd352795835630d0}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_CLKO@{RTC\_CR\_CLKO}}
\index{RTC\_CR\_CLKO@{RTC\_CR\_CLKO}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_CLKO}{RTC\_CR\_CLKO}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+KO(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+C\+L\+K\+O\+\_\+\+M\+A\+SK)}

C\+L\+KO -\/ Clock Output 0b0..The 32 k\+Hz clock is output to other peripherals. 0b1..The 32 k\+Hz clock is not output to other peripherals. \mbox{\Hypertarget{group___r_t_c___register___masks_gac9e4be8e9ff1ae8615f97944825bd035}\label{group___r_t_c___register___masks_gac9e4be8e9ff1ae8615f97944825bd035}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_OSCE@{RTC\_CR\_OSCE}}
\index{RTC\_CR\_OSCE@{RTC\_CR\_OSCE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_OSCE}{RTC\_CR\_OSCE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+CE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+O\+S\+C\+E\+\_\+\+M\+A\+SK)}

O\+S\+CE -\/ Oscillator Enable 0b0..32.\+768 k\+Hz oscillator is disabled. 0b1..32.\+768 k\+Hz oscillator is enabled. After setting this bit, wait the oscillator startup time before enabling the time counter to allow the 32.\+768 k\+Hz clock time to stabilize. \mbox{\Hypertarget{group___r_t_c___register___masks_gabdf20af79baf9729aa673ec4155bd92d}\label{group___r_t_c___register___masks_gabdf20af79baf9729aa673ec4155bd92d}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SC16P@{RTC\_CR\_SC16P}}
\index{RTC\_CR\_SC16P@{RTC\_CR\_SC16P}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SC16P}{RTC\_CR\_SC16P}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C16\+P\+\_\+\+M\+A\+SK)}

S\+C16P -\/ Oscillator 16pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. \mbox{\Hypertarget{group___r_t_c___register___masks_ga520f43e41947a4a6b81d08912c3d4a0a}\label{group___r_t_c___register___masks_ga520f43e41947a4a6b81d08912c3d4a0a}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SC2P@{RTC\_CR\_SC2P}}
\index{RTC\_CR\_SC2P@{RTC\_CR\_SC2P}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SC2P}{RTC\_CR\_SC2P}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C2\+P\+\_\+\+M\+A\+SK)}

S\+C2P -\/ Oscillator 2pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. \mbox{\Hypertarget{group___r_t_c___register___masks_gadb156be75959e7c745befbc41aedbba7}\label{group___r_t_c___register___masks_gadb156be75959e7c745befbc41aedbba7}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SC4P@{RTC\_CR\_SC4P}}
\index{RTC\_CR\_SC4P@{RTC\_CR\_SC4P}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SC4P}{RTC\_CR\_SC4P}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C4\+P\+\_\+\+M\+A\+SK)}

S\+C4P -\/ Oscillator 4pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. \mbox{\Hypertarget{group___r_t_c___register___masks_gae339c78e8f2d1fc58e9a0adad68a537a}\label{group___r_t_c___register___masks_gae339c78e8f2d1fc58e9a0adad68a537a}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SC8P@{RTC\_CR\_SC8P}}
\index{RTC\_CR\_SC8P@{RTC\_CR\_SC8P}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SC8P}{RTC\_CR\_SC8P}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8P(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+C8\+P\+\_\+\+M\+A\+SK)}

S\+C8P -\/ Oscillator 8pF Load Configure 0b0..Disable the load. 0b1..Enable the additional load. \mbox{\Hypertarget{group___r_t_c___register___masks_ga77d71ad1346f9dce80d00209745c3d6a}\label{group___r_t_c___register___masks_ga77d71ad1346f9dce80d00209745c3d6a}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SUP@{RTC\_CR\_SUP}}
\index{RTC\_CR\_SUP@{RTC\_CR\_SUP}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SUP}{RTC\_CR\_SUP}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+UP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+U\+P\+\_\+\+M\+A\+SK)}

S\+UP -\/ Supervisor Access 0b0..Non-\/supervisor mode write accesses are not supported and generate a bus error. 0b1..Non-\/supervisor mode write accesses are supported. \mbox{\Hypertarget{group___r_t_c___register___masks_ga75b1e929441d00749e93c9d4b60e3740}\label{group___r_t_c___register___masks_ga75b1e929441d00749e93c9d4b60e3740}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_SWR@{RTC\_CR\_SWR}}
\index{RTC\_CR\_SWR@{RTC\_CR\_SWR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_SWR}{RTC\_CR\_SWR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+WR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+S\+W\+R\+\_\+\+M\+A\+SK)}

S\+WR -\/ Software Reset 0b0..No effect. 0b1..Resets all R\+TC registers except for the S\+WR bit . The S\+WR bit is cleared by P\+OR and by software explicitly clearing it. \mbox{\Hypertarget{group___r_t_c___register___masks_gab5d567fd2b557c6cd3568c1713b19709}\label{group___r_t_c___register___masks_gab5d567fd2b557c6cd3568c1713b19709}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_UM@{RTC\_CR\_UM}}
\index{RTC\_CR\_UM@{RTC\_CR\_UM}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_UM}{RTC\_CR\_UM}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+UM(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+U\+M\+\_\+\+M\+A\+SK)}

UM -\/ Update Mode 0b0..Registers cannot be written when locked. 0b1..Registers can be written when locked under limited conditions. \mbox{\Hypertarget{group___r_t_c___register___masks_gaf4b3b342ecd1384206e26ccf17dc8e3c}\label{group___r_t_c___register___masks_gaf4b3b342ecd1384206e26ccf17dc8e3c}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_WPE@{RTC\_CR\_WPE}}
\index{RTC\_CR\_WPE@{RTC\_CR\_WPE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_WPE}{RTC\_CR\_WPE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+PE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+E\+\_\+\+M\+A\+SK)}

W\+PE -\/ Wakeup Pin Enable 0b0..Wakeup pin is disabled. 0b1..Wakeup pin is enabled and wakeup pin asserts if the R\+TC interrupt asserts or the wakeup pin is turned on. \mbox{\Hypertarget{group___r_t_c___register___masks_ga524b9e5ac1abfe638c018b002ccbea70}\label{group___r_t_c___register___masks_ga524b9e5ac1abfe638c018b002ccbea70}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_CR\_WPS@{RTC\_CR\_WPS}}
\index{RTC\_CR\_WPS@{RTC\_CR\_WPS}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_CR\_WPS}{RTC\_CR\_WPS}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+C\+R\+\_\+\+W\+P\+S\+\_\+\+M\+A\+SK)}

W\+PS -\/ Wakeup Pin Select 0b0..Wakeup pin asserts (active low, open drain) if the R\+TC interrupt asserts or the wakeup pin is turned on. 0b1..Wakeup pin instead outputs the R\+TC 32k\+Hz clock, provided the wakeup pin is turned on and the 32k\+Hz clock is output to other peripherals. \mbox{\Hypertarget{group___r_t_c___register___masks_ga0c84f648183b728883a6f14d6e1e36c6}\label{group___r_t_c___register___masks_ga0c84f648183b728883a6f14d6e1e36c6}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_IER\_TAIE@{RTC\_IER\_TAIE}}
\index{RTC\_IER\_TAIE@{RTC\_IER\_TAIE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_IER\_TAIE}{RTC\_IER\_TAIE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+A\+I\+E\+\_\+\+M\+A\+SK)}

T\+A\+IE -\/ Time Alarm Interrupt Enable 0b0..Time alarm flag does not generate an interrupt. 0b1..Time alarm flag does generate an interrupt. \mbox{\Hypertarget{group___r_t_c___register___masks_gabfbef54705a0c0320ffac94154df5628}\label{group___r_t_c___register___masks_gabfbef54705a0c0320ffac94154df5628}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_IER\_TIIE@{RTC\_IER\_TIIE}}
\index{RTC\_IER\_TIIE@{RTC\_IER\_TIIE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_IER\_TIIE}{RTC\_IER\_TIIE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+I\+I\+E\+\_\+\+M\+A\+SK)}

T\+I\+IE -\/ Time Invalid Interrupt Enable 0b0..Time invalid flag does not generate an interrupt. 0b1..Time invalid flag does generate an interrupt. \mbox{\Hypertarget{group___r_t_c___register___masks_ga32cf27d2d16f386987e4299177578929}\label{group___r_t_c___register___masks_ga32cf27d2d16f386987e4299177578929}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_IER\_TOIE@{RTC\_IER\_TOIE}}
\index{RTC\_IER\_TOIE@{RTC\_IER\_TOIE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_IER\_TOIE}{RTC\_IER\_TOIE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+O\+I\+E\+\_\+\+M\+A\+SK)}

T\+O\+IE -\/ Time Overflow Interrupt Enable 0b0..Time overflow flag does not generate an interrupt. 0b1..Time overflow flag does generate an interrupt. \mbox{\Hypertarget{group___r_t_c___register___masks_ga1bc67a85a822b7ad9ddb5aca49634471}\label{group___r_t_c___register___masks_ga1bc67a85a822b7ad9ddb5aca49634471}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_IER\_TSIE@{RTC\_IER\_TSIE}}
\index{RTC\_IER\_TSIE@{RTC\_IER\_TSIE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_IER\_TSIE}{RTC\_IER\_TSIE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+T\+S\+I\+E\+\_\+\+M\+A\+SK)}

T\+S\+IE -\/ Time Seconds Interrupt Enable 0b0..Seconds interrupt is disabled. 0b1..Seconds interrupt is enabled. \mbox{\Hypertarget{group___r_t_c___register___masks_ga9cfc0e9a7e1a84c019ed8cde67c963d2}\label{group___r_t_c___register___masks_ga9cfc0e9a7e1a84c019ed8cde67c963d2}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_IER\_WPON@{RTC\_IER\_WPON}}
\index{RTC\_IER\_WPON@{RTC\_IER\_WPON}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_IER\_WPON}{RTC\_IER\_WPON}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+ON(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+I\+E\+R\+\_\+\+W\+P\+O\+N\+\_\+\+M\+A\+SK)}

W\+P\+ON -\/ Wakeup Pin On 0b0..No effect. 0b1..If the wakeup pin is enabled, then the wakeup pin will assert. \mbox{\Hypertarget{group___r_t_c___register___masks_ga1a502847fc337b81764e45ee3bfd06d4}\label{group___r_t_c___register___masks_ga1a502847fc337b81764e45ee3bfd06d4}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_LR\_CRL@{RTC\_LR\_CRL}}
\index{RTC\_LR\_CRL@{RTC\_LR\_CRL}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_LR\_CRL}{RTC\_LR\_CRL}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+RL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+C\+R\+L\+\_\+\+M\+A\+SK)}

C\+RL -\/ Control Register Lock 0b0..Control Register is locked and writes are ignored. 0b1..Control Register is not locked and writes complete as normal. \mbox{\Hypertarget{group___r_t_c___register___masks_ga084591e0d6eba0d2f8082e3edc7ed45e}\label{group___r_t_c___register___masks_ga084591e0d6eba0d2f8082e3edc7ed45e}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_LR\_LRL@{RTC\_LR\_LRL}}
\index{RTC\_LR\_LRL@{RTC\_LR\_LRL}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_LR\_LRL}{RTC\_LR\_LRL}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+RL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+L\+R\+L\+\_\+\+M\+A\+SK)}

L\+RL -\/ Lock Register Lock 0b0..Lock Register is locked and writes are ignored. 0b1..Lock Register is not locked and writes complete as normal. \mbox{\Hypertarget{group___r_t_c___register___masks_ga22b30e792eed5423fdf1c23a28964d1a}\label{group___r_t_c___register___masks_ga22b30e792eed5423fdf1c23a28964d1a}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_LR\_SRL@{RTC\_LR\_SRL}}
\index{RTC\_LR\_SRL@{RTC\_LR\_SRL}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_LR\_SRL}{RTC\_LR\_SRL}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+RL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+S\+R\+L\+\_\+\+M\+A\+SK)}

S\+RL -\/ Status Register Lock 0b0..Status Register is locked and writes are ignored. 0b1..Status Register is not locked and writes complete as normal. \mbox{\Hypertarget{group___r_t_c___register___masks_ga62e9dbab511a4f727dd4674932501fee}\label{group___r_t_c___register___masks_ga62e9dbab511a4f727dd4674932501fee}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_LR\_TCL@{RTC\_LR\_TCL}}
\index{RTC\_LR\_TCL@{RTC\_LR\_TCL}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_LR\_TCL}{RTC\_LR\_TCL}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+CL(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+L\+R\+\_\+\+T\+C\+L\+\_\+\+M\+A\+SK)}

T\+CL -\/ Time Compensation Lock 0b0..Time Compensation Register is locked and writes are ignored. 0b1..Time Compensation Register is not locked and writes complete as normal. \mbox{\Hypertarget{group___r_t_c___register___masks_gaba0bf9515e6e6dd37ca03b337f068bb1}\label{group___r_t_c___register___masks_gaba0bf9515e6e6dd37ca03b337f068bb1}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_SR\_TAF@{RTC\_SR\_TAF}}
\index{RTC\_SR\_TAF@{RTC\_SR\_TAF}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_SR\_TAF}{RTC\_SR\_TAF}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+AF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+A\+F\+\_\+\+M\+A\+SK)}

T\+AF -\/ Time Alarm Flag 0b0..Time alarm has not occurred. 0b1..Time alarm has occurred. \mbox{\Hypertarget{group___r_t_c___register___masks_gaeffcb773dfeb9cb475867d46b29c3bff}\label{group___r_t_c___register___masks_gaeffcb773dfeb9cb475867d46b29c3bff}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_SR\_TCE@{RTC\_SR\_TCE}}
\index{RTC\_SR\_TCE@{RTC\_SR\_TCE}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_SR\_TCE}{RTC\_SR\_TCE}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+CE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+C\+E\+\_\+\+M\+A\+SK)}

T\+CE -\/ Time Counter Enable 0b0..Time counter is disabled. 0b1..Time counter is enabled. \mbox{\Hypertarget{group___r_t_c___register___masks_gab119307a38d942f76aa92ff953520ff7}\label{group___r_t_c___register___masks_gab119307a38d942f76aa92ff953520ff7}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_SR\_TIF@{RTC\_SR\_TIF}}
\index{RTC\_SR\_TIF@{RTC\_SR\_TIF}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_SR\_TIF}{RTC\_SR\_TIF}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+IF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+I\+F\+\_\+\+M\+A\+SK)}

T\+IF -\/ Time Invalid Flag 0b0..Time is valid. 0b1..Time is invalid and time counter is read as zero. \mbox{\Hypertarget{group___r_t_c___register___masks_gad807b2dce6068d9e34b9403f3a213681}\label{group___r_t_c___register___masks_gad807b2dce6068d9e34b9403f3a213681}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_SR\_TOF@{RTC\_SR\_TOF}}
\index{RTC\_SR\_TOF@{RTC\_SR\_TOF}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_SR\_TOF}{RTC\_SR\_TOF}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+OF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+S\+R\+\_\+\+T\+O\+F\+\_\+\+M\+A\+SK)}

T\+OF -\/ Time Overflow Flag 0b0..Time overflow has not occurred. 0b1..Time overflow has occurred and time counter is read as zero. \mbox{\Hypertarget{group___r_t_c___register___masks_ga02ce5bc2603bebe1356ce961142f6700}\label{group___r_t_c___register___masks_ga02ce5bc2603bebe1356ce961142f6700}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TAR\_TAR@{RTC\_TAR\_TAR}}
\index{RTC\_TAR\_TAR@{RTC\_TAR\_TAR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TAR\_TAR}{RTC\_TAR\_TAR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+AR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+A\+R\+\_\+\+T\+A\+R\+\_\+\+M\+A\+SK)}

T\+AR -\/ Time Alarm Register \mbox{\Hypertarget{group___r_t_c___register___masks_ga650d1b34ad6d46090befda0296b4fe3f}\label{group___r_t_c___register___masks_ga650d1b34ad6d46090befda0296b4fe3f}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TCR\_CIC@{RTC\_TCR\_CIC}}
\index{RTC\_TCR\_CIC@{RTC\_TCR\_CIC}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TCR\_CIC}{RTC\_TCR\_CIC}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+IC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+C\+\_\+\+M\+A\+SK)}

C\+IC -\/ Compensation Interval Counter \mbox{\Hypertarget{group___r_t_c___register___masks_ga2425cc5a6f775938d0c0aa5448b96b05}\label{group___r_t_c___register___masks_ga2425cc5a6f775938d0c0aa5448b96b05}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TCR\_CIR@{RTC\_TCR\_CIR}}
\index{RTC\_TCR\_CIR@{RTC\_TCR\_CIR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TCR\_CIR}{RTC\_TCR\_CIR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+IR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+C\+I\+R\+\_\+\+M\+A\+SK)}

C\+IR -\/ Compensation Interval Register \mbox{\Hypertarget{group___r_t_c___register___masks_gaca21d09697f88aef5b056c81daaa8445}\label{group___r_t_c___register___masks_gaca21d09697f88aef5b056c81daaa8445}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TCR\_TCR@{RTC\_TCR\_TCR}}
\index{RTC\_TCR\_TCR@{RTC\_TCR\_TCR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TCR\_TCR}{RTC\_TCR\_TCR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+CR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+R\+\_\+\+M\+A\+SK)}

T\+CR -\/ Time Compensation Register 0b10000000..Time Prescaler Register overflows every 32896 clock cycles. 0b11111111..Time Prescaler Register overflows every 32769 clock cycles. 0b00000000..Time Prescaler Register overflows every 32768 clock cycles. 0b00000001..Time Prescaler Register overflows every 32767 clock cycles. 0b01111111..Time Prescaler Register overflows every 32641 clock cycles. \mbox{\Hypertarget{group___r_t_c___register___masks_gaa8994c74539b06641e723be00af76459}\label{group___r_t_c___register___masks_gaa8994c74539b06641e723be00af76459}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TCR\_TCV@{RTC\_TCR\_TCV}}
\index{RTC\_TCR\_TCV@{RTC\_TCR\_TCV}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TCR\_TCV}{RTC\_TCR\_TCV}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+CV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+C\+R\+\_\+\+T\+C\+V\+\_\+\+M\+A\+SK)}

T\+CV -\/ Time Compensation Value \mbox{\Hypertarget{group___r_t_c___register___masks_gac2c160abce9b85ad4d9386f0dd8c31ea}\label{group___r_t_c___register___masks_gac2c160abce9b85ad4d9386f0dd8c31ea}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TPR\_TPR@{RTC\_TPR\_TPR}}
\index{RTC\_TPR\_TPR@{RTC\_TPR\_TPR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TPR\_TPR}{RTC\_TPR\_TPR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+PR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+P\+R\+\_\+\+T\+P\+R\+\_\+\+M\+A\+SK)}

T\+PR -\/ Time Prescaler Register \mbox{\Hypertarget{group___r_t_c___register___masks_ga0265b25e77883b6b0cb056ab697b5bc6}\label{group___r_t_c___register___masks_ga0265b25e77883b6b0cb056ab697b5bc6}} 
\index{RTC Register Masks@{RTC Register Masks}!RTC\_TSR\_TSR@{RTC\_TSR\_TSR}}
\index{RTC\_TSR\_TSR@{RTC\_TSR\_TSR}!RTC Register Masks@{RTC Register Masks}}
\subsubsection{\texorpdfstring{RTC\_TSR\_TSR}{RTC\_TSR\_TSR}}
{\footnotesize\ttfamily \#define R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+SR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+S\+H\+I\+FT)) \& R\+T\+C\+\_\+\+T\+S\+R\+\_\+\+T\+S\+R\+\_\+\+M\+A\+SK)}

T\+SR -\/ Time Seconds Register 