{
  "module_name": "sun8i_a83t_mipi_csi2_reg.h",
  "hash_id": "467be61c639f1ed123967fe757f3dec6dece20a42d75acada571f822ec03510f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/sunxi/sun8i-a83t-mipi-csi2/sun8i_a83t_mipi_csi2_reg.h",
  "human_readable_source": " \n \n\n#ifndef _SUN8I_A83T_MIPI_CSI2_REG_H_\n#define _SUN8I_A83T_MIPI_CSI2_REG_H_\n\n#define SUN8I_A83T_MIPI_CSI2_VERSION_REG\t\t\t0x0\n#define SUN8I_A83T_MIPI_CSI2_CTRL_REG\t\t\t\t0x4\n#define SUN8I_A83T_MIPI_CSI2_CTRL_INIT_VALUE\t\t\t0xb8c39bec\n#define SUN8I_A83T_MIPI_CSI2_CTRL_RESET_N\t\t\tBIT(31)\n#define SUN8I_A83T_MIPI_CSI2_RX_PKT_NUM_REG\t\t\t0x8\n#define SUN8I_A83T_MIPI_CSI2_RX_PKT_NUM_INIT_VALUE\t\t0xb8d257f8\n#define SUN8I_A83T_MIPI_CSI2_RSVD0_REG\t\t\t\t0xc\n\n#define SUN8I_A83T_MIPI_CSI2_RSVD1_REG\t\t\t\t0x18\n#define SUN8I_A83T_MIPI_CSI2_RSVD1_HW_LOCK_VALUE\t\t0xb8c8a30c\n#define SUN8I_A83T_MIPI_CSI2_RSVD2_REG\t\t\t\t0x1c\n#define SUN8I_A83T_MIPI_CSI2_RSVD2_HW_LOCK_VALUE\t\t0xb8df8ad7\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_REG\t\t\t0x20\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_ECC_ERR_DBL\t\tBIT(28)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_CKSM_ERR_VC3\t\tBIT(27)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_CKSM_ERR_VC2\t\tBIT(26)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_CKSM_ERR_VC1\t\tBIT(25)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_CKSM_ERR_VC0\t\tBIT(24)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_SEQ_ERR_DT3\t\tBIT(23)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_SEQ_ERR_DT2\t\tBIT(22)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_SEQ_ERR_DT1\t\tBIT(21)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LINE_SEQ_ERR_DT0\t\tBIT(20)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LS_LE_ERR_DT3\t\tBIT(19)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LS_LE_ERR_DT2\t\tBIT(18)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LS_LE_ERR_DT1\t\tBIT(17)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_LS_LE_ERR_DT0\t\tBIT(16)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_CRC_ERR_VC3\t\tBIT(15)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_CRC_ERR_VC2\t\tBIT(14)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_CRC_ERR_VC1\t\tBIT(13)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_CRC_ERR_VC0\t\tBIT(12)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FRM_SEQ_ERR_VC3\t\tBIT(11)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FRM_SEQ_ERR_VC2\t\tBIT(10)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FRM_SEQ_ERR_VC1\t\tBIT(9)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FRM_SEQ_ERR_VC0\t\tBIT(8)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FS_FE_ERR_VC3\t\tBIT(7)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FS_FE_ERR_VC2\t\tBIT(6)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FS_FE_ERR_VC1\t\tBIT(5)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_FS_FE_ERR_VC0\t\tBIT(4)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_SOT_SYNC_ERR_3\t\tBIT(3)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_SOT_SYNC_ERR_2\t\tBIT(2)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_SOT_SYNC_ERR_1\t\tBIT(1)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA0_SOT_SYNC_ERR_0\t\tBIT(0)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_REG\t\t\t0x24\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LINE_SEQ_ERR_DT7\t\tBIT(23)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LINE_SEQ_ERR_DT6\t\tBIT(22)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LINE_SEQ_ERR_DT5\t\tBIT(21)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LINE_SEQ_ERR_DT4\t\tBIT(20)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LS_LE_ERR_DT7\t\tBIT(19)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LS_LE_ERR_DT6\t\tBIT(18)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LS_LE_ERR_DT5\t\tBIT(17)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_LS_LE_ERR_DT4\t\tBIT(16)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_DT_ERR_VC3\t\tBIT(15)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_DT_ERR_VC2\t\tBIT(14)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_DT_ERR_VC1\t\tBIT(13)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_DT_ERR_VC0\t\tBIT(12)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ECC_ERR1_VC3\t\tBIT(11)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ECC_ERR1_VC2\t\tBIT(10)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ECC_ERR1_VC1\t\tBIT(9)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ECC_ERR1_VC0\t\tBIT(8)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_SOT_ERR_3\t\t\tBIT(7)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_SOT_ERR_2\t\t\tBIT(6)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_SOT_ERR_1\t\t\tBIT(5)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_SOT_ERR_0\t\t\tBIT(4)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ESC_ENTRY_ERR_3\t\tBIT(3)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ESC_ENTRY_ERR_2\t\tBIT(2)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ESC_ENTRY_ERR_1\t\tBIT(1)\n#define SUN8I_A83T_MIPI_CSI2_INT_STA1_ESC_ENTRY_ERR_0\t\tBIT(0)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_REG\t\t\t0x28\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_ECC_ERR_DBL\t\tBIT(28)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CKSM_ERR_VC3\t\tBIT(27)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CKSM_ERR_VC2\t\tBIT(26)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CKSM_ERR_VC1\t\tBIT(25)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CKSM_ERR_VC0\t\tBIT(24)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LINE_SEQ_ERR_DT3\t\tBIT(23)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LINE_SEQ_ERR_DT2\t\tBIT(22)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LINE_SEQ_ERR_DT1\t\tBIT(21)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LINE_SEQ_ERR_DT0\t\tBIT(20)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LS_LE_ERR_DT3\t\tBIT(19)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LS_LE_ERR_DT2\t\tBIT(18)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LS_LE_ERR_DT1\t\tBIT(17)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_LS_LE_ERR_DT0\t\tBIT(16)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CRC_ERR_VC3\t\tBIT(15)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CRC_ERR_VC2\t\tBIT(14)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CRC_ERR_VC1\t\tBIT(13)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_CRC_ERR_VC0\t\tBIT(12)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FRM_SEQ_ERR_VC3\t\tBIT(11)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FRM_SEQ_ERR_VC2\t\tBIT(10)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FRM_SEQ_ERR_VC1\t\tBIT(9)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FRM_SEQ_ERR_VC0\t\tBIT(8)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FS_FE_ERR_VC3\t\tBIT(7)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FS_FE_ERR_VC2\t\tBIT(6)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FS_FE_ERR_VC1\t\tBIT(5)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_FS_FE_ERR_VC0\t\tBIT(4)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_SOT_SYNC_ERR_3\t\tBIT(3)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_SOT_SYNC_ERR_2\t\tBIT(2)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_SOT_SYNC_ERR_1\t\tBIT(1)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK0_SOT_SYNC_ERR_0\t\tBIT(0)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_REG\t\t\t0x2c\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_DT_ERR_VC3\t\tBIT(15)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_DT_ERR_VC2\t\tBIT(14)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_DT_ERR_VC1\t\tBIT(13)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_DT_ERR_VC0\t\tBIT(12)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ECC_ERR1_VC3\t\tBIT(11)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ECC_ERR1_VC2\t\tBIT(10)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ECC_ERR1_VC1\t\tBIT(9)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ECC_ERR1_VC0\t\tBIT(8)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_SOT_ERR_3\t\t\tBIT(7)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_SOT_ERR_2\t\t\tBIT(6)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_SOT_ERR_1\t\t\tBIT(5)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_SOT_ERR_0\t\t\tBIT(4)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ESC_ENTRY_ERR_3\t\tBIT(3)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ESC_ENTRY_ERR_2\t\tBIT(2)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ESC_ENTRY_ERR_1\t\tBIT(1)\n#define SUN8I_A83T_MIPI_CSI2_INT_MSK1_ESC_ENTRY_ERR_0\t\tBIT(0)\n\n#define SUN8I_A83T_MIPI_CSI2_CFG_REG\t\t\t\t0x100\n#define SUN8I_A83T_MIPI_CSI2_CFG_INIT_VALUE\t\t\t0xb8c64f24\n#define SUN8I_A83T_MIPI_CSI2_CFG_SYNC_EN\t\t\tBIT(31)\n#define SUN8I_A83T_MIPI_CSI2_CFG_BYPASS_ECC_EN\t\t\tBIT(29)\n#define SUN8I_A83T_MIPI_CSI2_CFG_UNPKT_EN\t\t\tBIT(28)\n#define SUN8I_A83T_MIPI_CSI2_CFG_NONE_UNPKT_RX_MODE\t\tBIT(27)\n#define SUN8I_A83T_MIPI_CSI2_CFG_YC_SWAB\t\t\tBIT(26)\n#define SUN8I_A83T_MIPI_CSI2_CFG_N_BYTE\t\t\t\tBIT(24)\n#define SUN8I_A83T_MIPI_CSI2_CFG_SYNC_DLY_CYCLE(v)\t\t(((v) << 18) & \\\n\t\t\t\t\t\t\t\t GENMASK(22, 18))\n#define SUN8I_A83T_MIPI_CSI2_CFG_N_CHANNEL(v)\t\t\t((((v) - 1) << 16) & \\\n\t\t\t\t\t\t\t\t GENMASK(17, 16))\n#define SUN8I_A83T_MIPI_CSI2_CFG_N_LANE(v)\t\t\t((((v) - 1) << 4) & \\\n\t\t\t\t\t\t\t\t GENMASK(5, 4))\n#define SUN8I_A83T_MIPI_CSI2_VCDT0_REG\t\t\t\t0x104\n#define SUN8I_A83T_MIPI_CSI2_VCDT0_CH_VC(ch, vc)\t\t(((vc) & GENMASK(1, 0)) << \\\n\t\t\t\t\t\t\t\t ((ch) * 8 + 6))\n#define SUN8I_A83T_MIPI_CSI2_VCDT0_CH_DT(ch, t)\t\t\t(((t) & GENMASK(5, 0)) << \\\n\t\t\t\t\t\t\t\t ((ch) * 8))\n#define SUN8I_A83T_MIPI_CSI2_VCDT1_REG\t\t\t\t0x108\n#define SUN8I_A83T_MIPI_CSI2_VCDT1_CH_VC(ch, vc)\t\t(((vc) & GENMASK(1, 0)) << \\\n\t\t\t\t\t\t\t\t (((ch) - 4) * 8 + 6))\n#define SUN8I_A83T_MIPI_CSI2_VCDT1_CH_DT(ch, t)\t\t\t(((t) & GENMASK(5, 0)) << \\\n\t\t\t\t\t\t\t\t (((ch) - 4) * 8))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}