<dict>
  <key>main-file</key>
  <string>/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/FPGA_simulator.pp.0.cpp</string>
  <key>diagnostics</key>
  <array>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/csynth.tcl</string>
      <key>line</key>
      <integer>22</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=name=FPGA_simulator_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>7</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=dynamic_information_init_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=falsification_information_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=static_information_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=start_e_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=data_obs_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>12</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=snr_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>13</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=f_shift_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>14</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=I_obs_strm_e_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>15</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=Q_obs_strm_e_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>16</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=I_obs_strm_c_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>17</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=Q_obs_strm_c_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>18</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=longitude_strm_out_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>19</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=latitude_strm_out_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>20</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=axis port=data_out_strm_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>FPGA_simulator.cpp</string>
      <key>line</key>
      <integer>22</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=dataflow_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=FPGA_simulator_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
  </array>
</dict>
