{
    "code": "module TopModule (\n    input wire a,\n    input wire b,\n    input wire sel,\n    output wire out\n);\n    assign out = sel ? b : a;\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}