#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x122ea7170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122e999e0 .scope module, "tb_random_simple" "tb_random_simple" 3 2;
 .timescale -9 -12;
P_0x122ea6d70 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x122ea6db0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x122ea6df0 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x122ea6e30 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x122ea6e70 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x6000015ea9a0_0 .net "axi_araddr", 39 0, L_0x600000cb49a0;  1 drivers
v0x6000015eaa30_0 .net "axi_arlen", 7 0, L_0x600000cb4a10;  1 drivers
v0x6000015eaac0_0 .var "axi_arready", 0 0;
v0x6000015eab50_0 .net "axi_arvalid", 0 0, L_0x600000cb4af0;  1 drivers
v0x6000015eabe0_0 .net "axi_awaddr", 39 0, L_0x600000cb4700;  1 drivers
v0x6000015eac70_0 .net "axi_awlen", 7 0, L_0x600000cb4770;  1 drivers
v0x6000015ead00_0 .var "axi_awready", 0 0;
v0x6000015ead90_0 .net "axi_awvalid", 0 0, L_0x600000cb47e0;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015eae20_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x6000015eaeb0_0 .var "axi_bresp", 1 0;
v0x6000015eaf40_0 .var "axi_bvalid", 0 0;
v0x6000015eafd0_0 .var "axi_rdata", 255 0;
v0x6000015eb060_0 .var "axi_rlast", 0 0;
v0x6000015eb0f0_0 .net "axi_rready", 0 0, L_0x600000cb4b60;  1 drivers
v0x6000015eb180_0 .var "axi_rvalid", 0 0;
v0x6000015eb210_0 .net "axi_wdata", 255 0, L_0x600000cb4850;  1 drivers
v0x6000015eb2a0_0 .net "axi_wlast", 0 0, L_0x600000cb48c0;  1 drivers
v0x6000015eb330_0 .var "axi_wready", 0 0;
v0x6000015eb3c0_0 .net "axi_wvalid", 0 0, L_0x600000cb4930;  1 drivers
v0x6000015eb450_0 .var "clk", 0 0;
v0x6000015eb4e0_0 .var/i "errors", 31 0;
v0x6000015eb570_0 .var "global_sync_in", 0 0;
v0x6000015eb600_0 .var "noc_rx_addr", 19 0;
v0x6000015eb690_0 .var "noc_rx_data", 255 0;
v0x6000015eb720_0 .var "noc_rx_is_instr", 0 0;
v0x6000015eb7b0_0 .net "noc_rx_ready", 0 0, L_0x6000016a2ee0;  1 drivers
v0x6000015eb840_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015eb8d0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015eb960_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x6000015eb9f0_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015eba80_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x6000015ebb10_0 .var "row0", 255 0;
v0x6000015ebba0_0 .var "row1", 255 0;
v0x6000015ebc30_0 .var "row2", 255 0;
v0x6000015ebcc0_0 .var "row3", 255 0;
v0x6000015ebd50_0 .var "rst_n", 0 0;
v0x6000015ebde0_0 .var "sync_grant", 0 0;
v0x6000015ebe70_0 .net "sync_request", 0 0, L_0x600000cb8700;  1 drivers
v0x6000015ebf00_0 .net "tpc_busy", 0 0, L_0x600000cb88c0;  1 drivers
v0x6000015e4000_0 .net "tpc_done", 0 0, L_0x600000cb8770;  1 drivers
v0x6000015e4090_0 .net "tpc_error", 0 0, L_0x600000cb8690;  1 drivers
v0x6000015e4120_0 .var "tpc_start", 0 0;
v0x6000015e41b0_0 .var "tpc_start_pc", 19 0;
S_0x122e6a990 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x122e999e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x123010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x123010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x123010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x123010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x123010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x123010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x123010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x123010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x123010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x123010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x123010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x123010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x123010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x123010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x123010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x123010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x123011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000cb96c0 .functor BUFZ 1, v0x6000015e8120_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4000 .functor OR 1, L_0x6000016a7c00, L_0x6000016a7de0, C4<0>, C4<0>;
L_0x600000cb4070 .functor AND 1, L_0x600000ca2c30, L_0x600000cb4000, C4<1>, C4<1>;
L_0x600000cb40e0 .functor BUFZ 1, v0x6000015e9170_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4150 .functor BUFZ 1, v0x6000015e8c60_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4d20 .functor AND 1, v0x6000015eb840_0, L_0x6000016a2ee0, C4<1>, C4<1>;
L_0x600000cb4d90 .functor AND 1, L_0x600000cb4d20, L_0x6000016a2f80, C4<1>, C4<1>;
v0x6000015ee0a0_0 .net *"_ivl_24", 19 0, L_0x6000016a7520;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee130_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x6000015ee1c0_0 .net *"_ivl_28", 19 0, L_0x6000016a75c0;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee250_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000015ee2e0_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x6000015ee370_0 .net *"_ivl_38", 19 0, L_0x6000016a77a0;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee400_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x6000015ee490_0 .net *"_ivl_42", 19 0, L_0x6000016a7840;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee520_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015ee5b0_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x6000015ee640_0 .net *"_ivl_52", 19 0, L_0x6000016a7a20;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee6d0_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x6000015ee760_0 .net *"_ivl_56", 19 0, L_0x6000016a7ac0;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015ee7f0_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000015ee880_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x6000015ee910_0 .net *"_ivl_65", 127 0, L_0x6000016a7ca0;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015ee9a0_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x6000015eea30_0 .net *"_ivl_70", 0 0, L_0x6000016a7c00;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000015eeac0_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x6000015eeb50_0 .net *"_ivl_74", 0 0, L_0x6000016a7de0;  1 drivers
v0x6000015eebe0_0 .net *"_ivl_77", 0 0, L_0x600000cb4000;  1 drivers
v0x6000015eec70_0 .net *"_ivl_87", 0 0, L_0x600000cb4d20;  1 drivers
v0x6000015eed00_0 .net *"_ivl_89", 0 0, L_0x6000016a2f80;  1 drivers
v0x6000015eed90_0 .var "act_data_d", 31 0;
v0x6000015eee20_0 .var "act_valid_d", 0 0;
v0x6000015eeeb0_0 .var "act_valid_d2", 0 0;
v0x6000015eef40_0 .net "axi_araddr", 39 0, L_0x600000cb49a0;  alias, 1 drivers
v0x6000015eefd0_0 .net "axi_arlen", 7 0, L_0x600000cb4a10;  alias, 1 drivers
v0x6000015ef060_0 .net "axi_arready", 0 0, v0x6000015eaac0_0;  1 drivers
v0x6000015ef0f0_0 .net "axi_arvalid", 0 0, L_0x600000cb4af0;  alias, 1 drivers
v0x6000015ef180_0 .net "axi_awaddr", 39 0, L_0x600000cb4700;  alias, 1 drivers
v0x6000015ef210_0 .net "axi_awlen", 7 0, L_0x600000cb4770;  alias, 1 drivers
v0x6000015ef2a0_0 .net "axi_awready", 0 0, v0x6000015ead00_0;  1 drivers
v0x6000015ef330_0 .net "axi_awvalid", 0 0, L_0x600000cb47e0;  alias, 1 drivers
v0x6000015ef3c0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x6000015ef450_0 .net "axi_bresp", 1 0, v0x6000015eaeb0_0;  1 drivers
v0x6000015ef4e0_0 .net "axi_bvalid", 0 0, v0x6000015eaf40_0;  1 drivers
v0x6000015ef570_0 .net "axi_rdata", 255 0, v0x6000015eafd0_0;  1 drivers
v0x6000015ef600_0 .net "axi_rlast", 0 0, v0x6000015eb060_0;  1 drivers
v0x6000015ef690_0 .net "axi_rready", 0 0, L_0x600000cb4b60;  alias, 1 drivers
v0x6000015ef720_0 .net "axi_rvalid", 0 0, v0x6000015eb180_0;  1 drivers
v0x6000015ef7b0_0 .net "axi_wdata", 255 0, L_0x600000cb4850;  alias, 1 drivers
v0x6000015ef840_0 .net "axi_wlast", 0 0, L_0x600000cb48c0;  alias, 1 drivers
v0x6000015ef8d0_0 .net "axi_wready", 0 0, v0x6000015eb330_0;  1 drivers
v0x6000015ef960_0 .net "axi_wvalid", 0 0, L_0x600000cb4930;  alias, 1 drivers
v0x6000015ef9f0_0 .net "clk", 0 0, v0x6000015eb450_0;  1 drivers
v0x6000015efa80_0 .net "dma_lcp_done", 0 0, L_0x600000cb44d0;  1 drivers
v0x6000015efb10_0 .net "dma_lcp_ready", 0 0, L_0x6000016a1fe0;  1 drivers
v0x6000015efba0_0 .net "dma_sram_addr", 19 0, v0x60000158cea0_0;  1 drivers
v0x6000015efc30_0 .net "dma_sram_rdata", 255 0, L_0x600000cb4cb0;  1 drivers
v0x6000015efcc0_0 .net "dma_sram_re", 0 0, L_0x600000cb4690;  1 drivers
v0x6000015efd50_0 .net "dma_sram_ready", 0 0, L_0x6000016a2e40;  1 drivers
v0x6000015efde0_0 .net "dma_sram_wdata", 255 0, L_0x600000cb45b0;  1 drivers
v0x6000015efe70_0 .net "dma_sram_we", 0 0, L_0x600000cb4620;  1 drivers
v0x6000015eff00_0 .net "global_sync_in", 0 0, v0x6000015eb570_0;  1 drivers
v0x6000015e8000 .array "instr_mem", 4095 0, 127 0;
v0x6000015e8090_0 .var "instr_rdata_reg", 127 0;
v0x6000015e8120_0 .var "instr_valid_reg", 0 0;
v0x6000015e81b0_0 .net "lcp_dma_cmd", 127 0, v0x60000158ea30_0;  1 drivers
v0x6000015e8240_0 .net "lcp_dma_valid", 0 0, L_0x600000cb89a0;  1 drivers
v0x6000015e82d0_0 .net "lcp_imem_addr", 19 0, L_0x600000cb8bd0;  1 drivers
v0x6000015e8360_0 .net "lcp_imem_data", 127 0, v0x6000015e8090_0;  1 drivers
v0x6000015e83f0_0 .net "lcp_imem_re", 0 0, L_0x600000cb8c40;  1 drivers
v0x6000015e8480_0 .net "lcp_imem_valid", 0 0, L_0x600000cb96c0;  1 drivers
v0x6000015e8510_0 .net "lcp_mxu_cmd", 127 0, v0x60000158f720_0;  1 drivers
v0x6000015e85a0_0 .net "lcp_mxu_valid", 0 0, L_0x600000cb8b60;  1 drivers
v0x6000015e8630_0 .net "lcp_vpu_cmd", 127 0, v0x600001588360_0;  1 drivers
v0x6000015e86c0_0 .net "lcp_vpu_valid", 0 0, L_0x600000cb8a80;  1 drivers
v0x6000015e8750_0 .net "mxu_a_addr", 19 0, L_0x6000016a78e0;  1 drivers
v0x6000015e87e0_0 .net "mxu_a_rdata", 255 0, L_0x600000cb4bd0;  1 drivers
v0x6000015e8870_0 .net "mxu_a_re", 0 0, L_0x6000016a7980;  1 drivers
v0x6000015e8900_0 .net "mxu_a_ready", 0 0, L_0x6000016a2d00;  1 drivers
v0x6000015e8990_0 .net "mxu_cfg_k", 15 0, L_0x6000016a9860;  1 drivers
v0x6000015e8a20_0 .net "mxu_cfg_m", 15 0, L_0x6000016a9720;  1 drivers
v0x6000015e8ab0_0 .net "mxu_cfg_n", 15 0, L_0x6000016a97c0;  1 drivers
v0x6000015e8b40_0 .var "mxu_col_cnt", 4 0;
v0x6000015e8bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000015e8c60_0 .var "mxu_done_reg", 0 0;
v0x6000015e8cf0_0 .net "mxu_dst_addr", 15 0, L_0x6000016a9540;  1 drivers
v0x6000015e8d80_0 .net "mxu_lcp_done", 0 0, L_0x600000cb4150;  1 drivers
v0x6000015e8e10_0 .net "mxu_lcp_ready", 0 0, L_0x600000cb40e0;  1 drivers
v0x6000015e8ea0_0 .net "mxu_o_addr", 19 0, L_0x6000016a7b60;  1 drivers
v0x6000015e8f30_0 .net "mxu_o_ready", 0 0, L_0x6000016a2da0;  1 drivers
v0x6000015e8fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000016a7d40;  1 drivers
v0x6000015e9050_0 .net "mxu_o_we", 0 0, L_0x600000cb4070;  1 drivers
v0x6000015e90e0_0 .var "mxu_out_cnt", 15 0;
v0x6000015e9170_0 .var "mxu_ready_reg", 0 0;
v0x6000015e9200_0 .net "mxu_src0_addr", 15 0, L_0x6000016a95e0;  1 drivers
v0x6000015e9290_0 .net "mxu_src1_addr", 15 0, L_0x6000016a9680;  1 drivers
v0x6000015e9320_0 .var "mxu_start_array", 0 0;
v0x6000015e93b0_0 .var "mxu_start_array_d", 0 0;
v0x6000015e9440_0 .var "mxu_state", 2 0;
v0x6000015e94d0_0 .net "mxu_subop", 7 0, L_0x6000016a94a0;  1 drivers
v0x6000015e9560_0 .net "mxu_w_addr", 19 0, L_0x6000016a7660;  1 drivers
v0x6000015e95f0_0 .net "mxu_w_rdata", 255 0, v0x6000015939f0_0;  1 drivers
v0x6000015e9680_0 .net "mxu_w_re", 0 0, L_0x6000016a7700;  1 drivers
v0x6000015e9710_0 .net "mxu_w_ready", 0 0, L_0x6000016a2bc0;  1 drivers
v0x6000015e97a0_0 .net "noc_data_write", 0 0, L_0x600000cb4d90;  1 drivers
v0x6000015e9830_0 .net "noc_rx_addr", 19 0, v0x6000015eb600_0;  1 drivers
v0x6000015e98c0_0 .net "noc_rx_data", 255 0, v0x6000015eb690_0;  1 drivers
v0x6000015e9950_0 .net "noc_rx_is_instr", 0 0, v0x6000015eb720_0;  1 drivers
v0x6000015e99e0_0 .net "noc_rx_ready", 0 0, L_0x6000016a2ee0;  alias, 1 drivers
v0x6000015e9a70_0 .net "noc_rx_valid", 0 0, v0x6000015eb840_0;  1 drivers
v0x6000015e9b00_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x6000015e9b90_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x6000015e9c20_0 .net "noc_tx_ready", 0 0, v0x6000015eb9f0_0;  1 drivers
v0x6000015e9cb0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x6000015e9d40_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  1 drivers
v0x6000015e9dd0_0 .net "sync_grant", 0 0, v0x6000015ebde0_0;  1 drivers
v0x6000015e9e60_0 .net "sync_request", 0 0, L_0x600000cb8700;  alias, 1 drivers
v0x6000015e9ef0_0 .net "systolic_busy", 0 0, L_0x600000ca2ca0;  1 drivers
v0x6000015e9f80_0 .net "systolic_done", 0 0, L_0x6000016a7020;  1 drivers
v0x6000015ea010_0 .net "systolic_result", 127 0, L_0x6000016a6bc0;  1 drivers
v0x6000015ea0a0_0 .net "systolic_result_valid", 0 0, L_0x600000ca2c30;  1 drivers
v0x6000015ea130_0 .net "tpc_busy", 0 0, L_0x600000cb88c0;  alias, 1 drivers
v0x6000015ea1c0_0 .net "tpc_done", 0 0, L_0x600000cb8770;  alias, 1 drivers
v0x6000015ea250_0 .net "tpc_error", 0 0, L_0x600000cb8690;  alias, 1 drivers
v0x6000015ea2e0_0 .net "tpc_start", 0 0, v0x6000015e4120_0;  1 drivers
v0x6000015ea370_0 .net "tpc_start_pc", 19 0, v0x6000015e41b0_0;  1 drivers
v0x6000015ea400_0 .net "vpu_lcp_done", 0 0, L_0x600000cb42a0;  1 drivers
v0x6000015ea490_0 .net "vpu_lcp_ready", 0 0, L_0x6000016a19a0;  1 drivers
v0x6000015ea520_0 .net "vpu_sram_addr", 19 0, v0x6000015ed680_0;  1 drivers
v0x6000015ea5b0_0 .net "vpu_sram_rdata", 255 0, L_0x600000cb4c40;  1 drivers
v0x6000015ea640_0 .net "vpu_sram_re", 0 0, L_0x600000cb4460;  1 drivers
v0x6000015ea6d0_0 .net "vpu_sram_ready", 0 0, L_0x6000016a2c60;  1 drivers
v0x6000015ea760_0 .net "vpu_sram_wdata", 255 0, L_0x600000cb4380;  1 drivers
v0x6000015ea7f0_0 .net "vpu_sram_we", 0 0, L_0x600000cb43f0;  1 drivers
v0x6000015ea880_0 .var "weight_load_col_d", 1 0;
v0x6000015ea910_0 .var "weight_load_en_d", 0 0;
L_0x6000016a94a0 .part v0x60000158f720_0, 112, 8;
L_0x6000016a9540 .part v0x60000158f720_0, 96, 16;
L_0x6000016a95e0 .part v0x60000158f720_0, 80, 16;
L_0x6000016a9680 .part v0x60000158f720_0, 64, 16;
L_0x6000016a9720 .part v0x60000158f720_0, 48, 16;
L_0x6000016a97c0 .part v0x60000158f720_0, 32, 16;
L_0x6000016a9860 .part v0x60000158f720_0, 16, 16;
L_0x6000016a7480 .part v0x6000015939f0_0, 0, 32;
L_0x6000016a7520 .concat [ 16 4 0 0], L_0x6000016a9680, L_0x12809a530;
L_0x6000016a75c0 .concat [ 5 15 0 0], v0x6000015e8b40_0, L_0x12809a578;
L_0x6000016a7660 .arith/sum 20, L_0x6000016a7520, L_0x6000016a75c0;
L_0x6000016a7700 .cmp/eq 3, v0x6000015e9440_0, L_0x12809a5c0;
L_0x6000016a77a0 .concat [ 16 4 0 0], L_0x6000016a95e0, L_0x12809a608;
L_0x6000016a7840 .concat [ 16 4 0 0], v0x6000015e8bd0_0, L_0x12809a650;
L_0x6000016a78e0 .arith/sum 20, L_0x6000016a77a0, L_0x6000016a7840;
L_0x6000016a7980 .cmp/eq 3, v0x6000015e9440_0, L_0x12809a698;
L_0x6000016a7a20 .concat [ 16 4 0 0], L_0x6000016a9540, L_0x12809a6e0;
L_0x6000016a7ac0 .concat [ 16 4 0 0], v0x6000015e90e0_0, L_0x12809a728;
L_0x6000016a7b60 .arith/sum 20, L_0x6000016a7a20, L_0x6000016a7ac0;
L_0x6000016a7ca0 .part L_0x6000016a6bc0, 0, 128;
L_0x6000016a7d40 .concat [ 128 128 0 0], L_0x6000016a7ca0, L_0x12809a770;
L_0x6000016a7c00 .cmp/eq 3, v0x6000015e9440_0, L_0x12809a7b8;
L_0x6000016a7de0 .cmp/eq 3, v0x6000015e9440_0, L_0x12809a800;
L_0x6000016a2ee0 .reduce/nor L_0x600000cb88c0;
L_0x6000016a2f80 .reduce/nor v0x6000015eb720_0;
S_0x122e947f0 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x122e6a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x12301b000 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x12301b040 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x12301b080 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x12301b0c0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x12301b100 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x12301b140 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x12301b180 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x12301b1c0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x12301b200 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x12301b240 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x12301b280 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x12301b2c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x12301b300 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x12301b340 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x12301b380 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x12301b3c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x12301b400 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x12301b440 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600000cb44d0 .functor BUFZ 1, v0x60000158c990_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb45b0 .functor BUFZ 256, v0x60000158d200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb4620 .functor BUFZ 1, v0x60000158d320_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4690 .functor BUFZ 1, v0x60000158d050_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4700 .functor BUFZ 40, v0x6000015b3690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000cb4770 .functor BUFZ 8, v0x6000015b37b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000cb47e0 .functor BUFZ 1, v0x6000015b3960_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4850 .functor BUFZ 256, v0x6000015b3f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb48c0 .functor BUFZ 1, v0x6000015b4750_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4930 .functor BUFZ 1, v0x60000158c120_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb49a0 .functor BUFZ 40, v0x6000015b32a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000cb4a10 .functor BUFZ 8, v0x6000015b33c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000cb4af0 .functor BUFZ 1, v0x6000015b3570_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4b60 .functor BUFZ 1, v0x6000015b3d50_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000015b3180_0 .net/2u *"_ivl_18", 3 0, L_0x12809a920;  1 drivers
v0x6000015b3210_0 .net "axi_araddr", 39 0, L_0x600000cb49a0;  alias, 1 drivers
v0x6000015b32a0_0 .var "axi_araddr_reg", 39 0;
v0x6000015b3330_0 .net "axi_arlen", 7 0, L_0x600000cb4a10;  alias, 1 drivers
v0x6000015b33c0_0 .var "axi_arlen_reg", 7 0;
v0x6000015b3450_0 .net "axi_arready", 0 0, v0x6000015eaac0_0;  alias, 1 drivers
v0x6000015b34e0_0 .net "axi_arvalid", 0 0, L_0x600000cb4af0;  alias, 1 drivers
v0x6000015b3570_0 .var "axi_arvalid_reg", 0 0;
v0x6000015b3600_0 .net "axi_awaddr", 39 0, L_0x600000cb4700;  alias, 1 drivers
v0x6000015b3690_0 .var "axi_awaddr_reg", 39 0;
v0x6000015b3720_0 .net "axi_awlen", 7 0, L_0x600000cb4770;  alias, 1 drivers
v0x6000015b37b0_0 .var "axi_awlen_reg", 7 0;
v0x6000015b3840_0 .net "axi_awready", 0 0, v0x6000015ead00_0;  alias, 1 drivers
v0x6000015b38d0_0 .net "axi_awvalid", 0 0, L_0x600000cb47e0;  alias, 1 drivers
v0x6000015b3960_0 .var "axi_awvalid_reg", 0 0;
v0x6000015b39f0_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x6000015b3a80_0 .net "axi_bresp", 1 0, v0x6000015eaeb0_0;  alias, 1 drivers
v0x6000015b3b10_0 .net "axi_bvalid", 0 0, v0x6000015eaf40_0;  alias, 1 drivers
v0x6000015b3ba0_0 .net "axi_rdata", 255 0, v0x6000015eafd0_0;  alias, 1 drivers
v0x6000015b3c30_0 .net "axi_rlast", 0 0, v0x6000015eb060_0;  alias, 1 drivers
v0x6000015b3cc0_0 .net "axi_rready", 0 0, L_0x600000cb4b60;  alias, 1 drivers
v0x6000015b3d50_0 .var "axi_rready_reg", 0 0;
v0x6000015b3de0_0 .net "axi_rvalid", 0 0, v0x6000015eb180_0;  alias, 1 drivers
v0x6000015b3e70_0 .net "axi_wdata", 255 0, L_0x600000cb4850;  alias, 1 drivers
v0x6000015b3f00_0 .var "axi_wdata_reg", 255 0;
v0x6000015b47e0_0 .net "axi_wlast", 0 0, L_0x600000cb48c0;  alias, 1 drivers
v0x6000015b4750_0 .var "axi_wlast_reg", 0 0;
v0x60000158c000_0 .net "axi_wready", 0 0, v0x6000015eb330_0;  alias, 1 drivers
v0x60000158c090_0 .net "axi_wvalid", 0 0, L_0x600000cb4930;  alias, 1 drivers
v0x60000158c120_0 .var "axi_wvalid_reg", 0 0;
v0x60000158c1b0_0 .var "burst_count", 7 0;
v0x60000158c240_0 .var "burst_len", 7 0;
v0x60000158c2d0_0 .net "cfg_cols", 11 0, L_0x6000016a1cc0;  1 drivers
v0x60000158c360_0 .net "cfg_rows", 11 0, L_0x6000016a1c20;  1 drivers
v0x60000158c3f0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000158c480_0 .net "cmd", 127 0, v0x60000158ea30_0;  alias, 1 drivers
v0x60000158c510_0 .net "cmd_done", 0 0, L_0x600000cb44d0;  alias, 1 drivers
v0x60000158c5a0_0 .net "cmd_ready", 0 0, L_0x6000016a1fe0;  alias, 1 drivers
v0x60000158c630_0 .var "cmd_reg", 127 0;
v0x60000158c6c0_0 .net "cmd_valid", 0 0, L_0x600000cb89a0;  alias, 1 drivers
v0x60000158c750_0 .var "col_count", 11 0;
v0x60000158c7e0_0 .var "data_buf", 255 0;
v0x60000158c870_0 .net "do_transpose", 0 0, L_0x6000016a1ea0;  1 drivers
v0x60000158c900_0 .net "do_zero_pad", 0 0, L_0x6000016a1f40;  1 drivers
v0x60000158c990_0 .var "done_reg", 0 0;
v0x60000158ca20_0 .net "dst_stride", 11 0, L_0x6000016a1e00;  1 drivers
v0x60000158cab0_0 .net "ext_addr", 39 0, L_0x6000016a1ae0;  1 drivers
v0x60000158cb40_0 .var "ext_ptr", 39 0;
v0x60000158cbd0_0 .net "int_addr", 19 0, L_0x6000016a1b80;  1 drivers
v0x60000158cc60_0 .var "int_ptr", 19 0;
v0x60000158ccf0_0 .var "row_count", 11 0;
v0x60000158cd80_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000158ce10_0 .net "sram_addr", 19 0, v0x60000158cea0_0;  alias, 1 drivers
v0x60000158cea0_0 .var "sram_addr_reg", 19 0;
v0x60000158cf30_0 .net "sram_rdata", 255 0, L_0x600000cb4cb0;  alias, 1 drivers
v0x60000158cfc0_0 .net "sram_re", 0 0, L_0x600000cb4690;  alias, 1 drivers
v0x60000158d050_0 .var "sram_re_reg", 0 0;
v0x60000158d0e0_0 .net "sram_ready", 0 0, L_0x6000016a2e40;  alias, 1 drivers
v0x60000158d170_0 .net "sram_wdata", 255 0, L_0x600000cb45b0;  alias, 1 drivers
v0x60000158d200_0 .var "sram_wdata_reg", 255 0;
v0x60000158d290_0 .net "sram_we", 0 0, L_0x600000cb4620;  alias, 1 drivers
v0x60000158d320_0 .var "sram_we_reg", 0 0;
v0x60000158d3b0_0 .net "src_stride", 11 0, L_0x6000016a1d60;  1 drivers
v0x60000158d440_0 .var "state", 3 0;
v0x60000158d4d0_0 .net "subop", 7 0, L_0x6000016a1a40;  1 drivers
E_0x6000032f5680/0 .event negedge, v0x60000158cd80_0;
E_0x6000032f5680/1 .event posedge, v0x60000158c3f0_0;
E_0x6000032f5680 .event/or E_0x6000032f5680/0, E_0x6000032f5680/1;
L_0x6000016a1a40 .part v0x60000158ea30_0, 112, 8;
L_0x6000016a1ae0 .part v0x60000158ea30_0, 72, 40;
L_0x6000016a1b80 .part v0x60000158ea30_0, 52, 20;
L_0x6000016a1c20 .part v0x60000158ea30_0, 40, 12;
L_0x6000016a1cc0 .part v0x60000158ea30_0, 28, 12;
L_0x6000016a1d60 .part v0x60000158ea30_0, 16, 12;
L_0x6000016a1e00 .part v0x60000158ea30_0, 4, 12;
L_0x6000016a1ea0 .part v0x60000158ea30_0, 0, 1;
L_0x6000016a1f40 .part v0x60000158ea30_0, 1, 1;
L_0x6000016a1fe0 .cmp/eq 4, v0x60000158d440_0, L_0x12809a920;
S_0x122e6a550 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x122e6a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12300f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12300f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12300f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12300f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12300f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12300f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12300f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12300f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12300f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12300f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12300f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12300f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12300f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12300f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12300f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12300f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x12300f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x12300f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x12300f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x12300f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x12300f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x12300f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x12300f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x12300f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x12300fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x12300fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x12300fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000cb9730 .functor AND 1, L_0x6000016a8820, L_0x6000016a8500, C4<1>, C4<1>;
L_0x600000cb8e70 .functor AND 1, L_0x600000cb9730, L_0x6000016a8dc0, C4<1>, C4<1>;
L_0x600000cb8bd0 .functor BUFZ 20, v0x60000158f060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000cb8c40 .functor BUFZ 1, v0x60000158f210_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb8b60 .functor BUFZ 1, v0x60000158f960_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb8a80 .functor BUFZ 1, v0x6000015885a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb89a0 .functor BUFZ 1, v0x60000158ec70_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb8850 .functor AND 1, L_0x6000016a9220, L_0x6000016a92c0, C4<1>, C4<1>;
L_0x600000cb88c0 .functor AND 1, L_0x600000cb8850, L_0x6000016a9360, C4<1>, C4<1>;
L_0x600000cb8770 .functor BUFZ 1, v0x60000158ed90_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb8690 .functor BUFZ 1, v0x60000158eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb8700 .functor BUFZ 1, v0x6000015881b0_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158d5f0_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158d680_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x60000158d710_0 .net *"_ivl_14", 0 0, L_0x6000016a8820;  1 drivers
v0x60000158d7a0_0 .net *"_ivl_16", 31 0, L_0x6000016a8640;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158d830_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158d8c0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x60000158d950_0 .net *"_ivl_22", 0 0, L_0x6000016a8500;  1 drivers
v0x60000158d9e0_0 .net *"_ivl_25", 0 0, L_0x600000cb9730;  1 drivers
v0x60000158da70_0 .net *"_ivl_26", 31 0, L_0x6000016a85a0;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158db00_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158db90_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x60000158dc20_0 .net *"_ivl_32", 0 0, L_0x6000016a8dc0;  1 drivers
v0x60000158dcb0_0 .net *"_ivl_36", 31 0, L_0x6000016a8e60;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158dd40_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158ddd0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x60000158de60_0 .net *"_ivl_44", 31 0, L_0x6000016a8fa0;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158def0_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158df80_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x60000158e010_0 .net *"_ivl_52", 31 0, L_0x6000016a90e0;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158e0a0_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158e130_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000158e1c0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000158e250_0 .net *"_ivl_78", 0 0, L_0x6000016a9220;  1 drivers
v0x60000158e2e0_0 .net *"_ivl_8", 31 0, L_0x6000016a8d20;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000158e370_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x60000158e400_0 .net *"_ivl_82", 0 0, L_0x6000016a92c0;  1 drivers
v0x60000158e490_0 .net *"_ivl_85", 0 0, L_0x600000cb8850;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000158e520_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x60000158e5b0_0 .net *"_ivl_88", 0 0, L_0x6000016a9360;  1 drivers
v0x60000158e640_0 .net "all_done", 0 0, L_0x600000cb8e70;  1 drivers
v0x60000158e6d0_0 .net "busy", 0 0, L_0x600000cb88c0;  alias, 1 drivers
v0x60000158e760_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000158e7f0_0 .var "decoded_opcode", 7 0;
v0x60000158e880_0 .var "decoded_subop", 7 0;
v0x60000158e910_0 .net "dma_clear", 0 0, L_0x6000016a9180;  1 drivers
v0x60000158e9a0_0 .net "dma_cmd", 127 0, v0x60000158ea30_0;  alias, 1 drivers
v0x60000158ea30_0 .var "dma_cmd_reg", 127 0;
v0x60000158eac0_0 .net "dma_done", 0 0, L_0x600000cb44d0;  alias, 1 drivers
v0x60000158eb50_0 .net "dma_ready", 0 0, L_0x6000016a1fe0;  alias, 1 drivers
v0x60000158ebe0_0 .net "dma_valid", 0 0, L_0x600000cb89a0;  alias, 1 drivers
v0x60000158ec70_0 .var "dma_valid_reg", 0 0;
v0x60000158ed00_0 .net "done", 0 0, L_0x600000cb8770;  alias, 1 drivers
v0x60000158ed90_0 .var "done_reg", 0 0;
v0x60000158ee20_0 .net "error", 0 0, L_0x600000cb8690;  alias, 1 drivers
v0x60000158eeb0_0 .var "error_reg", 0 0;
v0x60000158ef40_0 .net "global_sync_in", 0 0, v0x6000015eb570_0;  alias, 1 drivers
v0x60000158efd0_0 .net "imem_addr", 19 0, L_0x600000cb8bd0;  alias, 1 drivers
v0x60000158f060_0 .var "imem_addr_reg", 19 0;
v0x60000158f0f0_0 .net "imem_data", 127 0, v0x6000015e8090_0;  alias, 1 drivers
v0x60000158f180_0 .net "imem_re", 0 0, L_0x600000cb8c40;  alias, 1 drivers
v0x60000158f210_0 .var "imem_re_reg", 0 0;
v0x60000158f2a0_0 .net "imem_valid", 0 0, L_0x600000cb96c0;  alias, 1 drivers
v0x60000158f330_0 .var "instr_reg", 127 0;
v0x60000158f3c0_0 .net "loop_count", 15 0, L_0x6000016a8be0;  1 drivers
v0x60000158f450 .array "loop_counter", 3 0, 15 0;
v0x60000158f4e0_0 .var "loop_sp", 1 0;
v0x60000158f570 .array "loop_start_addr", 3 0, 19 0;
v0x60000158f600_0 .net "mxu_clear", 0 0, L_0x6000016a8f00;  1 drivers
v0x60000158f690_0 .net "mxu_cmd", 127 0, v0x60000158f720_0;  alias, 1 drivers
v0x60000158f720_0 .var "mxu_cmd_reg", 127 0;
v0x60000158f7b0_0 .net "mxu_done", 0 0, L_0x600000cb4150;  alias, 1 drivers
v0x60000158f840_0 .net "mxu_ready", 0 0, L_0x600000cb40e0;  alias, 1 drivers
v0x60000158f8d0_0 .net "mxu_valid", 0 0, L_0x600000cb8b60;  alias, 1 drivers
v0x60000158f960_0 .var "mxu_valid_reg", 0 0;
v0x60000158f9f0_0 .net "opcode", 7 0, L_0x6000016a8aa0;  1 drivers
v0x60000158fa80_0 .var "pc", 19 0;
v0x60000158fb10_0 .var "pending_dma", 7 0;
v0x60000158fba0_0 .var "pending_mxu", 7 0;
v0x60000158fc30_0 .var "pending_vpu", 7 0;
v0x60000158fcc0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000158fd50_0 .net "start", 0 0, v0x6000015e4120_0;  alias, 1 drivers
v0x60000158fde0_0 .net "start_pc", 19 0, v0x6000015e41b0_0;  alias, 1 drivers
v0x60000158fe70_0 .var "state", 3 0;
v0x60000158ff00_0 .net "subop", 7 0, L_0x6000016a8b40;  1 drivers
v0x600001588000_0 .net "sync_grant", 0 0, v0x6000015ebde0_0;  alias, 1 drivers
v0x600001588090_0 .net "sync_mask", 7 0, L_0x6000016a8c80;  1 drivers
v0x600001588120_0 .net "sync_request", 0 0, L_0x600000cb8700;  alias, 1 drivers
v0x6000015881b0_0 .var "sync_request_reg", 0 0;
v0x600001588240_0 .net "vpu_clear", 0 0, L_0x6000016a9040;  1 drivers
v0x6000015882d0_0 .net "vpu_cmd", 127 0, v0x600001588360_0;  alias, 1 drivers
v0x600001588360_0 .var "vpu_cmd_reg", 127 0;
v0x6000015883f0_0 .net "vpu_done", 0 0, L_0x600000cb42a0;  alias, 1 drivers
v0x600001588480_0 .net "vpu_ready", 0 0, L_0x6000016a19a0;  alias, 1 drivers
v0x600001588510_0 .net "vpu_valid", 0 0, L_0x600000cb8a80;  alias, 1 drivers
v0x6000015885a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000016a8aa0 .part v0x6000015e8090_0, 120, 8;
L_0x6000016a8b40 .part v0x6000015e8090_0, 112, 8;
L_0x6000016a8be0 .part v0x6000015e8090_0, 32, 16;
L_0x6000016a8c80 .part v0x6000015e8090_0, 104, 8;
L_0x6000016a8d20 .concat [ 8 24 0 0], v0x60000158fba0_0, L_0x128098010;
L_0x6000016a8820 .cmp/eq 32, L_0x6000016a8d20, L_0x128098058;
L_0x6000016a8640 .concat [ 8 24 0 0], v0x60000158fc30_0, L_0x1280980a0;
L_0x6000016a8500 .cmp/eq 32, L_0x6000016a8640, L_0x1280980e8;
L_0x6000016a85a0 .concat [ 8 24 0 0], v0x60000158fb10_0, L_0x128098130;
L_0x6000016a8dc0 .cmp/eq 32, L_0x6000016a85a0, L_0x128098178;
L_0x6000016a8e60 .concat [ 8 24 0 0], v0x60000158fba0_0, L_0x1280981c0;
L_0x6000016a8f00 .cmp/eq 32, L_0x6000016a8e60, L_0x128098208;
L_0x6000016a8fa0 .concat [ 8 24 0 0], v0x60000158fc30_0, L_0x128098250;
L_0x6000016a9040 .cmp/eq 32, L_0x6000016a8fa0, L_0x128098298;
L_0x6000016a90e0 .concat [ 8 24 0 0], v0x60000158fb10_0, L_0x1280982e0;
L_0x6000016a9180 .cmp/eq 32, L_0x6000016a90e0, L_0x128098328;
L_0x6000016a9220 .cmp/ne 4, v0x60000158fe70_0, L_0x128098370;
L_0x6000016a92c0 .cmp/ne 4, v0x60000158fe70_0, L_0x1280983b8;
L_0x6000016a9360 .cmp/ne 4, v0x60000158fe70_0, L_0x128098400;
S_0x122e6a110 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x122e6a550;
 .timescale 0 0;
v0x60000158d560_0 .var/i "i", 31 0;
S_0x122e8ffa0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x122e6a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x122e8d950 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x122e8d990 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x122e8d9d0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x122e8da10 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x122e8da50 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x122e8da90 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x122e8dad0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x122e8db10 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000ca36b0 .functor OR 1, L_0x6000016a6c60, L_0x6000016a6d00, C4<0>, C4<0>;
L_0x600000ca3250 .functor AND 1, L_0x6000016a6da0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000ca2df0 .functor AND 1, L_0x600000ca3250, L_0x6000016a6e40, C4<1>, C4<1>;
L_0x600000ca2d80 .functor OR 1, L_0x600000ca36b0, L_0x600000ca2df0, C4<0>, C4<0>;
L_0x600000ca2d10 .functor BUFZ 1, L_0x600000ca2d80, C4<0>, C4<0>, C4<0>;
L_0x600000ca2ca0 .functor AND 1, L_0x6000016a6ee0, L_0x6000016a6f80, C4<1>, C4<1>;
L_0x600000ca2bc0 .functor AND 1, L_0x6000016a7160, L_0x6000016a7200, C4<1>, C4<1>;
L_0x600000ca2c30 .functor AND 1, L_0x600000ca2bc0, L_0x6000016a73e0, C4<1>, C4<1>;
v0x600001596e20_0 .net *"_ivl_101", 0 0, L_0x6000016a73e0;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001596eb0_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600001596f40_0 .net *"_ivl_39", 0 0, L_0x6000016a6c60;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001596fd0_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600001597060_0 .net *"_ivl_43", 0 0, L_0x6000016a6d00;  1 drivers
v0x6000015970f0_0 .net *"_ivl_46", 0 0, L_0x600000ca36b0;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001597180_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x600001597210_0 .net *"_ivl_49", 0 0, L_0x6000016a6da0;  1 drivers
v0x6000015972a0_0 .net *"_ivl_52", 0 0, L_0x600000ca3250;  1 drivers
v0x600001597330_0 .net *"_ivl_54", 0 0, L_0x6000016a6e40;  1 drivers
v0x6000015973c0_0 .net *"_ivl_56", 0 0, L_0x600000ca2df0;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001597450_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x6000015974e0_0 .net *"_ivl_63", 0 0, L_0x6000016a6ee0;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001597570_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x600001597600_0 .net *"_ivl_67", 0 0, L_0x6000016a6f80;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001597690_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001597720_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000015977b0_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x600001597840_0 .net *"_ivl_83", 0 0, L_0x6000016a7160;  1 drivers
v0x6000015978d0_0 .net *"_ivl_85", 0 0, L_0x6000016a7200;  1 drivers
v0x600001597960_0 .net *"_ivl_88", 0 0, L_0x600000ca2bc0;  1 drivers
v0x6000015979f0_0 .net *"_ivl_89", 31 0, L_0x6000016a72a0;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001597a80_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001597b10_0 .net *"_ivl_93", 31 0, L_0x12809aa88;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001597ba0_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x600001597c30_0 .net *"_ivl_99", 31 0, L_0x6000016a7340;  1 drivers
v0x600001597cc0_0 .net "act_data", 31 0, v0x6000015eed90_0;  1 drivers
v0x600001597d50 .array "act_h", 19 0;
v0x600001597d50_0 .net v0x600001597d50 0, 7 0, L_0x600000cb8540; 1 drivers
v0x600001597d50_1 .net v0x600001597d50 1, 7 0, v0x600001589710_0; 1 drivers
v0x600001597d50_2 .net v0x600001597d50 2, 7 0, v0x60000158ac70_0; 1 drivers
v0x600001597d50_3 .net v0x600001597d50 3, 7 0, v0x600001584240_0; 1 drivers
v0x600001597d50_4 .net v0x600001597d50 4, 7 0, v0x6000015857a0_0; 1 drivers
v0x600001597d50_5 .net v0x600001597d50 5, 7 0, L_0x600000cb83f0; 1 drivers
v0x600001597d50_6 .net v0x600001597d50 6, 7 0, v0x600001586d00_0; 1 drivers
v0x600001597d50_7 .net v0x600001597d50 7, 7 0, v0x6000015802d0_0; 1 drivers
v0x600001597d50_8 .net v0x600001597d50 8, 7 0, v0x600001581830_0; 1 drivers
v0x600001597d50_9 .net v0x600001597d50 9, 7 0, v0x600001582d90_0; 1 drivers
v0x600001597d50_10 .net v0x600001597d50 10, 7 0, L_0x600000cb8460; 1 drivers
v0x600001597d50_11 .net v0x600001597d50 11, 7 0, v0x60000159c360_0; 1 drivers
v0x600001597d50_12 .net v0x600001597d50 12, 7 0, v0x60000159d8c0_0; 1 drivers
v0x600001597d50_13 .net v0x600001597d50 13, 7 0, v0x60000159ee20_0; 1 drivers
v0x600001597d50_14 .net v0x600001597d50 14, 7 0, v0x6000015983f0_0; 1 drivers
v0x600001597d50_15 .net v0x600001597d50 15, 7 0, L_0x600000cb8310; 1 drivers
v0x600001597d50_16 .net v0x600001597d50 16, 7 0, v0x600001599950_0; 1 drivers
v0x600001597d50_17 .net v0x600001597d50 17, 7 0, v0x60000159aeb0_0; 1 drivers
v0x600001597d50_18 .net v0x600001597d50 18, 7 0, v0x600001594480_0; 1 drivers
v0x600001597d50_19 .net v0x600001597d50 19, 7 0, v0x6000015959e0_0; 1 drivers
v0x600001597de0_0 .net "act_ready", 0 0, L_0x6000016a70c0;  1 drivers
v0x600001597e70_0 .net "act_valid", 0 0, v0x6000015eeeb0_0;  1 drivers
v0x600001597f00_0 .net "busy", 0 0, L_0x600000ca2ca0;  alias, 1 drivers
v0x600001590000_0 .net "cfg_k_tiles", 15 0, L_0x6000016a9860;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001590090_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600001590120_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x6000015901b0_0 .var "cycle_count", 15 0;
v0x600001590240_0 .var "cycle_count_next", 15 0;
v0x600001588630_5 .array/port v0x600001588630, 5;
v0x6000015902d0 .array "deskew_output", 3 0;
v0x6000015902d0_0 .net v0x6000015902d0 0, 31 0, v0x600001588630_5; 1 drivers
v0x600001588750_3 .array/port v0x600001588750, 3;
v0x6000015902d0_1 .net v0x6000015902d0 1, 31 0, v0x600001588750_3; 1 drivers
v0x600001588870_1 .array/port v0x600001588870, 1;
v0x6000015902d0_2 .net v0x6000015902d0 2, 31 0, v0x600001588870_1; 1 drivers
v0x6000015902d0_3 .net v0x6000015902d0 3, 31 0, L_0x600000cbf4f0; 1 drivers
v0x600001590360_0 .net "done", 0 0, L_0x6000016a7020;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000015903f0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600001590480_0 .net "pe_enable", 0 0, L_0x600000ca2d80;  1 drivers
v0x600001590510 .array "psum_bottom", 3 0;
v0x600001590510_0 .net v0x600001590510 0, 31 0, L_0x600000cbd9d0; 1 drivers
v0x600001590510_1 .net v0x600001590510 1, 31 0, L_0x600000cbd110; 1 drivers
v0x600001590510_2 .net v0x600001590510 2, 31 0, L_0x600000cbc850; 1 drivers
v0x600001590510_3 .net v0x600001590510 3, 31 0, L_0x600000cbf560; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015905a0 .array "psum_v", 19 0;
v0x6000015905a0_0 .net v0x6000015905a0 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015905a0_1 .net v0x6000015905a0 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015905a0_2 .net v0x6000015905a0 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015905a0_3 .net v0x6000015905a0 3, 31 0, L_0x128098640; 1 drivers
v0x6000015905a0_4 .net v0x6000015905a0 4, 31 0, v0x600001589c20_0; 1 drivers
v0x6000015905a0_5 .net v0x6000015905a0 5, 31 0, v0x60000158b180_0; 1 drivers
v0x6000015905a0_6 .net v0x6000015905a0 6, 31 0, v0x600001584750_0; 1 drivers
v0x6000015905a0_7 .net v0x6000015905a0 7, 31 0, v0x600001585cb0_0; 1 drivers
v0x6000015905a0_8 .net v0x6000015905a0 8, 31 0, v0x600001587210_0; 1 drivers
v0x6000015905a0_9 .net v0x6000015905a0 9, 31 0, v0x6000015807e0_0; 1 drivers
v0x6000015905a0_10 .net v0x6000015905a0 10, 31 0, v0x600001581d40_0; 1 drivers
v0x6000015905a0_11 .net v0x6000015905a0 11, 31 0, v0x6000015832a0_0; 1 drivers
v0x6000015905a0_12 .net v0x6000015905a0 12, 31 0, v0x60000159c870_0; 1 drivers
v0x6000015905a0_13 .net v0x6000015905a0 13, 31 0, v0x60000159ddd0_0; 1 drivers
v0x6000015905a0_14 .net v0x6000015905a0 14, 31 0, v0x60000159f330_0; 1 drivers
v0x6000015905a0_15 .net v0x6000015905a0 15, 31 0, v0x600001598900_0; 1 drivers
v0x6000015905a0_16 .net v0x6000015905a0 16, 31 0, v0x600001599e60_0; 1 drivers
v0x6000015905a0_17 .net v0x6000015905a0 17, 31 0, v0x60000159b3c0_0; 1 drivers
v0x6000015905a0_18 .net v0x6000015905a0 18, 31 0, v0x600001594990_0; 1 drivers
v0x6000015905a0_19 .net v0x6000015905a0 19, 31 0, v0x600001595ef0_0; 1 drivers
v0x600001590630_0 .net "result_data", 127 0, L_0x6000016a6bc0;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000015906c0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600001590750_0 .net "result_valid", 0 0, L_0x600000ca2c30;  alias, 1 drivers
v0x6000015907e0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001590870_0 .net "skew_enable", 0 0, L_0x600000ca2d10;  1 drivers
v0x600001590900 .array "skew_input", 3 0;
v0x600001590900_0 .net v0x600001590900 0, 7 0, L_0x6000016a99a0; 1 drivers
v0x600001590900_1 .net v0x600001590900 1, 7 0, L_0x6000016a9ae0; 1 drivers
v0x600001590900_2 .net v0x600001590900 2, 7 0, L_0x6000016a9c20; 1 drivers
v0x600001590900_3 .net v0x600001590900 3, 7 0, L_0x6000016a9d60; 1 drivers
v0x600001590990 .array "skew_output", 3 0;
v0x600001590990_0 .net v0x600001590990 0, 7 0, v0x600001588990_0; 1 drivers
v0x600001590990_1 .net v0x600001590990 1, 7 0, v0x600001588c60_0; 1 drivers
v0x600001590990_2 .net v0x600001590990 2, 7 0, v0x600001588f30_0; 1 drivers
v0x600001590990_3 .net v0x600001590990 3, 7 0, v0x600001589200_0; 1 drivers
v0x600001590a20_0 .net "start", 0 0, v0x6000015e93b0_0;  1 drivers
v0x600001590ab0_0 .var "state", 2 0;
v0x600001590b40_0 .var "state_next", 2 0;
v0x600001590bd0_0 .net "weight_load_col", 1 0, v0x6000015ea880_0;  1 drivers
v0x600001590c60_0 .net "weight_load_data", 31 0, L_0x6000016a7480;  1 drivers
v0x600001590cf0_0 .net "weight_load_en", 0 0, v0x6000015ea910_0;  1 drivers
E_0x6000032f5f80/0 .event anyedge, v0x600001590ab0_0, v0x6000015901b0_0, v0x600001590a20_0, v0x600001590cf0_0;
E_0x6000032f5f80/1 .event anyedge, v0x600001590000_0, v0x6000015903f0_0;
E_0x6000032f5f80 .event/or E_0x6000032f5f80/0, E_0x6000032f5f80/1;
L_0x6000016a9900 .part v0x6000015eed90_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000016a99a0 .functor MUXZ 8, L_0x128098448, L_0x6000016a9900, v0x6000015eeeb0_0, C4<>;
L_0x6000016a9a40 .part v0x6000015eed90_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000016a9ae0 .functor MUXZ 8, L_0x128098490, L_0x6000016a9a40, v0x6000015eeeb0_0, C4<>;
L_0x6000016a9b80 .part v0x6000015eed90_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000016a9c20 .functor MUXZ 8, L_0x1280984d8, L_0x6000016a9b80, v0x6000015eeeb0_0, C4<>;
L_0x6000016a9cc0 .part v0x6000015eed90_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000016a9d60 .functor MUXZ 8, L_0x128098520, L_0x6000016a9cc0, v0x6000015eeeb0_0, C4<>;
L_0x6000016a9f40 .part L_0x6000016a7480, 0, 8;
L_0x6000016aa760 .part L_0x6000016a7480, 0, 8;
L_0x6000016aaf80 .part L_0x6000016a7480, 0, 8;
L_0x6000016ab7a0 .part L_0x6000016a7480, 0, 8;
L_0x6000016afb60 .part L_0x6000016a7480, 8, 8;
L_0x6000016af840 .part L_0x6000016a7480, 8, 8;
L_0x6000016aebc0 .part L_0x6000016a7480, 8, 8;
L_0x6000016adf40 .part L_0x6000016a7480, 8, 8;
L_0x6000016ad5e0 .part L_0x6000016a7480, 16, 8;
L_0x6000016acf00 .part L_0x6000016a7480, 16, 8;
L_0x6000016ae260 .part L_0x6000016a7480, 16, 8;
L_0x6000016a4460 .part L_0x6000016a7480, 16, 8;
L_0x6000016a4c80 .part L_0x6000016a7480, 24, 8;
L_0x6000016a54a0 .part L_0x6000016a7480, 24, 8;
L_0x6000016a5cc0 .part L_0x6000016a7480, 24, 8;
L_0x6000016a64e0 .part L_0x6000016a7480, 24, 8;
L_0x6000016a6bc0 .concat8 [ 32 32 32 32], L_0x600000cbf480, L_0x600000cbf8e0, L_0x600000ca3f70, L_0x600000ca3b10;
L_0x6000016a6c60 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a188;
L_0x6000016a6d00 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a1d0;
L_0x6000016a6da0 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a218;
L_0x6000016a6e40 .reduce/nor v0x6000015ea910_0;
L_0x6000016a6ee0 .cmp/ne 3, v0x600001590ab0_0, L_0x12809a260;
L_0x6000016a6f80 .cmp/ne 3, v0x600001590ab0_0, L_0x12809a2a8;
L_0x6000016a7020 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a2f0;
L_0x6000016a70c0 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a338;
L_0x6000016a7160 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a3c8;
L_0x6000016a7200 .cmp/ge 16, v0x6000015901b0_0, L_0x12809a380;
L_0x6000016a72a0 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x12809a410;
L_0x6000016a7340 .arith/sum 32, L_0x12809aa88, L_0x12809a458;
L_0x6000016a73e0 .cmp/gt 32, L_0x6000016a7340, L_0x6000016a72a0;
S_0x122e88cb0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000009b5800 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000009b5840 .param/l "col" 1 7 248, +C4<00>;
L_0x600000cbd9d0 .functor BUFZ 32, v0x600001599e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e86660 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e88cb0;
 .timescale 0 0;
v0x600001588630 .array "delay_stages", 5 0, 31 0;
v0x6000015886c0_0 .var/i "i", 31 0;
S_0x122e84010 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000009b5880 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000009b58c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600000cbd110 .functor BUFZ 32, v0x60000159b3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e819c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e84010;
 .timescale 0 0;
v0x600001588750 .array "delay_stages", 3 0, 31 0;
v0x6000015887e0_0 .var/i "i", 31 0;
S_0x122e7f370 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000009b5900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000009b5940 .param/l "col" 1 7 248, +C4<010>;
L_0x600000cbc850 .functor BUFZ 32, v0x600001594990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e7cd20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x122e7f370;
 .timescale 0 0;
v0x600001588870 .array "delay_stages", 1 0, 31 0;
v0x600001588900_0 .var/i "i", 31 0;
S_0x122e7a6d0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000009b5980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000009b59c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600000cbf560 .functor BUFZ 32, v0x600001595ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e78080 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x122e7a6d0;
 .timescale 0 0;
L_0x600000cbf4f0 .functor BUFZ 32, L_0x600000cbf560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x122e75a30 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6200 .param/l "row" 1 7 142, +C4<00>;
v0x600001588a20_0 .net *"_ivl_1", 7 0, L_0x6000016a9900;  1 drivers
v0x600001588ab0_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x122e733e0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x122e75a30;
 .timescale 0 0;
v0x600001588990_0 .var "out_reg", 7 0;
S_0x122e70d90 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6280 .param/l "row" 1 7 142, +C4<01>;
v0x600001588cf0_0 .net *"_ivl_1", 7 0, L_0x6000016a9a40;  1 drivers
v0x600001588d80_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x122e6e740 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e70d90;
 .timescale 0 0;
v0x600001588b40 .array "delay_stages", 0 0, 7 0;
v0x600001588bd0_0 .var/i "i", 31 0;
v0x600001588c60_0 .var "out_reg", 7 0;
S_0x122e6c0f0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6300 .param/l "row" 1 7 142, +C4<010>;
v0x600001588fc0_0 .net *"_ivl_1", 7 0, L_0x6000016a9b80;  1 drivers
v0x600001589050_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x122e20960 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e6c0f0;
 .timescale 0 0;
v0x600001588e10 .array "delay_stages", 1 0, 7 0;
v0x600001588ea0_0 .var/i "i", 31 0;
v0x600001588f30_0 .var "out_reg", 7 0;
S_0x122e20ad0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6380 .param/l "row" 1 7 142, +C4<011>;
v0x600001589290_0 .net *"_ivl_1", 7 0, L_0x6000016a9cc0;  1 drivers
v0x600001589320_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x122e0baa0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x122e20ad0;
 .timescale 0 0;
v0x6000015890e0 .array "delay_stages", 2 0, 7 0;
v0x600001589170_0 .var/i "i", 31 0;
v0x600001589200_0 .var "out_reg", 7 0;
S_0x122e0bc10 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f61c0 .param/l "row" 1 7 213, +C4<00>;
S_0x122e19e40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e0bc10;
 .timescale 0 0;
P_0x6000032f6440 .param/l "col" 1 7 214, +C4<00>;
L_0x600000cb8380 .functor AND 1, v0x6000015ea910_0, L_0x6000016a9ea0, C4<1>, C4<1>;
L_0x600000cb8230 .functor AND 1, L_0x6000016aa080, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cb82a0 .functor OR 1, L_0x6000016a9fe0, L_0x600000cb8230, C4<0>, C4<0>;
L_0x600000cb8150 .functor AND 1, L_0x12809a4a0, L_0x600000cb82a0, C4<1>, C4<1>;
L_0x600000cb81c0 .functor AND 1, L_0x600000cb8150, L_0x6000016aa1c0, C4<1>, C4<1>;
v0x600001589ef0_0 .net *"_ivl_0", 2 0, L_0x6000016a9e00;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001589f80_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x60000158a010_0 .net *"_ivl_13", 0 0, L_0x6000016a9fe0;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000158a0a0_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x60000158a130_0 .net *"_ivl_17", 0 0, L_0x6000016aa080;  1 drivers
v0x60000158a1c0_0 .net *"_ivl_20", 0 0, L_0x600000cb8230;  1 drivers
v0x60000158a250_0 .net *"_ivl_22", 0 0, L_0x600000cb82a0;  1 drivers
v0x60000158a2e0_0 .net *"_ivl_24", 0 0, L_0x600000cb8150;  1 drivers
v0x60000158a370_0 .net *"_ivl_25", 31 0, L_0x6000016aa120;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158a400_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158a490_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000158a520_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x60000158a5b0_0 .net *"_ivl_31", 0 0, L_0x6000016aa1c0;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000158a640_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x60000158a6d0_0 .net *"_ivl_6", 0 0, L_0x6000016a9ea0;  1 drivers
v0x60000158a760_0 .net "do_clear", 0 0, L_0x600000cb81c0;  1 drivers
v0x60000158a7f0_0 .net "load_weight", 0 0, L_0x600000cb8380;  1 drivers
v0x60000158a880_0 .net "weight_in", 7 0, L_0x6000016a9f40;  1 drivers
L_0x6000016a9e00 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128098688;
L_0x6000016a9ea0 .cmp/eq 3, L_0x6000016a9e00, L_0x1280986d0;
L_0x6000016a9fe0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098718;
L_0x6000016aa080 .cmp/eq 3, v0x600001590ab0_0, L_0x128098760;
L_0x6000016aa120 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x1280987a8;
L_0x6000016aa1c0 .cmp/eq 32, L_0x6000016aa120, L_0x1280987f0;
S_0x122e19fb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e19e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000015893b0_0 .net *"_ivl_11", 0 0, L_0x6000016aa440;  1 drivers
v0x600001589440_0 .net *"_ivl_12", 15 0, L_0x6000016aa4e0;  1 drivers
v0x6000015894d0_0 .net/s *"_ivl_4", 15 0, L_0x6000016aa260;  1 drivers
v0x600001589560_0 .net/s *"_ivl_6", 15 0, L_0x6000016aa300;  1 drivers
v0x6000015895f0_0 .net/s "a_signed", 7 0, v0x6000015897a0_0;  1 drivers
v0x600001589680_0 .net "act_in", 7 0, L_0x600000cb8540;  alias, 1 drivers
v0x600001589710_0 .var "act_out", 7 0;
v0x6000015897a0_0 .var "act_reg", 7 0;
v0x600001589830_0 .net "clear_acc", 0 0, L_0x600000cb81c0;  alias, 1 drivers
v0x6000015898c0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001589950_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x6000015899e0_0 .net "load_weight", 0 0, L_0x600000cb8380;  alias, 1 drivers
v0x600001589a70_0 .net/s "product", 15 0, L_0x6000016aa3a0;  1 drivers
v0x600001589b00_0 .net/s "product_ext", 31 0, L_0x6000016aa580;  1 drivers
v0x600001589b90_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x600001589c20_0 .var "psum_out", 31 0;
v0x600001589cb0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001589d40_0 .net/s "w_signed", 7 0, v0x600001589e60_0;  1 drivers
v0x600001589dd0_0 .net "weight_in", 7 0, L_0x6000016a9f40;  alias, 1 drivers
v0x600001589e60_0 .var "weight_reg", 7 0;
L_0x6000016aa260 .extend/s 16, v0x6000015897a0_0;
L_0x6000016aa300 .extend/s 16, v0x600001589e60_0;
L_0x6000016aa3a0 .arith/mult 16, L_0x6000016aa260, L_0x6000016aa300;
L_0x6000016aa440 .part L_0x6000016aa3a0, 15, 1;
LS_0x6000016aa4e0_0_0 .concat [ 1 1 1 1], L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440;
LS_0x6000016aa4e0_0_4 .concat [ 1 1 1 1], L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440;
LS_0x6000016aa4e0_0_8 .concat [ 1 1 1 1], L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440;
LS_0x6000016aa4e0_0_12 .concat [ 1 1 1 1], L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440, L_0x6000016aa440;
L_0x6000016aa4e0 .concat [ 4 4 4 4], LS_0x6000016aa4e0_0_0, LS_0x6000016aa4e0_0_4, LS_0x6000016aa4e0_0_8, LS_0x6000016aa4e0_0_12;
L_0x6000016aa580 .concat [ 16 16 0 0], L_0x6000016aa3a0, L_0x6000016aa4e0;
S_0x122e1c2a0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e0bc10;
 .timescale 0 0;
P_0x6000032f65c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000cb8000 .functor AND 1, v0x6000015ea910_0, L_0x6000016aa6c0, C4<1>, C4<1>;
L_0x600000cb9420 .functor AND 1, L_0x6000016aa8a0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cb90a0 .functor OR 1, L_0x6000016aa800, L_0x600000cb9420, C4<0>, C4<0>;
L_0x600000cb9030 .functor AND 1, L_0x12809a4a0, L_0x600000cb90a0, C4<1>, C4<1>;
L_0x600000cb8fc0 .functor AND 1, L_0x600000cb9030, L_0x6000016aa9e0, C4<1>, C4<1>;
v0x60000158b450_0 .net *"_ivl_0", 2 0, L_0x6000016aa620;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000158b4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x60000158b570_0 .net *"_ivl_13", 0 0, L_0x6000016aa800;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000158b600_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x60000158b690_0 .net *"_ivl_17", 0 0, L_0x6000016aa8a0;  1 drivers
v0x60000158b720_0 .net *"_ivl_20", 0 0, L_0x600000cb9420;  1 drivers
v0x60000158b7b0_0 .net *"_ivl_22", 0 0, L_0x600000cb90a0;  1 drivers
v0x60000158b840_0 .net *"_ivl_24", 0 0, L_0x600000cb9030;  1 drivers
v0x60000158b8d0_0 .net *"_ivl_25", 31 0, L_0x6000016aa940;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158b960_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000158b9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000158ba80_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x60000158bb10_0 .net *"_ivl_31", 0 0, L_0x6000016aa9e0;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000158bba0_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x60000158bc30_0 .net *"_ivl_6", 0 0, L_0x6000016aa6c0;  1 drivers
v0x60000158bcc0_0 .net "do_clear", 0 0, L_0x600000cb8fc0;  1 drivers
v0x60000158bd50_0 .net "load_weight", 0 0, L_0x600000cb8000;  1 drivers
v0x60000158bde0_0 .net "weight_in", 7 0, L_0x6000016aa760;  1 drivers
L_0x6000016aa620 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128098838;
L_0x6000016aa6c0 .cmp/eq 3, L_0x6000016aa620, L_0x128098880;
L_0x6000016aa800 .cmp/eq 3, v0x600001590ab0_0, L_0x1280988c8;
L_0x6000016aa8a0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098910;
L_0x6000016aa940 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128098958;
L_0x6000016aa9e0 .cmp/eq 32, L_0x6000016aa940, L_0x1280989a0;
S_0x122e1c410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e1c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000158a910_0 .net *"_ivl_11", 0 0, L_0x6000016aac60;  1 drivers
v0x60000158a9a0_0 .net *"_ivl_12", 15 0, L_0x6000016aad00;  1 drivers
v0x60000158aa30_0 .net/s *"_ivl_4", 15 0, L_0x6000016aaa80;  1 drivers
v0x60000158aac0_0 .net/s *"_ivl_6", 15 0, L_0x6000016aab20;  1 drivers
v0x60000158ab50_0 .net/s "a_signed", 7 0, v0x60000158ad00_0;  1 drivers
v0x60000158abe0_0 .net "act_in", 7 0, v0x600001589710_0;  alias, 1 drivers
v0x60000158ac70_0 .var "act_out", 7 0;
v0x60000158ad00_0 .var "act_reg", 7 0;
v0x60000158ad90_0 .net "clear_acc", 0 0, L_0x600000cb8fc0;  alias, 1 drivers
v0x60000158ae20_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000158aeb0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x60000158af40_0 .net "load_weight", 0 0, L_0x600000cb8000;  alias, 1 drivers
v0x60000158afd0_0 .net/s "product", 15 0, L_0x6000016aabc0;  1 drivers
v0x60000158b060_0 .net/s "product_ext", 31 0, L_0x6000016aada0;  1 drivers
v0x60000158b0f0_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x60000158b180_0 .var "psum_out", 31 0;
v0x60000158b210_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000158b2a0_0 .net/s "w_signed", 7 0, v0x60000158b3c0_0;  1 drivers
v0x60000158b330_0 .net "weight_in", 7 0, L_0x6000016aa760;  alias, 1 drivers
v0x60000158b3c0_0 .var "weight_reg", 7 0;
L_0x6000016aaa80 .extend/s 16, v0x60000158ad00_0;
L_0x6000016aab20 .extend/s 16, v0x60000158b3c0_0;
L_0x6000016aabc0 .arith/mult 16, L_0x6000016aaa80, L_0x6000016aab20;
L_0x6000016aac60 .part L_0x6000016aabc0, 15, 1;
LS_0x6000016aad00_0_0 .concat [ 1 1 1 1], L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60;
LS_0x6000016aad00_0_4 .concat [ 1 1 1 1], L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60;
LS_0x6000016aad00_0_8 .concat [ 1 1 1 1], L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60;
LS_0x6000016aad00_0_12 .concat [ 1 1 1 1], L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60, L_0x6000016aac60;
L_0x6000016aad00 .concat [ 4 4 4 4], LS_0x6000016aad00_0_0, LS_0x6000016aad00_0_4, LS_0x6000016aad00_0_8, LS_0x6000016aad00_0_12;
L_0x6000016aada0 .concat [ 16 16 0 0], L_0x6000016aabc0, L_0x6000016aad00;
S_0x122e0ff40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e0bc10;
 .timescale 0 0;
P_0x6000032f66c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000cb9880 .functor AND 1, v0x6000015ea910_0, L_0x6000016aaee0, C4<1>, C4<1>;
L_0x600000cb98f0 .functor AND 1, L_0x6000016ab0c0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cb9960 .functor OR 1, L_0x6000016ab020, L_0x600000cb98f0, C4<0>, C4<0>;
L_0x600000cb99d0 .functor AND 1, L_0x12809a4a0, L_0x600000cb9960, C4<1>, C4<1>;
L_0x600000cb9a40 .functor AND 1, L_0x600000cb99d0, L_0x6000016ab200, C4<1>, C4<1>;
v0x600001584a20_0 .net *"_ivl_0", 3 0, L_0x6000016aae40;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001584ab0_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600001584b40_0 .net *"_ivl_13", 0 0, L_0x6000016ab020;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001584bd0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600001584c60_0 .net *"_ivl_17", 0 0, L_0x6000016ab0c0;  1 drivers
v0x600001584cf0_0 .net *"_ivl_20", 0 0, L_0x600000cb98f0;  1 drivers
v0x600001584d80_0 .net *"_ivl_22", 0 0, L_0x600000cb9960;  1 drivers
v0x600001584e10_0 .net *"_ivl_24", 0 0, L_0x600000cb99d0;  1 drivers
v0x600001584ea0_0 .net *"_ivl_25", 31 0, L_0x6000016ab160;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001584f30_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001584fc0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001585050_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x6000015850e0_0 .net *"_ivl_31", 0 0, L_0x6000016ab200;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001585170_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x600001585200_0 .net *"_ivl_6", 0 0, L_0x6000016aaee0;  1 drivers
v0x600001585290_0 .net "do_clear", 0 0, L_0x600000cb9a40;  1 drivers
v0x600001585320_0 .net "load_weight", 0 0, L_0x600000cb9880;  1 drivers
v0x6000015853b0_0 .net "weight_in", 7 0, L_0x6000016aaf80;  1 drivers
L_0x6000016aae40 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x1280989e8;
L_0x6000016aaee0 .cmp/eq 4, L_0x6000016aae40, L_0x128098a30;
L_0x6000016ab020 .cmp/eq 3, v0x600001590ab0_0, L_0x128098a78;
L_0x6000016ab0c0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098ac0;
L_0x6000016ab160 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128098b08;
L_0x6000016ab200 .cmp/eq 32, L_0x6000016ab160, L_0x128098b50;
S_0x122e100b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e0ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000158be70_0 .net *"_ivl_11", 0 0, L_0x6000016ab480;  1 drivers
v0x60000158bf00_0 .net *"_ivl_12", 15 0, L_0x6000016ab520;  1 drivers
v0x600001584000_0 .net/s *"_ivl_4", 15 0, L_0x6000016ab2a0;  1 drivers
v0x600001584090_0 .net/s *"_ivl_6", 15 0, L_0x6000016ab340;  1 drivers
v0x600001584120_0 .net/s "a_signed", 7 0, v0x6000015842d0_0;  1 drivers
v0x6000015841b0_0 .net "act_in", 7 0, v0x60000158ac70_0;  alias, 1 drivers
v0x600001584240_0 .var "act_out", 7 0;
v0x6000015842d0_0 .var "act_reg", 7 0;
v0x600001584360_0 .net "clear_acc", 0 0, L_0x600000cb9a40;  alias, 1 drivers
v0x6000015843f0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001584480_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001584510_0 .net "load_weight", 0 0, L_0x600000cb9880;  alias, 1 drivers
v0x6000015845a0_0 .net/s "product", 15 0, L_0x6000016ab3e0;  1 drivers
v0x600001584630_0 .net/s "product_ext", 31 0, L_0x6000016ab5c0;  1 drivers
v0x6000015846c0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600001584750_0 .var "psum_out", 31 0;
v0x6000015847e0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001584870_0 .net/s "w_signed", 7 0, v0x600001584990_0;  1 drivers
v0x600001584900_0 .net "weight_in", 7 0, L_0x6000016aaf80;  alias, 1 drivers
v0x600001584990_0 .var "weight_reg", 7 0;
L_0x6000016ab2a0 .extend/s 16, v0x6000015842d0_0;
L_0x6000016ab340 .extend/s 16, v0x600001584990_0;
L_0x6000016ab3e0 .arith/mult 16, L_0x6000016ab2a0, L_0x6000016ab340;
L_0x6000016ab480 .part L_0x6000016ab3e0, 15, 1;
LS_0x6000016ab520_0_0 .concat [ 1 1 1 1], L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480;
LS_0x6000016ab520_0_4 .concat [ 1 1 1 1], L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480;
LS_0x6000016ab520_0_8 .concat [ 1 1 1 1], L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480;
LS_0x6000016ab520_0_12 .concat [ 1 1 1 1], L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480, L_0x6000016ab480;
L_0x6000016ab520 .concat [ 4 4 4 4], LS_0x6000016ab520_0_0, LS_0x6000016ab520_0_4, LS_0x6000016ab520_0_8, LS_0x6000016ab520_0_12;
L_0x6000016ab5c0 .concat [ 16 16 0 0], L_0x6000016ab3e0, L_0x6000016ab520;
S_0x122e04b10 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e0bc10;
 .timescale 0 0;
P_0x6000032f6580 .param/l "col" 1 7 214, +C4<011>;
L_0x600000cb9b90 .functor AND 1, v0x6000015ea910_0, L_0x6000016ab700, C4<1>, C4<1>;
L_0x600000cb9c00 .functor AND 1, L_0x6000016ab8e0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cb9c70 .functor OR 1, L_0x6000016ab840, L_0x600000cb9c00, C4<0>, C4<0>;
L_0x600000cb9ce0 .functor AND 1, L_0x12809a4a0, L_0x600000cb9c70, C4<1>, C4<1>;
L_0x600000cb9d50 .functor AND 1, L_0x600000cb9ce0, L_0x6000016aba20, C4<1>, C4<1>;
v0x600001585f80_0 .net *"_ivl_0", 3 0, L_0x6000016ab660;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001586010_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x6000015860a0_0 .net *"_ivl_13", 0 0, L_0x6000016ab840;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001586130_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x6000015861c0_0 .net *"_ivl_17", 0 0, L_0x6000016ab8e0;  1 drivers
v0x600001586250_0 .net *"_ivl_20", 0 0, L_0x600000cb9c00;  1 drivers
v0x6000015862e0_0 .net *"_ivl_22", 0 0, L_0x600000cb9c70;  1 drivers
v0x600001586370_0 .net *"_ivl_24", 0 0, L_0x600000cb9ce0;  1 drivers
v0x600001586400_0 .net *"_ivl_25", 31 0, L_0x6000016ab980;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001586490_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001586520_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015865b0_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x600001586640_0 .net *"_ivl_31", 0 0, L_0x6000016aba20;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000015866d0_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x600001586760_0 .net *"_ivl_6", 0 0, L_0x6000016ab700;  1 drivers
v0x6000015867f0_0 .net "do_clear", 0 0, L_0x600000cb9d50;  1 drivers
v0x600001586880_0 .net "load_weight", 0 0, L_0x600000cb9b90;  1 drivers
v0x600001586910_0 .net "weight_in", 7 0, L_0x6000016ab7a0;  1 drivers
L_0x6000016ab660 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128098b98;
L_0x6000016ab700 .cmp/eq 4, L_0x6000016ab660, L_0x128098be0;
L_0x6000016ab840 .cmp/eq 3, v0x600001590ab0_0, L_0x128098c28;
L_0x6000016ab8e0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098c70;
L_0x6000016ab980 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128098cb8;
L_0x6000016aba20 .cmp/eq 32, L_0x6000016ab980, L_0x128098d00;
S_0x122e04c80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e04b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001585440_0 .net *"_ivl_11", 0 0, L_0x6000016abca0;  1 drivers
v0x6000015854d0_0 .net *"_ivl_12", 15 0, L_0x6000016abd40;  1 drivers
v0x600001585560_0 .net/s *"_ivl_4", 15 0, L_0x6000016abac0;  1 drivers
v0x6000015855f0_0 .net/s *"_ivl_6", 15 0, L_0x6000016abb60;  1 drivers
v0x600001585680_0 .net/s "a_signed", 7 0, v0x600001585830_0;  1 drivers
v0x600001585710_0 .net "act_in", 7 0, v0x600001584240_0;  alias, 1 drivers
v0x6000015857a0_0 .var "act_out", 7 0;
v0x600001585830_0 .var "act_reg", 7 0;
v0x6000015858c0_0 .net "clear_acc", 0 0, L_0x600000cb9d50;  alias, 1 drivers
v0x600001585950_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x6000015859e0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001585a70_0 .net "load_weight", 0 0, L_0x600000cb9b90;  alias, 1 drivers
v0x600001585b00_0 .net/s "product", 15 0, L_0x6000016abc00;  1 drivers
v0x600001585b90_0 .net/s "product_ext", 31 0, L_0x6000016abde0;  1 drivers
v0x600001585c20_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x600001585cb0_0 .var "psum_out", 31 0;
v0x600001585d40_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001585dd0_0 .net/s "w_signed", 7 0, v0x600001585ef0_0;  1 drivers
v0x600001585e60_0 .net "weight_in", 7 0, L_0x6000016ab7a0;  alias, 1 drivers
v0x600001585ef0_0 .var "weight_reg", 7 0;
L_0x6000016abac0 .extend/s 16, v0x600001585830_0;
L_0x6000016abb60 .extend/s 16, v0x600001585ef0_0;
L_0x6000016abc00 .arith/mult 16, L_0x6000016abac0, L_0x6000016abb60;
L_0x6000016abca0 .part L_0x6000016abc00, 15, 1;
LS_0x6000016abd40_0_0 .concat [ 1 1 1 1], L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0;
LS_0x6000016abd40_0_4 .concat [ 1 1 1 1], L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0;
LS_0x6000016abd40_0_8 .concat [ 1 1 1 1], L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0;
LS_0x6000016abd40_0_12 .concat [ 1 1 1 1], L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0, L_0x6000016abca0;
L_0x6000016abd40 .concat [ 4 4 4 4], LS_0x6000016abd40_0_0, LS_0x6000016abd40_0_4, LS_0x6000016abd40_0_8, LS_0x6000016abd40_0_12;
L_0x6000016abde0 .concat [ 16 16 0 0], L_0x6000016abc00, L_0x6000016abd40;
S_0x122e15d20 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6880 .param/l "row" 1 7 213, +C4<01>;
S_0x122e15e90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e15d20;
 .timescale 0 0;
P_0x6000032f6900 .param/l "col" 1 7 214, +C4<00>;
L_0x600000cb9ea0 .functor AND 1, v0x6000015ea910_0, L_0x6000016abf20, C4<1>, C4<1>;
L_0x600000cb9f80 .functor AND 1, L_0x6000016af7a0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cb9ff0 .functor OR 1, L_0x6000016afa20, L_0x600000cb9f80, C4<0>, C4<0>;
L_0x600000cba060 .functor AND 1, L_0x12809a4a0, L_0x600000cb9ff0, C4<1>, C4<1>;
L_0x600000cba0d0 .functor AND 1, L_0x600000cba060, L_0x6000016af660, C4<1>, C4<1>;
v0x6000015874e0_0 .net *"_ivl_0", 2 0, L_0x6000016abe80;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001587570_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x600001587600_0 .net *"_ivl_13", 0 0, L_0x6000016afa20;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001587690_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600001587720_0 .net *"_ivl_17", 0 0, L_0x6000016af7a0;  1 drivers
v0x6000015877b0_0 .net *"_ivl_20", 0 0, L_0x600000cb9f80;  1 drivers
v0x600001587840_0 .net *"_ivl_22", 0 0, L_0x600000cb9ff0;  1 drivers
v0x6000015878d0_0 .net *"_ivl_24", 0 0, L_0x600000cba060;  1 drivers
v0x600001587960_0 .net *"_ivl_25", 31 0, L_0x6000016afe80;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015879f0_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001587a80_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001587b10_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600001587ba0_0 .net *"_ivl_31", 0 0, L_0x6000016af660;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001587c30_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600001587cc0_0 .net *"_ivl_6", 0 0, L_0x6000016abf20;  1 drivers
v0x600001587d50_0 .net "do_clear", 0 0, L_0x600000cba0d0;  1 drivers
v0x600001587de0_0 .net "load_weight", 0 0, L_0x600000cb9ea0;  1 drivers
v0x600001587e70_0 .net "weight_in", 7 0, L_0x6000016afb60;  1 drivers
L_0x6000016abe80 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128098d48;
L_0x6000016abf20 .cmp/eq 3, L_0x6000016abe80, L_0x128098d90;
L_0x6000016afa20 .cmp/eq 3, v0x600001590ab0_0, L_0x128098dd8;
L_0x6000016af7a0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098e20;
L_0x6000016afe80 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128098e68;
L_0x6000016af660 .cmp/eq 32, L_0x6000016afe80, L_0x128098eb0;
S_0x122e96a60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e15e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000015869a0_0 .net *"_ivl_11", 0 0, L_0x6000016af200;  1 drivers
v0x600001586a30_0 .net *"_ivl_12", 15 0, L_0x6000016afac0;  1 drivers
v0x600001586ac0_0 .net/s *"_ivl_4", 15 0, L_0x6000016afd40;  1 drivers
v0x600001586b50_0 .net/s *"_ivl_6", 15 0, L_0x6000016af520;  1 drivers
v0x600001586be0_0 .net/s "a_signed", 7 0, v0x600001586d90_0;  1 drivers
v0x600001586c70_0 .net "act_in", 7 0, L_0x600000cb83f0;  alias, 1 drivers
v0x600001586d00_0 .var "act_out", 7 0;
v0x600001586d90_0 .var "act_reg", 7 0;
v0x600001586e20_0 .net "clear_acc", 0 0, L_0x600000cba0d0;  alias, 1 drivers
v0x600001586eb0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001586f40_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001586fd0_0 .net "load_weight", 0 0, L_0x600000cb9ea0;  alias, 1 drivers
v0x600001587060_0 .net/s "product", 15 0, L_0x6000016afc00;  1 drivers
v0x6000015870f0_0 .net/s "product_ext", 31 0, L_0x6000016af2a0;  1 drivers
v0x600001587180_0 .net "psum_in", 31 0, v0x600001589c20_0;  alias, 1 drivers
v0x600001587210_0 .var "psum_out", 31 0;
v0x6000015872a0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001587330_0 .net/s "w_signed", 7 0, v0x600001587450_0;  1 drivers
v0x6000015873c0_0 .net "weight_in", 7 0, L_0x6000016afb60;  alias, 1 drivers
v0x600001587450_0 .var "weight_reg", 7 0;
L_0x6000016afd40 .extend/s 16, v0x600001586d90_0;
L_0x6000016af520 .extend/s 16, v0x600001587450_0;
L_0x6000016afc00 .arith/mult 16, L_0x6000016afd40, L_0x6000016af520;
L_0x6000016af200 .part L_0x6000016afc00, 15, 1;
LS_0x6000016afac0_0_0 .concat [ 1 1 1 1], L_0x6000016af200, L_0x6000016af200, L_0x6000016af200, L_0x6000016af200;
LS_0x6000016afac0_0_4 .concat [ 1 1 1 1], L_0x6000016af200, L_0x6000016af200, L_0x6000016af200, L_0x6000016af200;
LS_0x6000016afac0_0_8 .concat [ 1 1 1 1], L_0x6000016af200, L_0x6000016af200, L_0x6000016af200, L_0x6000016af200;
LS_0x6000016afac0_0_12 .concat [ 1 1 1 1], L_0x6000016af200, L_0x6000016af200, L_0x6000016af200, L_0x6000016af200;
L_0x6000016afac0 .concat [ 4 4 4 4], LS_0x6000016afac0_0_0, LS_0x6000016afac0_0_4, LS_0x6000016afac0_0_8, LS_0x6000016afac0_0_12;
L_0x6000016af2a0 .concat [ 16 16 0 0], L_0x6000016afc00, L_0x6000016afac0;
S_0x122e96bd0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e15d20;
 .timescale 0 0;
P_0x6000032f6540 .param/l "col" 1 7 214, +C4<01>;
L_0x600000cba220 .functor AND 1, v0x6000015ea910_0, L_0x6000016af340, C4<1>, C4<1>;
L_0x600000cba290 .functor AND 1, L_0x6000016af700, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cba300 .functor OR 1, L_0x6000016af3e0, L_0x600000cba290, C4<0>, C4<0>;
L_0x600000cba370 .functor AND 1, L_0x12809a4a0, L_0x600000cba300, C4<1>, C4<1>;
L_0x600000cba3e0 .functor AND 1, L_0x600000cba370, L_0x6000016af5c0, C4<1>, C4<1>;
v0x600001580ab0_0 .net *"_ivl_0", 2 0, L_0x6000016af980;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001580b40_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x600001580bd0_0 .net *"_ivl_13", 0 0, L_0x6000016af3e0;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001580c60_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x600001580cf0_0 .net *"_ivl_17", 0 0, L_0x6000016af700;  1 drivers
v0x600001580d80_0 .net *"_ivl_20", 0 0, L_0x600000cba290;  1 drivers
v0x600001580e10_0 .net *"_ivl_22", 0 0, L_0x600000cba300;  1 drivers
v0x600001580ea0_0 .net *"_ivl_24", 0 0, L_0x600000cba370;  1 drivers
v0x600001580f30_0 .net *"_ivl_25", 31 0, L_0x6000016af480;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001580fc0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001581050_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000015810e0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600001581170_0 .net *"_ivl_31", 0 0, L_0x6000016af5c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001581200_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600001581290_0 .net *"_ivl_6", 0 0, L_0x6000016af340;  1 drivers
v0x600001581320_0 .net "do_clear", 0 0, L_0x600000cba3e0;  1 drivers
v0x6000015813b0_0 .net "load_weight", 0 0, L_0x600000cba220;  1 drivers
v0x600001581440_0 .net "weight_in", 7 0, L_0x6000016af840;  1 drivers
L_0x6000016af980 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128098ef8;
L_0x6000016af340 .cmp/eq 3, L_0x6000016af980, L_0x128098f40;
L_0x6000016af3e0 .cmp/eq 3, v0x600001590ab0_0, L_0x128098f88;
L_0x6000016af700 .cmp/eq 3, v0x600001590ab0_0, L_0x128098fd0;
L_0x6000016af480 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099018;
L_0x6000016af5c0 .cmp/eq 32, L_0x6000016af480, L_0x128099060;
S_0x122e910a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e96bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001587f00_0 .net *"_ivl_11", 0 0, L_0x6000016af020;  1 drivers
v0x600001580000_0 .net *"_ivl_12", 15 0, L_0x6000016aee40;  1 drivers
v0x600001580090_0 .net/s *"_ivl_4", 15 0, L_0x6000016af0c0;  1 drivers
v0x600001580120_0 .net/s *"_ivl_6", 15 0, L_0x6000016af160;  1 drivers
v0x6000015801b0_0 .net/s "a_signed", 7 0, v0x600001580360_0;  1 drivers
v0x600001580240_0 .net "act_in", 7 0, v0x600001586d00_0;  alias, 1 drivers
v0x6000015802d0_0 .var "act_out", 7 0;
v0x600001580360_0 .var "act_reg", 7 0;
v0x6000015803f0_0 .net "clear_acc", 0 0, L_0x600000cba3e0;  alias, 1 drivers
v0x600001580480_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001580510_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x6000015805a0_0 .net "load_weight", 0 0, L_0x600000cba220;  alias, 1 drivers
v0x600001580630_0 .net/s "product", 15 0, L_0x6000016aef80;  1 drivers
v0x6000015806c0_0 .net/s "product_ext", 31 0, L_0x6000016aeee0;  1 drivers
v0x600001580750_0 .net "psum_in", 31 0, v0x60000158b180_0;  alias, 1 drivers
v0x6000015807e0_0 .var "psum_out", 31 0;
v0x600001580870_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001580900_0 .net/s "w_signed", 7 0, v0x600001580a20_0;  1 drivers
v0x600001580990_0 .net "weight_in", 7 0, L_0x6000016af840;  alias, 1 drivers
v0x600001580a20_0 .var "weight_reg", 7 0;
L_0x6000016af0c0 .extend/s 16, v0x600001580360_0;
L_0x6000016af160 .extend/s 16, v0x600001580a20_0;
L_0x6000016aef80 .arith/mult 16, L_0x6000016af0c0, L_0x6000016af160;
L_0x6000016af020 .part L_0x6000016aef80, 15, 1;
LS_0x6000016aee40_0_0 .concat [ 1 1 1 1], L_0x6000016af020, L_0x6000016af020, L_0x6000016af020, L_0x6000016af020;
LS_0x6000016aee40_0_4 .concat [ 1 1 1 1], L_0x6000016af020, L_0x6000016af020, L_0x6000016af020, L_0x6000016af020;
LS_0x6000016aee40_0_8 .concat [ 1 1 1 1], L_0x6000016af020, L_0x6000016af020, L_0x6000016af020, L_0x6000016af020;
LS_0x6000016aee40_0_12 .concat [ 1 1 1 1], L_0x6000016af020, L_0x6000016af020, L_0x6000016af020, L_0x6000016af020;
L_0x6000016aee40 .concat [ 4 4 4 4], LS_0x6000016aee40_0_0, LS_0x6000016aee40_0_4, LS_0x6000016aee40_0_8, LS_0x6000016aee40_0_12;
L_0x6000016aeee0 .concat [ 16 16 0 0], L_0x6000016aef80, L_0x6000016aee40;
S_0x122e91210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e15d20;
 .timescale 0 0;
P_0x6000032f6ac0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000cba530 .functor AND 1, v0x6000015ea910_0, L_0x6000016aeda0, C4<1>, C4<1>;
L_0x600000cb9f10 .functor AND 1, L_0x6000016aea80, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cba5a0 .functor OR 1, L_0x6000016aec60, L_0x600000cb9f10, C4<0>, C4<0>;
L_0x600000cba610 .functor AND 1, L_0x12809a4a0, L_0x600000cba5a0, C4<1>, C4<1>;
L_0x600000cba680 .functor AND 1, L_0x600000cba610, L_0x6000016ae940, C4<1>, C4<1>;
v0x600001582010_0 .net *"_ivl_0", 3 0, L_0x6000016aed00;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000015820a0_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600001582130_0 .net *"_ivl_13", 0 0, L_0x6000016aec60;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015821c0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600001582250_0 .net *"_ivl_17", 0 0, L_0x6000016aea80;  1 drivers
v0x6000015822e0_0 .net *"_ivl_20", 0 0, L_0x600000cb9f10;  1 drivers
v0x600001582370_0 .net *"_ivl_22", 0 0, L_0x600000cba5a0;  1 drivers
v0x600001582400_0 .net *"_ivl_24", 0 0, L_0x600000cba610;  1 drivers
v0x600001582490_0 .net *"_ivl_25", 31 0, L_0x6000016aeb20;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001582520_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015825b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001582640_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x6000015826d0_0 .net *"_ivl_31", 0 0, L_0x6000016ae940;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001582760_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x6000015827f0_0 .net *"_ivl_6", 0 0, L_0x6000016aeda0;  1 drivers
v0x600001582880_0 .net "do_clear", 0 0, L_0x600000cba680;  1 drivers
v0x600001582910_0 .net "load_weight", 0 0, L_0x600000cba530;  1 drivers
v0x6000015829a0_0 .net "weight_in", 7 0, L_0x6000016aebc0;  1 drivers
L_0x6000016aed00 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x1280990a8;
L_0x6000016aeda0 .cmp/eq 4, L_0x6000016aed00, L_0x1280990f0;
L_0x6000016aec60 .cmp/eq 3, v0x600001590ab0_0, L_0x128099138;
L_0x6000016aea80 .cmp/eq 3, v0x600001590ab0_0, L_0x128099180;
L_0x6000016aeb20 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x1280991c8;
L_0x6000016ae940 .cmp/eq 32, L_0x6000016aeb20, L_0x128099210;
S_0x122e8ea50 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e91210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000015814d0_0 .net *"_ivl_11", 0 0, L_0x6000016ae120;  1 drivers
v0x600001581560_0 .net *"_ivl_12", 15 0, L_0x6000016ae1c0;  1 drivers
v0x6000015815f0_0 .net/s *"_ivl_4", 15 0, L_0x6000016ae9e0;  1 drivers
v0x600001581680_0 .net/s *"_ivl_6", 15 0, L_0x6000016ae620;  1 drivers
v0x600001581710_0 .net/s "a_signed", 7 0, v0x6000015818c0_0;  1 drivers
v0x6000015817a0_0 .net "act_in", 7 0, v0x6000015802d0_0;  alias, 1 drivers
v0x600001581830_0 .var "act_out", 7 0;
v0x6000015818c0_0 .var "act_reg", 7 0;
v0x600001581950_0 .net "clear_acc", 0 0, L_0x600000cba680;  alias, 1 drivers
v0x6000015819e0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001581a70_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001581b00_0 .net "load_weight", 0 0, L_0x600000cba530;  alias, 1 drivers
v0x600001581b90_0 .net/s "product", 15 0, L_0x6000016ae6c0;  1 drivers
v0x600001581c20_0 .net/s "product_ext", 31 0, L_0x6000016adfe0;  1 drivers
v0x600001581cb0_0 .net "psum_in", 31 0, v0x600001584750_0;  alias, 1 drivers
v0x600001581d40_0 .var "psum_out", 31 0;
v0x600001581dd0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001581e60_0 .net/s "w_signed", 7 0, v0x600001581f80_0;  1 drivers
v0x600001581ef0_0 .net "weight_in", 7 0, L_0x6000016aebc0;  alias, 1 drivers
v0x600001581f80_0 .var "weight_reg", 7 0;
L_0x6000016ae9e0 .extend/s 16, v0x6000015818c0_0;
L_0x6000016ae620 .extend/s 16, v0x600001581f80_0;
L_0x6000016ae6c0 .arith/mult 16, L_0x6000016ae9e0, L_0x6000016ae620;
L_0x6000016ae120 .part L_0x6000016ae6c0, 15, 1;
LS_0x6000016ae1c0_0_0 .concat [ 1 1 1 1], L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120;
LS_0x6000016ae1c0_0_4 .concat [ 1 1 1 1], L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120;
LS_0x6000016ae1c0_0_8 .concat [ 1 1 1 1], L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120;
LS_0x6000016ae1c0_0_12 .concat [ 1 1 1 1], L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120, L_0x6000016ae120;
L_0x6000016ae1c0 .concat [ 4 4 4 4], LS_0x6000016ae1c0_0_0, LS_0x6000016ae1c0_0_4, LS_0x6000016ae1c0_0_8, LS_0x6000016ae1c0_0_12;
L_0x6000016adfe0 .concat [ 16 16 0 0], L_0x6000016ae6c0, L_0x6000016ae1c0;
S_0x122e8ebc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e15d20;
 .timescale 0 0;
P_0x6000032f6bc0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000cba7d0 .functor AND 1, v0x6000015ea910_0, L_0x6000016adea0, C4<1>, C4<1>;
L_0x600000cba840 .functor AND 1, L_0x6000016ade00, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cba8b0 .functor OR 1, L_0x6000016add60, L_0x600000cba840, C4<0>, C4<0>;
L_0x600000cba920 .functor AND 1, L_0x12809a4a0, L_0x600000cba8b0, C4<1>, C4<1>;
L_0x600000cba990 .functor AND 1, L_0x600000cba920, L_0x6000016adcc0, C4<1>, C4<1>;
v0x600001583570_0 .net *"_ivl_0", 3 0, L_0x6000016ae080;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001583600_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x600001583690_0 .net *"_ivl_13", 0 0, L_0x6000016add60;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001583720_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x6000015837b0_0 .net *"_ivl_17", 0 0, L_0x6000016ade00;  1 drivers
v0x600001583840_0 .net *"_ivl_20", 0 0, L_0x600000cba840;  1 drivers
v0x6000015838d0_0 .net *"_ivl_22", 0 0, L_0x600000cba8b0;  1 drivers
v0x600001583960_0 .net *"_ivl_24", 0 0, L_0x600000cba920;  1 drivers
v0x6000015839f0_0 .net *"_ivl_25", 31 0, L_0x6000016adc20;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001583a80_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001583b10_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001583ba0_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x600001583c30_0 .net *"_ivl_31", 0 0, L_0x6000016adcc0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001583cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x600001583d50_0 .net *"_ivl_6", 0 0, L_0x6000016adea0;  1 drivers
v0x600001583de0_0 .net "do_clear", 0 0, L_0x600000cba990;  1 drivers
v0x600001583e70_0 .net "load_weight", 0 0, L_0x600000cba7d0;  1 drivers
v0x600001583f00_0 .net "weight_in", 7 0, L_0x6000016adf40;  1 drivers
L_0x6000016ae080 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128099258;
L_0x6000016adea0 .cmp/eq 4, L_0x6000016ae080, L_0x1280992a0;
L_0x6000016add60 .cmp/eq 3, v0x600001590ab0_0, L_0x1280992e8;
L_0x6000016ade00 .cmp/eq 3, v0x600001590ab0_0, L_0x128099330;
L_0x6000016adc20 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099378;
L_0x6000016adcc0 .cmp/eq 32, L_0x6000016adc20, L_0x1280993c0;
S_0x122e8c400 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e8ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001582a30_0 .net *"_ivl_11", 0 0, L_0x6000016ada40;  1 drivers
v0x600001582ac0_0 .net *"_ivl_12", 15 0, L_0x6000016ad860;  1 drivers
v0x600001582b50_0 .net/s *"_ivl_4", 15 0, L_0x6000016adae0;  1 drivers
v0x600001582be0_0 .net/s *"_ivl_6", 15 0, L_0x6000016adb80;  1 drivers
v0x600001582c70_0 .net/s "a_signed", 7 0, v0x600001582e20_0;  1 drivers
v0x600001582d00_0 .net "act_in", 7 0, v0x600001581830_0;  alias, 1 drivers
v0x600001582d90_0 .var "act_out", 7 0;
v0x600001582e20_0 .var "act_reg", 7 0;
v0x600001582eb0_0 .net "clear_acc", 0 0, L_0x600000cba990;  alias, 1 drivers
v0x600001582f40_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001582fd0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001583060_0 .net "load_weight", 0 0, L_0x600000cba7d0;  alias, 1 drivers
v0x6000015830f0_0 .net/s "product", 15 0, L_0x6000016ad9a0;  1 drivers
v0x600001583180_0 .net/s "product_ext", 31 0, L_0x6000016ad900;  1 drivers
v0x600001583210_0 .net "psum_in", 31 0, v0x600001585cb0_0;  alias, 1 drivers
v0x6000015832a0_0 .var "psum_out", 31 0;
v0x600001583330_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x6000015833c0_0 .net/s "w_signed", 7 0, v0x6000015834e0_0;  1 drivers
v0x600001583450_0 .net "weight_in", 7 0, L_0x6000016adf40;  alias, 1 drivers
v0x6000015834e0_0 .var "weight_reg", 7 0;
L_0x6000016adae0 .extend/s 16, v0x600001582e20_0;
L_0x6000016adb80 .extend/s 16, v0x6000015834e0_0;
L_0x6000016ad9a0 .arith/mult 16, L_0x6000016adae0, L_0x6000016adb80;
L_0x6000016ada40 .part L_0x6000016ad9a0, 15, 1;
LS_0x6000016ad860_0_0 .concat [ 1 1 1 1], L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40;
LS_0x6000016ad860_0_4 .concat [ 1 1 1 1], L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40;
LS_0x6000016ad860_0_8 .concat [ 1 1 1 1], L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40;
LS_0x6000016ad860_0_12 .concat [ 1 1 1 1], L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40, L_0x6000016ada40;
L_0x6000016ad860 .concat [ 4 4 4 4], LS_0x6000016ad860_0_0, LS_0x6000016ad860_0_4, LS_0x6000016ad860_0_8, LS_0x6000016ad860_0_12;
L_0x6000016ad900 .concat [ 16 16 0 0], L_0x6000016ad9a0, L_0x6000016ad860;
S_0x122e8c570 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f6cc0 .param/l "row" 1 7 213, +C4<010>;
S_0x122e89db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000032f6d40 .param/l "col" 1 7 214, +C4<00>;
L_0x600000cbaae0 .functor AND 1, v0x6000015ea910_0, L_0x6000016ad7c0, C4<1>, C4<1>;
L_0x600000cbab50 .functor AND 1, L_0x6000016ad4a0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbabc0 .functor OR 1, L_0x6000016ad680, L_0x600000cbab50, C4<0>, C4<0>;
L_0x600000cbac30 .functor AND 1, L_0x12809a4a0, L_0x600000cbabc0, C4<1>, C4<1>;
L_0x600000cbaca0 .functor AND 1, L_0x600000cbac30, L_0x6000016ad360, C4<1>, C4<1>;
v0x60000159cb40_0 .net *"_ivl_0", 2 0, L_0x6000016ad720;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000159cbd0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x60000159cc60_0 .net *"_ivl_13", 0 0, L_0x6000016ad680;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159ccf0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x60000159cd80_0 .net *"_ivl_17", 0 0, L_0x6000016ad4a0;  1 drivers
v0x60000159ce10_0 .net *"_ivl_20", 0 0, L_0x600000cbab50;  1 drivers
v0x60000159cea0_0 .net *"_ivl_22", 0 0, L_0x600000cbabc0;  1 drivers
v0x60000159cf30_0 .net *"_ivl_24", 0 0, L_0x600000cbac30;  1 drivers
v0x60000159cfc0_0 .net *"_ivl_25", 31 0, L_0x6000016ad540;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159d050_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159d0e0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000159d170_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x60000159d200_0 .net *"_ivl_31", 0 0, L_0x6000016ad360;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159d290_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x60000159d320_0 .net *"_ivl_6", 0 0, L_0x6000016ad7c0;  1 drivers
v0x60000159d3b0_0 .net "do_clear", 0 0, L_0x600000cbaca0;  1 drivers
v0x60000159d440_0 .net "load_weight", 0 0, L_0x600000cbaae0;  1 drivers
v0x60000159d4d0_0 .net "weight_in", 7 0, L_0x6000016ad5e0;  1 drivers
L_0x6000016ad720 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128099408;
L_0x6000016ad7c0 .cmp/eq 3, L_0x6000016ad720, L_0x128099450;
L_0x6000016ad680 .cmp/eq 3, v0x600001590ab0_0, L_0x128099498;
L_0x6000016ad4a0 .cmp/eq 3, v0x600001590ab0_0, L_0x1280994e0;
L_0x6000016ad540 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099528;
L_0x6000016ad360 .cmp/eq 32, L_0x6000016ad540, L_0x128099570;
S_0x122e89f20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e89db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000159c000_0 .net *"_ivl_11", 0 0, L_0x6000016ad0e0;  1 drivers
v0x60000159c090_0 .net *"_ivl_12", 15 0, L_0x6000016ad180;  1 drivers
v0x60000159c120_0 .net/s *"_ivl_4", 15 0, L_0x6000016ad400;  1 drivers
v0x60000159c1b0_0 .net/s *"_ivl_6", 15 0, L_0x6000016ad220;  1 drivers
v0x60000159c240_0 .net/s "a_signed", 7 0, v0x60000159c3f0_0;  1 drivers
v0x60000159c2d0_0 .net "act_in", 7 0, L_0x600000cb8460;  alias, 1 drivers
v0x60000159c360_0 .var "act_out", 7 0;
v0x60000159c3f0_0 .var "act_reg", 7 0;
v0x60000159c480_0 .net "clear_acc", 0 0, L_0x600000cbaca0;  alias, 1 drivers
v0x60000159c510_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000159c5a0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x60000159c630_0 .net "load_weight", 0 0, L_0x600000cbaae0;  alias, 1 drivers
v0x60000159c6c0_0 .net/s "product", 15 0, L_0x6000016ad2c0;  1 drivers
v0x60000159c750_0 .net/s "product_ext", 31 0, L_0x6000016acfa0;  1 drivers
v0x60000159c7e0_0 .net "psum_in", 31 0, v0x600001587210_0;  alias, 1 drivers
v0x60000159c870_0 .var "psum_out", 31 0;
v0x60000159c900_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000159c990_0 .net/s "w_signed", 7 0, v0x60000159cab0_0;  1 drivers
v0x60000159ca20_0 .net "weight_in", 7 0, L_0x6000016ad5e0;  alias, 1 drivers
v0x60000159cab0_0 .var "weight_reg", 7 0;
L_0x6000016ad400 .extend/s 16, v0x60000159c3f0_0;
L_0x6000016ad220 .extend/s 16, v0x60000159cab0_0;
L_0x6000016ad2c0 .arith/mult 16, L_0x6000016ad400, L_0x6000016ad220;
L_0x6000016ad0e0 .part L_0x6000016ad2c0, 15, 1;
LS_0x6000016ad180_0_0 .concat [ 1 1 1 1], L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0;
LS_0x6000016ad180_0_4 .concat [ 1 1 1 1], L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0;
LS_0x6000016ad180_0_8 .concat [ 1 1 1 1], L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0;
LS_0x6000016ad180_0_12 .concat [ 1 1 1 1], L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0, L_0x6000016ad0e0;
L_0x6000016ad180 .concat [ 4 4 4 4], LS_0x6000016ad180_0_0, LS_0x6000016ad180_0_4, LS_0x6000016ad180_0_8, LS_0x6000016ad180_0_12;
L_0x6000016acfa0 .concat [ 16 16 0 0], L_0x6000016ad2c0, L_0x6000016ad180;
S_0x122e87760 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000032f6e40 .param/l "col" 1 7 214, +C4<01>;
L_0x600000cbadf0 .functor AND 1, v0x6000015ea910_0, L_0x6000016ace60, C4<1>, C4<1>;
L_0x600000cbae60 .functor AND 1, L_0x6000016acdc0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbaed0 .functor OR 1, L_0x6000016acd20, L_0x600000cbae60, C4<0>, C4<0>;
L_0x600000cbaf40 .functor AND 1, L_0x12809a4a0, L_0x600000cbaed0, C4<1>, C4<1>;
L_0x600000cbafb0 .functor AND 1, L_0x600000cbaf40, L_0x6000016acc80, C4<1>, C4<1>;
v0x60000159e0a0_0 .net *"_ivl_0", 2 0, L_0x6000016ad040;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000159e130_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000159e1c0_0 .net *"_ivl_13", 0 0, L_0x6000016acd20;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159e250_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000159e2e0_0 .net *"_ivl_17", 0 0, L_0x6000016acdc0;  1 drivers
v0x60000159e370_0 .net *"_ivl_20", 0 0, L_0x600000cbae60;  1 drivers
v0x60000159e400_0 .net *"_ivl_22", 0 0, L_0x600000cbaed0;  1 drivers
v0x60000159e490_0 .net *"_ivl_24", 0 0, L_0x600000cbaf40;  1 drivers
v0x60000159e520_0 .net *"_ivl_25", 31 0, L_0x6000016acbe0;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159e5b0_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159e640_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000159e6d0_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x60000159e760_0 .net *"_ivl_31", 0 0, L_0x6000016acc80;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000159e7f0_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x60000159e880_0 .net *"_ivl_6", 0 0, L_0x6000016ace60;  1 drivers
v0x60000159e910_0 .net "do_clear", 0 0, L_0x600000cbafb0;  1 drivers
v0x60000159e9a0_0 .net "load_weight", 0 0, L_0x600000cbadf0;  1 drivers
v0x60000159ea30_0 .net "weight_in", 7 0, L_0x6000016acf00;  1 drivers
L_0x6000016ad040 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x1280995b8;
L_0x6000016ace60 .cmp/eq 3, L_0x6000016ad040, L_0x128099600;
L_0x6000016acd20 .cmp/eq 3, v0x600001590ab0_0, L_0x128099648;
L_0x6000016acdc0 .cmp/eq 3, v0x600001590ab0_0, L_0x128099690;
L_0x6000016acbe0 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x1280996d8;
L_0x6000016acc80 .cmp/eq 32, L_0x6000016acbe0, L_0x128099720;
S_0x122e878d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e87760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000159d560_0 .net *"_ivl_11", 0 0, L_0x6000016aca00;  1 drivers
v0x60000159d5f0_0 .net *"_ivl_12", 15 0, L_0x6000016ae4e0;  1 drivers
v0x60000159d680_0 .net/s *"_ivl_4", 15 0, L_0x6000016acaa0;  1 drivers
v0x60000159d710_0 .net/s *"_ivl_6", 15 0, L_0x6000016acb40;  1 drivers
v0x60000159d7a0_0 .net/s "a_signed", 7 0, v0x60000159d950_0;  1 drivers
v0x60000159d830_0 .net "act_in", 7 0, v0x60000159c360_0;  alias, 1 drivers
v0x60000159d8c0_0 .var "act_out", 7 0;
v0x60000159d950_0 .var "act_reg", 7 0;
v0x60000159d9e0_0 .net "clear_acc", 0 0, L_0x600000cbafb0;  alias, 1 drivers
v0x60000159da70_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000159db00_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x60000159db90_0 .net "load_weight", 0 0, L_0x600000cbadf0;  alias, 1 drivers
v0x60000159dc20_0 .net/s "product", 15 0, L_0x6000016ac960;  1 drivers
v0x60000159dcb0_0 .net/s "product_ext", 31 0, L_0x6000016ae580;  1 drivers
v0x60000159dd40_0 .net "psum_in", 31 0, v0x6000015807e0_0;  alias, 1 drivers
v0x60000159ddd0_0 .var "psum_out", 31 0;
v0x60000159de60_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000159def0_0 .net/s "w_signed", 7 0, v0x60000159e010_0;  1 drivers
v0x60000159df80_0 .net "weight_in", 7 0, L_0x6000016acf00;  alias, 1 drivers
v0x60000159e010_0 .var "weight_reg", 7 0;
L_0x6000016acaa0 .extend/s 16, v0x60000159d950_0;
L_0x6000016acb40 .extend/s 16, v0x60000159e010_0;
L_0x6000016ac960 .arith/mult 16, L_0x6000016acaa0, L_0x6000016acb40;
L_0x6000016aca00 .part L_0x6000016ac960, 15, 1;
LS_0x6000016ae4e0_0_0 .concat [ 1 1 1 1], L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00;
LS_0x6000016ae4e0_0_4 .concat [ 1 1 1 1], L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00;
LS_0x6000016ae4e0_0_8 .concat [ 1 1 1 1], L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00;
LS_0x6000016ae4e0_0_12 .concat [ 1 1 1 1], L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00, L_0x6000016aca00;
L_0x6000016ae4e0 .concat [ 4 4 4 4], LS_0x6000016ae4e0_0_0, LS_0x6000016ae4e0_0_4, LS_0x6000016ae4e0_0_8, LS_0x6000016ae4e0_0_12;
L_0x6000016ae580 .concat [ 16 16 0 0], L_0x6000016ac960, L_0x6000016ae4e0;
S_0x122e85110 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000032f6f40 .param/l "col" 1 7 214, +C4<010>;
L_0x600000cbb100 .functor AND 1, v0x6000015ea910_0, L_0x6000016ae440, C4<1>, C4<1>;
L_0x600000cbb170 .functor AND 1, L_0x6000016ac6e0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbb1e0 .functor OR 1, L_0x6000016ac640, L_0x600000cbb170, C4<0>, C4<0>;
L_0x600000cbb250 .functor AND 1, L_0x12809a4a0, L_0x600000cbb1e0, C4<1>, C4<1>;
L_0x600000cbb2c0 .functor AND 1, L_0x600000cbb250, L_0x6000016ac8c0, C4<1>, C4<1>;
v0x60000159f600_0 .net *"_ivl_0", 3 0, L_0x6000016ae3a0;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000159f690_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x60000159f720_0 .net *"_ivl_13", 0 0, L_0x6000016ac640;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159f7b0_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x60000159f840_0 .net *"_ivl_17", 0 0, L_0x6000016ac6e0;  1 drivers
v0x60000159f8d0_0 .net *"_ivl_20", 0 0, L_0x600000cbb170;  1 drivers
v0x60000159f960_0 .net *"_ivl_22", 0 0, L_0x600000cbb1e0;  1 drivers
v0x60000159f9f0_0 .net *"_ivl_24", 0 0, L_0x600000cbb250;  1 drivers
v0x60000159fa80_0 .net *"_ivl_25", 31 0, L_0x6000016ac820;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159fb10_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159fba0_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000159fc30_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x60000159fcc0_0 .net *"_ivl_31", 0 0, L_0x6000016ac8c0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000159fd50_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x60000159fde0_0 .net *"_ivl_6", 0 0, L_0x6000016ae440;  1 drivers
v0x60000159fe70_0 .net "do_clear", 0 0, L_0x600000cbb2c0;  1 drivers
v0x60000159ff00_0 .net "load_weight", 0 0, L_0x600000cbb100;  1 drivers
v0x600001598000_0 .net "weight_in", 7 0, L_0x6000016ae260;  1 drivers
L_0x6000016ae3a0 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128099768;
L_0x6000016ae440 .cmp/eq 4, L_0x6000016ae3a0, L_0x1280997b0;
L_0x6000016ac640 .cmp/eq 3, v0x600001590ab0_0, L_0x1280997f8;
L_0x6000016ac6e0 .cmp/eq 3, v0x600001590ab0_0, L_0x128099840;
L_0x6000016ac820 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099888;
L_0x6000016ac8c0 .cmp/eq 32, L_0x6000016ac820, L_0x1280998d0;
S_0x122e85280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e85110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b5e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b5ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000159eac0_0 .net *"_ivl_11", 0 0, L_0x6000016a4140;  1 drivers
v0x60000159eb50_0 .net *"_ivl_12", 15 0, L_0x6000016a41e0;  1 drivers
v0x60000159ebe0_0 .net/s *"_ivl_4", 15 0, L_0x6000016af8e0;  1 drivers
v0x60000159ec70_0 .net/s *"_ivl_6", 15 0, L_0x6000016a4000;  1 drivers
v0x60000159ed00_0 .net/s "a_signed", 7 0, v0x60000159eeb0_0;  1 drivers
v0x60000159ed90_0 .net "act_in", 7 0, v0x60000159d8c0_0;  alias, 1 drivers
v0x60000159ee20_0 .var "act_out", 7 0;
v0x60000159eeb0_0 .var "act_reg", 7 0;
v0x60000159ef40_0 .net "clear_acc", 0 0, L_0x600000cbb2c0;  alias, 1 drivers
v0x60000159efd0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000159f060_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x60000159f0f0_0 .net "load_weight", 0 0, L_0x600000cbb100;  alias, 1 drivers
v0x60000159f180_0 .net/s "product", 15 0, L_0x6000016a40a0;  1 drivers
v0x60000159f210_0 .net/s "product_ext", 31 0, L_0x6000016a4280;  1 drivers
v0x60000159f2a0_0 .net "psum_in", 31 0, v0x600001581d40_0;  alias, 1 drivers
v0x60000159f330_0 .var "psum_out", 31 0;
v0x60000159f3c0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000159f450_0 .net/s "w_signed", 7 0, v0x60000159f570_0;  1 drivers
v0x60000159f4e0_0 .net "weight_in", 7 0, L_0x6000016ae260;  alias, 1 drivers
v0x60000159f570_0 .var "weight_reg", 7 0;
L_0x6000016af8e0 .extend/s 16, v0x60000159eeb0_0;
L_0x6000016a4000 .extend/s 16, v0x60000159f570_0;
L_0x6000016a40a0 .arith/mult 16, L_0x6000016af8e0, L_0x6000016a4000;
L_0x6000016a4140 .part L_0x6000016a40a0, 15, 1;
LS_0x6000016a41e0_0_0 .concat [ 1 1 1 1], L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140;
LS_0x6000016a41e0_0_4 .concat [ 1 1 1 1], L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140;
LS_0x6000016a41e0_0_8 .concat [ 1 1 1 1], L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140;
LS_0x6000016a41e0_0_12 .concat [ 1 1 1 1], L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140, L_0x6000016a4140;
L_0x6000016a41e0 .concat [ 4 4 4 4], LS_0x6000016a41e0_0_0, LS_0x6000016a41e0_0_4, LS_0x6000016a41e0_0_8, LS_0x6000016a41e0_0_12;
L_0x6000016a4280 .concat [ 16 16 0 0], L_0x6000016a40a0, L_0x6000016a41e0;
S_0x122e82ac0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e8c570;
 .timescale 0 0;
P_0x6000032f7040 .param/l "col" 1 7 214, +C4<011>;
L_0x600000cbb410 .functor AND 1, v0x6000015ea910_0, L_0x6000016a43c0, C4<1>, C4<1>;
L_0x600000cbb480 .functor AND 1, L_0x6000016a45a0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbb4f0 .functor OR 1, L_0x6000016a4500, L_0x600000cbb480, C4<0>, C4<0>;
L_0x600000cbb560 .functor AND 1, L_0x12809a4a0, L_0x600000cbb4f0, C4<1>, C4<1>;
L_0x600000cbb5d0 .functor AND 1, L_0x600000cbb560, L_0x6000016a46e0, C4<1>, C4<1>;
v0x600001598bd0_0 .net *"_ivl_0", 3 0, L_0x6000016a4320;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001598c60_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x600001598cf0_0 .net *"_ivl_13", 0 0, L_0x6000016a4500;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001598d80_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x600001598e10_0 .net *"_ivl_17", 0 0, L_0x6000016a45a0;  1 drivers
v0x600001598ea0_0 .net *"_ivl_20", 0 0, L_0x600000cbb480;  1 drivers
v0x600001598f30_0 .net *"_ivl_22", 0 0, L_0x600000cbb4f0;  1 drivers
v0x600001598fc0_0 .net *"_ivl_24", 0 0, L_0x600000cbb560;  1 drivers
v0x600001599050_0 .net *"_ivl_25", 31 0, L_0x6000016a4640;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015990e0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001599170_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001599200_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x600001599290_0 .net *"_ivl_31", 0 0, L_0x6000016a46e0;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001599320_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x6000015993b0_0 .net *"_ivl_6", 0 0, L_0x6000016a43c0;  1 drivers
v0x600001599440_0 .net "do_clear", 0 0, L_0x600000cbb5d0;  1 drivers
v0x6000015994d0_0 .net "load_weight", 0 0, L_0x600000cbb410;  1 drivers
v0x600001599560_0 .net "weight_in", 7 0, L_0x6000016a4460;  1 drivers
L_0x6000016a4320 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128099918;
L_0x6000016a43c0 .cmp/eq 4, L_0x6000016a4320, L_0x128099960;
L_0x6000016a4500 .cmp/eq 3, v0x600001590ab0_0, L_0x1280999a8;
L_0x6000016a45a0 .cmp/eq 3, v0x600001590ab0_0, L_0x1280999f0;
L_0x6000016a4640 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099a38;
L_0x6000016a46e0 .cmp/eq 32, L_0x6000016a4640, L_0x128099a80;
S_0x122e82c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e82ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b6000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b6040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001598090_0 .net *"_ivl_11", 0 0, L_0x6000016a4960;  1 drivers
v0x600001598120_0 .net *"_ivl_12", 15 0, L_0x6000016a4a00;  1 drivers
v0x6000015981b0_0 .net/s *"_ivl_4", 15 0, L_0x6000016a4780;  1 drivers
v0x600001598240_0 .net/s *"_ivl_6", 15 0, L_0x6000016a4820;  1 drivers
v0x6000015982d0_0 .net/s "a_signed", 7 0, v0x600001598480_0;  1 drivers
v0x600001598360_0 .net "act_in", 7 0, v0x60000159ee20_0;  alias, 1 drivers
v0x6000015983f0_0 .var "act_out", 7 0;
v0x600001598480_0 .var "act_reg", 7 0;
v0x600001598510_0 .net "clear_acc", 0 0, L_0x600000cbb5d0;  alias, 1 drivers
v0x6000015985a0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001598630_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x6000015986c0_0 .net "load_weight", 0 0, L_0x600000cbb410;  alias, 1 drivers
v0x600001598750_0 .net/s "product", 15 0, L_0x6000016a48c0;  1 drivers
v0x6000015987e0_0 .net/s "product_ext", 31 0, L_0x6000016a4aa0;  1 drivers
v0x600001598870_0 .net "psum_in", 31 0, v0x6000015832a0_0;  alias, 1 drivers
v0x600001598900_0 .var "psum_out", 31 0;
v0x600001598990_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001598a20_0 .net/s "w_signed", 7 0, v0x600001598b40_0;  1 drivers
v0x600001598ab0_0 .net "weight_in", 7 0, L_0x6000016a4460;  alias, 1 drivers
v0x600001598b40_0 .var "weight_reg", 7 0;
L_0x6000016a4780 .extend/s 16, v0x600001598480_0;
L_0x6000016a4820 .extend/s 16, v0x600001598b40_0;
L_0x6000016a48c0 .arith/mult 16, L_0x6000016a4780, L_0x6000016a4820;
L_0x6000016a4960 .part L_0x6000016a48c0, 15, 1;
LS_0x6000016a4a00_0_0 .concat [ 1 1 1 1], L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960;
LS_0x6000016a4a00_0_4 .concat [ 1 1 1 1], L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960;
LS_0x6000016a4a00_0_8 .concat [ 1 1 1 1], L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960;
LS_0x6000016a4a00_0_12 .concat [ 1 1 1 1], L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960, L_0x6000016a4960;
L_0x6000016a4a00 .concat [ 4 4 4 4], LS_0x6000016a4a00_0_0, LS_0x6000016a4a00_0_4, LS_0x6000016a4a00_0_8, LS_0x6000016a4a00_0_12;
L_0x6000016a4aa0 .concat [ 16 16 0 0], L_0x6000016a48c0, L_0x6000016a4a00;
S_0x122e80470 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7140 .param/l "row" 1 7 213, +C4<011>;
S_0x122e805e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x122e80470;
 .timescale 0 0;
P_0x6000032f71c0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000cbb720 .functor AND 1, v0x6000015ea910_0, L_0x6000016a4be0, C4<1>, C4<1>;
L_0x600000cbb790 .functor AND 1, L_0x6000016a4dc0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbb800 .functor OR 1, L_0x6000016a4d20, L_0x600000cbb790, C4<0>, C4<0>;
L_0x600000cbb870 .functor AND 1, L_0x12809a4a0, L_0x600000cbb800, C4<1>, C4<1>;
L_0x600000cbb8e0 .functor AND 1, L_0x600000cbb870, L_0x6000016a4f00, C4<1>, C4<1>;
v0x60000159a130_0 .net *"_ivl_0", 2 0, L_0x6000016a4b40;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000159a1c0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x60000159a250_0 .net *"_ivl_13", 0 0, L_0x6000016a4d20;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159a2e0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x60000159a370_0 .net *"_ivl_17", 0 0, L_0x6000016a4dc0;  1 drivers
v0x60000159a400_0 .net *"_ivl_20", 0 0, L_0x600000cbb790;  1 drivers
v0x60000159a490_0 .net *"_ivl_22", 0 0, L_0x600000cbb800;  1 drivers
v0x60000159a520_0 .net *"_ivl_24", 0 0, L_0x600000cbb870;  1 drivers
v0x60000159a5b0_0 .net *"_ivl_25", 31 0, L_0x6000016a4e60;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159a640_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159a6d0_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000159a760_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x60000159a7f0_0 .net *"_ivl_31", 0 0, L_0x6000016a4f00;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159a880_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x60000159a910_0 .net *"_ivl_6", 0 0, L_0x6000016a4be0;  1 drivers
v0x60000159a9a0_0 .net "do_clear", 0 0, L_0x600000cbb8e0;  1 drivers
v0x60000159aa30_0 .net "load_weight", 0 0, L_0x600000cbb720;  1 drivers
v0x60000159aac0_0 .net "weight_in", 7 0, L_0x6000016a4c80;  1 drivers
L_0x6000016a4b40 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128099ac8;
L_0x6000016a4be0 .cmp/eq 3, L_0x6000016a4b40, L_0x128099b10;
L_0x6000016a4d20 .cmp/eq 3, v0x600001590ab0_0, L_0x128099b58;
L_0x6000016a4dc0 .cmp/eq 3, v0x600001590ab0_0, L_0x128099ba0;
L_0x6000016a4e60 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099be8;
L_0x6000016a4f00 .cmp/eq 32, L_0x6000016a4e60, L_0x128099c30;
S_0x122e7de20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e805e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b6080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b60c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000015995f0_0 .net *"_ivl_11", 0 0, L_0x6000016a5180;  1 drivers
v0x600001599680_0 .net *"_ivl_12", 15 0, L_0x6000016a5220;  1 drivers
v0x600001599710_0 .net/s *"_ivl_4", 15 0, L_0x6000016a4fa0;  1 drivers
v0x6000015997a0_0 .net/s *"_ivl_6", 15 0, L_0x6000016a5040;  1 drivers
v0x600001599830_0 .net/s "a_signed", 7 0, v0x6000015999e0_0;  1 drivers
v0x6000015998c0_0 .net "act_in", 7 0, L_0x600000cb8310;  alias, 1 drivers
v0x600001599950_0 .var "act_out", 7 0;
v0x6000015999e0_0 .var "act_reg", 7 0;
v0x600001599a70_0 .net "clear_acc", 0 0, L_0x600000cbb8e0;  alias, 1 drivers
v0x600001599b00_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001599b90_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001599c20_0 .net "load_weight", 0 0, L_0x600000cbb720;  alias, 1 drivers
v0x600001599cb0_0 .net/s "product", 15 0, L_0x6000016a50e0;  1 drivers
v0x600001599d40_0 .net/s "product_ext", 31 0, L_0x6000016a52c0;  1 drivers
v0x600001599dd0_0 .net "psum_in", 31 0, v0x60000159c870_0;  alias, 1 drivers
v0x600001599e60_0 .var "psum_out", 31 0;
v0x600001599ef0_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001599f80_0 .net/s "w_signed", 7 0, v0x60000159a0a0_0;  1 drivers
v0x60000159a010_0 .net "weight_in", 7 0, L_0x6000016a4c80;  alias, 1 drivers
v0x60000159a0a0_0 .var "weight_reg", 7 0;
L_0x6000016a4fa0 .extend/s 16, v0x6000015999e0_0;
L_0x6000016a5040 .extend/s 16, v0x60000159a0a0_0;
L_0x6000016a50e0 .arith/mult 16, L_0x6000016a4fa0, L_0x6000016a5040;
L_0x6000016a5180 .part L_0x6000016a50e0, 15, 1;
LS_0x6000016a5220_0_0 .concat [ 1 1 1 1], L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180;
LS_0x6000016a5220_0_4 .concat [ 1 1 1 1], L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180;
LS_0x6000016a5220_0_8 .concat [ 1 1 1 1], L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180;
LS_0x6000016a5220_0_12 .concat [ 1 1 1 1], L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180, L_0x6000016a5180;
L_0x6000016a5220 .concat [ 4 4 4 4], LS_0x6000016a5220_0_0, LS_0x6000016a5220_0_4, LS_0x6000016a5220_0_8, LS_0x6000016a5220_0_12;
L_0x6000016a52c0 .concat [ 16 16 0 0], L_0x6000016a50e0, L_0x6000016a5220;
S_0x122e7df90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x122e80470;
 .timescale 0 0;
P_0x6000032f72c0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000cbba30 .functor AND 1, v0x6000015ea910_0, L_0x6000016a5400, C4<1>, C4<1>;
L_0x600000cbbaa0 .functor AND 1, L_0x6000016a55e0, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbbb10 .functor OR 1, L_0x6000016a5540, L_0x600000cbbaa0, C4<0>, C4<0>;
L_0x600000cbbb80 .functor AND 1, L_0x12809a4a0, L_0x600000cbbb10, C4<1>, C4<1>;
L_0x600000cbbbf0 .functor AND 1, L_0x600000cbbb80, L_0x6000016a5720, C4<1>, C4<1>;
v0x60000159b690_0 .net *"_ivl_0", 2 0, L_0x6000016a5360;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000159b720_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x60000159b7b0_0 .net *"_ivl_13", 0 0, L_0x6000016a5540;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000159b840_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x60000159b8d0_0 .net *"_ivl_17", 0 0, L_0x6000016a55e0;  1 drivers
v0x60000159b960_0 .net *"_ivl_20", 0 0, L_0x600000cbbaa0;  1 drivers
v0x60000159b9f0_0 .net *"_ivl_22", 0 0, L_0x600000cbbb10;  1 drivers
v0x60000159ba80_0 .net *"_ivl_24", 0 0, L_0x600000cbbb80;  1 drivers
v0x60000159bb10_0 .net *"_ivl_25", 31 0, L_0x6000016a5680;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159bba0_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000159bc30_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000159bcc0_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x60000159bd50_0 .net *"_ivl_31", 0 0, L_0x6000016a5720;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000159bde0_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x60000159be70_0 .net *"_ivl_6", 0 0, L_0x6000016a5400;  1 drivers
v0x60000159bf00_0 .net "do_clear", 0 0, L_0x600000cbbbf0;  1 drivers
v0x600001594000_0 .net "load_weight", 0 0, L_0x600000cbba30;  1 drivers
v0x600001594090_0 .net "weight_in", 7 0, L_0x6000016a54a0;  1 drivers
L_0x6000016a5360 .concat [ 2 1 0 0], v0x6000015ea880_0, L_0x128099c78;
L_0x6000016a5400 .cmp/eq 3, L_0x6000016a5360, L_0x128099cc0;
L_0x6000016a5540 .cmp/eq 3, v0x600001590ab0_0, L_0x128099d08;
L_0x6000016a55e0 .cmp/eq 3, v0x600001590ab0_0, L_0x128099d50;
L_0x6000016a5680 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099d98;
L_0x6000016a5720 .cmp/eq 32, L_0x6000016a5680, L_0x128099de0;
S_0x122e7b7d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e7df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b6100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b6140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000159ab50_0 .net *"_ivl_11", 0 0, L_0x6000016a59a0;  1 drivers
v0x60000159abe0_0 .net *"_ivl_12", 15 0, L_0x6000016a5a40;  1 drivers
v0x60000159ac70_0 .net/s *"_ivl_4", 15 0, L_0x6000016a57c0;  1 drivers
v0x60000159ad00_0 .net/s *"_ivl_6", 15 0, L_0x6000016a5860;  1 drivers
v0x60000159ad90_0 .net/s "a_signed", 7 0, v0x60000159af40_0;  1 drivers
v0x60000159ae20_0 .net "act_in", 7 0, v0x600001599950_0;  alias, 1 drivers
v0x60000159aeb0_0 .var "act_out", 7 0;
v0x60000159af40_0 .var "act_reg", 7 0;
v0x60000159afd0_0 .net "clear_acc", 0 0, L_0x600000cbbbf0;  alias, 1 drivers
v0x60000159b060_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x60000159b0f0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x60000159b180_0 .net "load_weight", 0 0, L_0x600000cbba30;  alias, 1 drivers
v0x60000159b210_0 .net/s "product", 15 0, L_0x6000016a5900;  1 drivers
v0x60000159b2a0_0 .net/s "product_ext", 31 0, L_0x6000016a5ae0;  1 drivers
v0x60000159b330_0 .net "psum_in", 31 0, v0x60000159ddd0_0;  alias, 1 drivers
v0x60000159b3c0_0 .var "psum_out", 31 0;
v0x60000159b450_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x60000159b4e0_0 .net/s "w_signed", 7 0, v0x60000159b600_0;  1 drivers
v0x60000159b570_0 .net "weight_in", 7 0, L_0x6000016a54a0;  alias, 1 drivers
v0x60000159b600_0 .var "weight_reg", 7 0;
L_0x6000016a57c0 .extend/s 16, v0x60000159af40_0;
L_0x6000016a5860 .extend/s 16, v0x60000159b600_0;
L_0x6000016a5900 .arith/mult 16, L_0x6000016a57c0, L_0x6000016a5860;
L_0x6000016a59a0 .part L_0x6000016a5900, 15, 1;
LS_0x6000016a5a40_0_0 .concat [ 1 1 1 1], L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0;
LS_0x6000016a5a40_0_4 .concat [ 1 1 1 1], L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0;
LS_0x6000016a5a40_0_8 .concat [ 1 1 1 1], L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0;
LS_0x6000016a5a40_0_12 .concat [ 1 1 1 1], L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0, L_0x6000016a59a0;
L_0x6000016a5a40 .concat [ 4 4 4 4], LS_0x6000016a5a40_0_0, LS_0x6000016a5a40_0_4, LS_0x6000016a5a40_0_8, LS_0x6000016a5a40_0_12;
L_0x6000016a5ae0 .concat [ 16 16 0 0], L_0x6000016a5900, L_0x6000016a5a40;
S_0x122e7b940 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x122e80470;
 .timescale 0 0;
P_0x6000032f73c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000cbbd40 .functor AND 1, v0x6000015ea910_0, L_0x6000016a5c20, C4<1>, C4<1>;
L_0x600000cbbdb0 .functor AND 1, L_0x6000016a5e00, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbbe20 .functor OR 1, L_0x6000016a5d60, L_0x600000cbbdb0, C4<0>, C4<0>;
L_0x600000cbbe90 .functor AND 1, L_0x12809a4a0, L_0x600000cbbe20, C4<1>, C4<1>;
L_0x600000cbbf00 .functor AND 1, L_0x600000cbbe90, L_0x6000016a5f40, C4<1>, C4<1>;
v0x600001594c60_0 .net *"_ivl_0", 3 0, L_0x6000016a5b80;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001594cf0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600001594d80_0 .net *"_ivl_13", 0 0, L_0x6000016a5d60;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001594e10_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x600001594ea0_0 .net *"_ivl_17", 0 0, L_0x6000016a5e00;  1 drivers
v0x600001594f30_0 .net *"_ivl_20", 0 0, L_0x600000cbbdb0;  1 drivers
v0x600001594fc0_0 .net *"_ivl_22", 0 0, L_0x600000cbbe20;  1 drivers
v0x600001595050_0 .net *"_ivl_24", 0 0, L_0x600000cbbe90;  1 drivers
v0x6000015950e0_0 .net *"_ivl_25", 31 0, L_0x6000016a5ea0;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001595170_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001595200_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001595290_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600001595320_0 .net *"_ivl_31", 0 0, L_0x6000016a5f40;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000015953b0_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600001595440_0 .net *"_ivl_6", 0 0, L_0x6000016a5c20;  1 drivers
v0x6000015954d0_0 .net "do_clear", 0 0, L_0x600000cbbf00;  1 drivers
v0x600001595560_0 .net "load_weight", 0 0, L_0x600000cbbd40;  1 drivers
v0x6000015955f0_0 .net "weight_in", 7 0, L_0x6000016a5cc0;  1 drivers
L_0x6000016a5b80 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128099e28;
L_0x6000016a5c20 .cmp/eq 4, L_0x6000016a5b80, L_0x128099e70;
L_0x6000016a5d60 .cmp/eq 3, v0x600001590ab0_0, L_0x128099eb8;
L_0x6000016a5e00 .cmp/eq 3, v0x600001590ab0_0, L_0x128099f00;
L_0x6000016a5ea0 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x128099f48;
L_0x6000016a5f40 .cmp/eq 32, L_0x6000016a5ea0, L_0x128099f90;
S_0x122e79180 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e7b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b6180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b61c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001594120_0 .net *"_ivl_11", 0 0, L_0x6000016a61c0;  1 drivers
v0x6000015941b0_0 .net *"_ivl_12", 15 0, L_0x6000016a6260;  1 drivers
v0x600001594240_0 .net/s *"_ivl_4", 15 0, L_0x6000016a5fe0;  1 drivers
v0x6000015942d0_0 .net/s *"_ivl_6", 15 0, L_0x6000016a6080;  1 drivers
v0x600001594360_0 .net/s "a_signed", 7 0, v0x600001594510_0;  1 drivers
v0x6000015943f0_0 .net "act_in", 7 0, v0x60000159aeb0_0;  alias, 1 drivers
v0x600001594480_0 .var "act_out", 7 0;
v0x600001594510_0 .var "act_reg", 7 0;
v0x6000015945a0_0 .net "clear_acc", 0 0, L_0x600000cbbf00;  alias, 1 drivers
v0x600001594630_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x6000015946c0_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001594750_0 .net "load_weight", 0 0, L_0x600000cbbd40;  alias, 1 drivers
v0x6000015947e0_0 .net/s "product", 15 0, L_0x6000016a6120;  1 drivers
v0x600001594870_0 .net/s "product_ext", 31 0, L_0x6000016a6300;  1 drivers
v0x600001594900_0 .net "psum_in", 31 0, v0x60000159f330_0;  alias, 1 drivers
v0x600001594990_0 .var "psum_out", 31 0;
v0x600001594a20_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001594ab0_0 .net/s "w_signed", 7 0, v0x600001594bd0_0;  1 drivers
v0x600001594b40_0 .net "weight_in", 7 0, L_0x6000016a5cc0;  alias, 1 drivers
v0x600001594bd0_0 .var "weight_reg", 7 0;
L_0x6000016a5fe0 .extend/s 16, v0x600001594510_0;
L_0x6000016a6080 .extend/s 16, v0x600001594bd0_0;
L_0x6000016a6120 .arith/mult 16, L_0x6000016a5fe0, L_0x6000016a6080;
L_0x6000016a61c0 .part L_0x6000016a6120, 15, 1;
LS_0x6000016a6260_0_0 .concat [ 1 1 1 1], L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0;
LS_0x6000016a6260_0_4 .concat [ 1 1 1 1], L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0;
LS_0x6000016a6260_0_8 .concat [ 1 1 1 1], L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0;
LS_0x6000016a6260_0_12 .concat [ 1 1 1 1], L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0, L_0x6000016a61c0;
L_0x6000016a6260 .concat [ 4 4 4 4], LS_0x6000016a6260_0_0, LS_0x6000016a6260_0_4, LS_0x6000016a6260_0_8, LS_0x6000016a6260_0_12;
L_0x6000016a6300 .concat [ 16 16 0 0], L_0x6000016a6120, L_0x6000016a6260;
S_0x122e792f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x122e80470;
 .timescale 0 0;
P_0x6000032f74c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000cbf9c0 .functor AND 1, v0x6000015ea910_0, L_0x6000016a6440, C4<1>, C4<1>;
L_0x600000cbf410 .functor AND 1, L_0x6000016a6620, v0x6000015e93b0_0, C4<1>, C4<1>;
L_0x600000cbefb0 .functor OR 1, L_0x6000016a6580, L_0x600000cbf410, C4<0>, C4<0>;
L_0x600000cbeb50 .functor AND 1, L_0x12809a4a0, L_0x600000cbefb0, C4<1>, C4<1>;
L_0x600000cbe6f0 .functor AND 1, L_0x600000cbeb50, L_0x6000016a6760, C4<1>, C4<1>;
v0x6000015961c0_0 .net *"_ivl_0", 3 0, L_0x6000016a63a0;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001596250_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x6000015962e0_0 .net *"_ivl_13", 0 0, L_0x6000016a6580;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001596370_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x600001596400_0 .net *"_ivl_17", 0 0, L_0x6000016a6620;  1 drivers
v0x600001596490_0 .net *"_ivl_20", 0 0, L_0x600000cbf410;  1 drivers
v0x600001596520_0 .net *"_ivl_22", 0 0, L_0x600000cbefb0;  1 drivers
v0x6000015965b0_0 .net *"_ivl_24", 0 0, L_0x600000cbeb50;  1 drivers
v0x600001596640_0 .net *"_ivl_25", 31 0, L_0x6000016a66c0;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000015966d0_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001596760_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015967f0_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x600001596880_0 .net *"_ivl_31", 0 0, L_0x6000016a6760;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001596910_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x6000015969a0_0 .net *"_ivl_6", 0 0, L_0x6000016a6440;  1 drivers
v0x600001596a30_0 .net "do_clear", 0 0, L_0x600000cbe6f0;  1 drivers
v0x600001596ac0_0 .net "load_weight", 0 0, L_0x600000cbf9c0;  1 drivers
v0x600001596b50_0 .net "weight_in", 7 0, L_0x6000016a64e0;  1 drivers
L_0x6000016a63a0 .concat [ 2 2 0 0], v0x6000015ea880_0, L_0x128099fd8;
L_0x6000016a6440 .cmp/eq 4, L_0x6000016a63a0, L_0x12809a020;
L_0x6000016a6580 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a068;
L_0x6000016a6620 .cmp/eq 3, v0x600001590ab0_0, L_0x12809a0b0;
L_0x6000016a66c0 .concat [ 16 16 0 0], v0x6000015901b0_0, L_0x12809a0f8;
L_0x6000016a6760 .cmp/eq 32, L_0x6000016a66c0, L_0x12809a140;
S_0x122e71e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x122e792f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000009b6200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000009b6240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001595680_0 .net *"_ivl_11", 0 0, L_0x6000016a69e0;  1 drivers
v0x600001595710_0 .net *"_ivl_12", 15 0, L_0x6000016a6a80;  1 drivers
v0x6000015957a0_0 .net/s *"_ivl_4", 15 0, L_0x6000016a6800;  1 drivers
v0x600001595830_0 .net/s *"_ivl_6", 15 0, L_0x6000016a68a0;  1 drivers
v0x6000015958c0_0 .net/s "a_signed", 7 0, v0x600001595a70_0;  1 drivers
v0x600001595950_0 .net "act_in", 7 0, v0x600001594480_0;  alias, 1 drivers
v0x6000015959e0_0 .var "act_out", 7 0;
v0x600001595a70_0 .var "act_reg", 7 0;
v0x600001595b00_0 .net "clear_acc", 0 0, L_0x600000cbe6f0;  alias, 1 drivers
v0x600001595b90_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001595c20_0 .net "enable", 0 0, L_0x600000ca2d80;  alias, 1 drivers
v0x600001595cb0_0 .net "load_weight", 0 0, L_0x600000cbf9c0;  alias, 1 drivers
v0x600001595d40_0 .net/s "product", 15 0, L_0x6000016a6940;  1 drivers
v0x600001595dd0_0 .net/s "product_ext", 31 0, L_0x6000016a6b20;  1 drivers
v0x600001595e60_0 .net "psum_in", 31 0, v0x600001598900_0;  alias, 1 drivers
v0x600001595ef0_0 .var "psum_out", 31 0;
v0x600001595f80_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001596010_0 .net/s "w_signed", 7 0, v0x600001596130_0;  1 drivers
v0x6000015960a0_0 .net "weight_in", 7 0, L_0x6000016a64e0;  alias, 1 drivers
v0x600001596130_0 .var "weight_reg", 7 0;
L_0x6000016a6800 .extend/s 16, v0x600001595a70_0;
L_0x6000016a68a0 .extend/s 16, v0x600001596130_0;
L_0x6000016a6940 .arith/mult 16, L_0x6000016a6800, L_0x6000016a68a0;
L_0x6000016a69e0 .part L_0x6000016a6940, 15, 1;
LS_0x6000016a6a80_0_0 .concat [ 1 1 1 1], L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0;
LS_0x6000016a6a80_0_4 .concat [ 1 1 1 1], L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0;
LS_0x6000016a6a80_0_8 .concat [ 1 1 1 1], L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0;
LS_0x6000016a6a80_0_12 .concat [ 1 1 1 1], L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0, L_0x6000016a69e0;
L_0x6000016a6a80 .concat [ 4 4 4 4], LS_0x6000016a6a80_0_0, LS_0x6000016a6a80_0_4, LS_0x6000016a6a80_0_8, LS_0x6000016a6a80_0_12;
L_0x6000016a6b20 .concat [ 16 16 0 0], L_0x6000016a6940, L_0x6000016a6a80;
S_0x122e72000 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f75c0 .param/l "row" 1 7 198, +C4<00>;
L_0x600000cb8540 .functor BUFZ 8, v0x600001588990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6f840 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7640 .param/l "row" 1 7 198, +C4<01>;
L_0x600000cb83f0 .functor BUFZ 8, v0x600001588c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6f9b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f76c0 .param/l "row" 1 7 198, +C4<010>;
L_0x600000cb8460 .functor BUFZ 8, v0x600001588f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6d1f0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7740 .param/l "row" 1 7 198, +C4<011>;
L_0x600000cb8310 .functor BUFZ 8, v0x600001589200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x122e6d360 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f77c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600000cbf480 .functor BUFZ 32, v0x600001588630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001596be0_0 .net *"_ivl_2", 31 0, L_0x600000cbf480;  1 drivers
S_0x122ea61a0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7840 .param/l "col" 1 7 279, +C4<01>;
L_0x600000cbf8e0 .functor BUFZ 32, v0x600001588750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001596c70_0 .net *"_ivl_2", 31 0, L_0x600000cbf8e0;  1 drivers
S_0x122ea6310 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f78c0 .param/l "col" 1 7 279, +C4<010>;
L_0x600000ca3f70 .functor BUFZ 32, v0x600001588870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001596d00_0 .net *"_ivl_2", 31 0, L_0x600000ca3f70;  1 drivers
S_0x122e99170 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7940 .param/l "col" 1 7 279, +C4<011>;
L_0x600000ca3b10 .functor BUFZ 32, L_0x600000cbf4f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001596d90_0 .net *"_ivl_2", 31 0, L_0x600000ca3b10;  1 drivers
S_0x122e992e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f79c0 .param/l "col" 1 7 206, +C4<00>;
S_0x122e99450 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7a40 .param/l "col" 1 7 206, +C4<01>;
S_0x122e995c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7ac0 .param/l "col" 1 7 206, +C4<010>;
S_0x122e686d0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x122e8ffa0;
 .timescale 0 0;
P_0x6000032f7b40 .param/l "col" 1 7 206, +C4<011>;
S_0x122e69780 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x122e6a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x122e698f0 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x122e69930 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x122e69970 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x122e699b0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x122e699f0 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x122e69a30 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000cb4bd0 .functor BUFZ 256, v0x6000015934e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb4c40 .functor BUFZ 256, v0x6000015ec090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb4cb0 .functor BUFZ 256, v0x600001592e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600001592400_0 .var/i "b", 31 0;
v0x600001592490 .array "bank_addr", 3 0, 7 0;
v0x600001592520_0 .net "bank_dma", 1 0, L_0x6000016a2800;  1 drivers
v0x6000015925b0_0 .var "bank_dma_d", 1 0;
v0x600001592640_0 .net "bank_mxu_a", 1 0, L_0x6000016a2620;  1 drivers
v0x6000015926d0_0 .var "bank_mxu_a_d", 1 0;
v0x600001592760_0 .net "bank_mxu_o", 1 0, L_0x6000016a26c0;  1 drivers
v0x6000015927f0_0 .net "bank_mxu_w", 1 0, L_0x6000016a2580;  1 drivers
v0x600001592880_0 .var "bank_mxu_w_d", 1 0;
v0x600001592910 .array "bank_rdata", 3 0;
v0x600001592910_0 .net v0x600001592910 0, 255 0, v0x600001591050_0; 1 drivers
v0x600001592910_1 .net v0x600001592910 1, 255 0, v0x600001591560_0; 1 drivers
v0x600001592910_2 .net v0x600001592910 2, 255 0, v0x600001591a70_0; 1 drivers
v0x600001592910_3 .net v0x600001592910 3, 255 0, v0x600001591f80_0; 1 drivers
v0x6000015929a0_0 .var "bank_re", 3 0;
v0x600001592a30_0 .net "bank_vpu", 1 0, L_0x6000016a2760;  1 drivers
v0x600001592ac0_0 .var "bank_vpu_d", 1 0;
v0x600001592b50 .array "bank_wdata", 3 0, 255 0;
v0x600001592be0_0 .var "bank_we", 3 0;
v0x600001592c70_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001592d00_0 .net "dma_addr", 19 0, v0x60000158cea0_0;  alias, 1 drivers
v0x600001592d90_0 .net "dma_rdata", 255 0, L_0x600000cb4cb0;  alias, 1 drivers
v0x600001592e20_0 .var "dma_rdata_reg", 255 0;
v0x600001592eb0_0 .net "dma_re", 0 0, L_0x600000cb4690;  alias, 1 drivers
v0x600001592f40_0 .net "dma_ready", 0 0, L_0x6000016a2e40;  alias, 1 drivers
v0x600001592fd0_0 .net "dma_wdata", 255 0, L_0x600000cb45b0;  alias, 1 drivers
v0x600001593060_0 .net "dma_we", 0 0, L_0x600000cb4620;  alias, 1 drivers
v0x6000015930f0_0 .var "grant_dma", 3 0;
v0x600001593180_0 .var "grant_mxu_a", 3 0;
v0x600001593210_0 .var "grant_mxu_o", 3 0;
v0x6000015932a0_0 .var "grant_mxu_w", 3 0;
v0x600001593330_0 .var "grant_vpu", 3 0;
v0x6000015933c0_0 .net "mxu_a_addr", 19 0, L_0x6000016a78e0;  alias, 1 drivers
v0x600001593450_0 .net "mxu_a_rdata", 255 0, L_0x600000cb4bd0;  alias, 1 drivers
v0x6000015934e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001593570_0 .net "mxu_a_re", 0 0, L_0x6000016a7980;  alias, 1 drivers
v0x600001593600_0 .net "mxu_a_ready", 0 0, L_0x6000016a2d00;  alias, 1 drivers
v0x600001593690_0 .net "mxu_o_addr", 19 0, L_0x6000016a7b60;  alias, 1 drivers
v0x600001593720_0 .net "mxu_o_ready", 0 0, L_0x6000016a2da0;  alias, 1 drivers
v0x6000015937b0_0 .net "mxu_o_wdata", 255 0, L_0x6000016a7d40;  alias, 1 drivers
v0x600001593840_0 .net "mxu_o_we", 0 0, L_0x600000cb4070;  alias, 1 drivers
v0x6000015938d0_0 .net "mxu_w_addr", 19 0, L_0x6000016a7660;  alias, 1 drivers
v0x600001593960_0 .net "mxu_w_rdata", 255 0, v0x6000015939f0_0;  alias, 1 drivers
v0x6000015939f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001593a80_0 .net "mxu_w_re", 0 0, L_0x6000016a7700;  alias, 1 drivers
v0x600001593b10_0 .net "mxu_w_ready", 0 0, L_0x6000016a2bc0;  alias, 1 drivers
v0x600001593ba0_0 .var "req_dma", 3 0;
v0x600001593c30_0 .var "req_mxu_a", 3 0;
v0x600001593cc0_0 .var "req_mxu_o", 3 0;
v0x600001593d50_0 .var "req_mxu_w", 3 0;
v0x600001593de0_0 .var "req_vpu", 3 0;
v0x600001593e70_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x600001593f00_0 .net "vpu_addr", 19 0, v0x6000015ed680_0;  alias, 1 drivers
v0x6000015ec000_0 .net "vpu_rdata", 255 0, L_0x600000cb4c40;  alias, 1 drivers
v0x6000015ec090_0 .var "vpu_rdata_reg", 255 0;
v0x6000015ec120_0 .net "vpu_re", 0 0, L_0x600000cb4460;  alias, 1 drivers
v0x6000015ec1b0_0 .net "vpu_ready", 0 0, L_0x6000016a2c60;  alias, 1 drivers
v0x6000015ec240_0 .net "vpu_wdata", 255 0, L_0x600000cb4380;  alias, 1 drivers
v0x6000015ec2d0_0 .net "vpu_we", 0 0, L_0x600000cb43f0;  alias, 1 drivers
v0x6000015ec360_0 .net "word_dma", 7 0, L_0x6000016a2b20;  1 drivers
v0x6000015ec3f0_0 .net "word_mxu_a", 7 0, L_0x6000016a2940;  1 drivers
v0x6000015ec480_0 .net "word_mxu_o", 7 0, L_0x6000016a29e0;  1 drivers
v0x6000015ec510_0 .net "word_mxu_w", 7 0, L_0x6000016a28a0;  1 drivers
v0x6000015ec5a0_0 .net "word_vpu", 7 0, L_0x6000016a2a80;  1 drivers
E_0x6000032f0300/0 .event anyedge, v0x600001592880_0, v0x600001591050_0, v0x600001591560_0, v0x600001591a70_0;
E_0x6000032f0300/1 .event anyedge, v0x600001591f80_0, v0x6000015926d0_0, v0x600001592ac0_0, v0x6000015925b0_0;
E_0x6000032f0300 .event/or E_0x6000032f0300/0, E_0x6000032f0300/1;
E_0x6000032f0380/0 .event anyedge, v0x600001593d50_0, v0x600001593c30_0, v0x600001593cc0_0, v0x600001593de0_0;
E_0x6000032f0380/1 .event anyedge, v0x600001593ba0_0, v0x6000015932a0_0, v0x6000015ec510_0, v0x600001593180_0;
E_0x6000032f0380/2 .event anyedge, v0x6000015ec3f0_0, v0x600001593210_0, v0x6000015ec480_0, v0x6000015937b0_0;
E_0x6000032f0380/3 .event anyedge, v0x600001593330_0, v0x6000015ec5a0_0, v0x6000015ec240_0, v0x6000015ec2d0_0;
E_0x6000032f0380/4 .event anyedge, v0x6000015ec120_0, v0x6000015930f0_0, v0x6000015ec360_0, v0x60000158d170_0;
E_0x6000032f0380/5 .event anyedge, v0x60000158d290_0, v0x60000158cfc0_0;
E_0x6000032f0380 .event/or E_0x6000032f0380/0, E_0x6000032f0380/1, E_0x6000032f0380/2, E_0x6000032f0380/3, E_0x6000032f0380/4, E_0x6000032f0380/5;
E_0x6000032f03c0/0 .event anyedge, v0x600001593a80_0, v0x6000015927f0_0, v0x600001593570_0, v0x600001592640_0;
E_0x6000032f03c0/1 .event anyedge, v0x600001593840_0, v0x600001592760_0, v0x6000015ec2d0_0, v0x6000015ec120_0;
E_0x6000032f03c0/2 .event anyedge, v0x600001592a30_0, v0x60000158d290_0, v0x60000158cfc0_0, v0x600001592520_0;
E_0x6000032f03c0 .event/or E_0x6000032f03c0/0, E_0x6000032f03c0/1, E_0x6000032f03c0/2;
L_0x6000016a2080 .part v0x600001592be0_0, 0, 1;
L_0x6000016a2120 .part v0x6000015929a0_0, 0, 1;
L_0x6000016a21c0 .part v0x600001592be0_0, 1, 1;
L_0x6000016a2260 .part v0x6000015929a0_0, 1, 1;
L_0x6000016a2300 .part v0x600001592be0_0, 2, 1;
L_0x6000016a23a0 .part v0x6000015929a0_0, 2, 1;
L_0x6000016a2440 .part v0x600001592be0_0, 3, 1;
L_0x6000016a24e0 .part v0x6000015929a0_0, 3, 1;
L_0x6000016a2580 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000016a7660 (v0x6000015921c0_0) S_0x122e9a510;
L_0x6000016a2620 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000016a78e0 (v0x6000015921c0_0) S_0x122e9a510;
L_0x6000016a26c0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, L_0x6000016a7b60 (v0x6000015921c0_0) S_0x122e9a510;
L_0x6000016a2760 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x6000015ed680_0 (v0x6000015921c0_0) S_0x122e9a510;
L_0x6000016a2800 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_bank, 2, v0x60000158cea0_0 (v0x6000015921c0_0) S_0x122e9a510;
L_0x6000016a28a0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000016a7660 (v0x6000015922e0_0) S_0x122e9a680;
L_0x6000016a2940 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000016a78e0 (v0x6000015922e0_0) S_0x122e9a680;
L_0x6000016a29e0 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, L_0x6000016a7b60 (v0x6000015922e0_0) S_0x122e9a680;
L_0x6000016a2a80 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x6000015ed680_0 (v0x6000015922e0_0) S_0x122e9a680;
L_0x6000016a2b20 .ufunc/vec4 TD_tb_random_simple.dut.sram_inst.get_word, 8, v0x60000158cea0_0 (v0x6000015922e0_0) S_0x122e9a680;
L_0x6000016a2bc0 .part/v v0x6000015932a0_0, L_0x6000016a2580, 1;
L_0x6000016a2d00 .part/v v0x600001593180_0, L_0x6000016a2620, 1;
L_0x6000016a2da0 .part/v v0x600001593210_0, L_0x6000016a26c0, 1;
L_0x6000016a2c60 .part/v v0x600001593330_0, L_0x6000016a2760, 1;
L_0x6000016a2e40 .part/v v0x6000015930f0_0, L_0x6000016a2800, 1;
S_0x122e9fbe0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x122e69780;
 .timescale 0 0;
P_0x6000032f0400 .param/l "i" 1 9 184, +C4<00>;
S_0x122e9fd50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e9fbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000009b5780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000009b57c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001592490_0 .array/port v0x600001592490, 0;
v0x600001590e10_0 .net "addr", 7 0, v0x600001592490_0;  1 drivers
v0x600001590ea0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001590f30_0 .var/i "i", 31 0;
v0x600001590fc0 .array "mem", 255 0, 255 0;
v0x600001591050_0 .var "rdata", 255 0;
v0x6000015910e0_0 .net "re", 0 0, L_0x6000016a2120;  1 drivers
v0x600001592b50_0 .array/port v0x600001592b50, 0;
v0x600001591170_0 .net "wdata", 255 0, v0x600001592b50_0;  1 drivers
v0x600001591200_0 .net "we", 0 0, L_0x6000016a2080;  1 drivers
E_0x6000032f0500 .event posedge, v0x60000158c3f0_0;
S_0x122e9fec0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x122e69780;
 .timescale 0 0;
P_0x6000032f0580 .param/l "i" 1 9 184, +C4<01>;
S_0x122e99de0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e9fec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000009b6280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000009b62c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001592490_1 .array/port v0x600001592490, 1;
v0x600001591320_0 .net "addr", 7 0, v0x600001592490_1;  1 drivers
v0x6000015913b0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001591440_0 .var/i "i", 31 0;
v0x6000015914d0 .array "mem", 255 0, 255 0;
v0x600001591560_0 .var "rdata", 255 0;
v0x6000015915f0_0 .net "re", 0 0, L_0x6000016a2260;  1 drivers
v0x600001592b50_1 .array/port v0x600001592b50, 1;
v0x600001591680_0 .net "wdata", 255 0, v0x600001592b50_1;  1 drivers
v0x600001591710_0 .net "we", 0 0, L_0x6000016a21c0;  1 drivers
S_0x122e99f50 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x122e69780;
 .timescale 0 0;
P_0x6000032f06c0 .param/l "i" 1 9 184, +C4<010>;
S_0x122e9a0c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e99f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000009b6300 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000009b6340 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001592490_2 .array/port v0x600001592490, 2;
v0x600001591830_0 .net "addr", 7 0, v0x600001592490_2;  1 drivers
v0x6000015918c0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001591950_0 .var/i "i", 31 0;
v0x6000015919e0 .array "mem", 255 0, 255 0;
v0x600001591a70_0 .var "rdata", 255 0;
v0x600001591b00_0 .net "re", 0 0, L_0x6000016a23a0;  1 drivers
v0x600001592b50_2 .array/port v0x600001592b50, 2;
v0x600001591b90_0 .net "wdata", 255 0, v0x600001592b50_2;  1 drivers
v0x600001591c20_0 .net "we", 0 0, L_0x6000016a2300;  1 drivers
S_0x122e9a230 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x122e69780;
 .timescale 0 0;
P_0x6000032f0800 .param/l "i" 1 9 184, +C4<011>;
S_0x122e9a3a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x122e9a230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000009b6380 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000009b63c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600001592490_3 .array/port v0x600001592490, 3;
v0x600001591d40_0 .net "addr", 7 0, v0x600001592490_3;  1 drivers
v0x600001591dd0_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x600001591e60_0 .var/i "i", 31 0;
v0x600001591ef0 .array "mem", 255 0, 255 0;
v0x600001591f80_0 .var "rdata", 255 0;
v0x600001592010_0 .net "re", 0 0, L_0x6000016a24e0;  1 drivers
v0x600001592b50_3 .array/port v0x600001592b50, 3;
v0x6000015920a0_0 .net "wdata", 255 0, v0x600001592b50_3;  1 drivers
v0x600001592130_0 .net "we", 0 0, L_0x6000016a2440;  1 drivers
S_0x122e9a510 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x122e69780;
 .timescale 0 0;
v0x6000015921c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x122e9a510
TD_tb_random_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000015921c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000015921c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x122e9a680 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x122e69780;
 .timescale 0 0;
v0x6000015922e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x122e9a680
TD_tb_random_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x6000015922e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x122e9a9f0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x122e6a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x123010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x123010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x123010080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1230100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x123010100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x123010140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x123010180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1230101c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x123010200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x123010240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x123010280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x1230102c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x123010300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x123010340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x123010380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x1230103c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x123010400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x123010440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x123010480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x1230104c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x123010500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x123010540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x123010580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x1230105c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x123010600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x123010640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x123010680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x1230106c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x123010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000cb41c0 .functor BUFZ 256, L_0x6000016a1720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb4230 .functor BUFZ 256, L_0x6000016a1860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb42a0 .functor BUFZ 1, v0x6000015ecf30_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4380 .functor BUFZ 256, v0x6000015ed9e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000cb43f0 .functor BUFZ 1, v0x6000015edb00_0, C4<0>, C4<0>, C4<0>;
L_0x600000cb4460 .functor BUFZ 1, v0x6000015ed830_0, C4<0>, C4<0>, C4<0>;
v0x6000015ec630_0 .net *"_ivl_48", 255 0, L_0x6000016a1720;  1 drivers
v0x6000015ec6c0_0 .net *"_ivl_50", 6 0, L_0x6000016a17c0;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015ec750_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x6000015ec7e0_0 .net *"_ivl_56", 255 0, L_0x6000016a1860;  1 drivers
v0x6000015ec870_0 .net *"_ivl_58", 6 0, L_0x6000016a1900;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000015ec900_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000015ec990_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x6000015eca20_0 .var "addr_reg", 19 0;
v0x6000015ecab0_0 .var "alu_result", 255 0;
v0x6000015ecb40_0 .net "clk", 0 0, v0x6000015eb450_0;  alias, 1 drivers
v0x6000015ecbd0_0 .net "cmd", 127 0, v0x600001588360_0;  alias, 1 drivers
v0x6000015ecc60_0 .net "cmd_done", 0 0, L_0x600000cb42a0;  alias, 1 drivers
v0x6000015eccf0_0 .net "cmd_ready", 0 0, L_0x6000016a19a0;  alias, 1 drivers
v0x6000015ecd80_0 .var "cmd_reg", 127 0;
v0x6000015ece10_0 .net "cmd_valid", 0 0, L_0x600000cb8a80;  alias, 1 drivers
v0x6000015ecea0_0 .net "count", 15 0, L_0x6000016a1680;  1 drivers
v0x6000015ecf30_0 .var "done_reg", 0 0;
v0x6000015ecfc0_0 .var "elem_count", 15 0;
v0x6000015ed050_0 .net "imm", 15 0, L_0x6000016a1540;  1 drivers
v0x6000015ed0e0_0 .var/i "lane", 31 0;
v0x6000015ed170 .array "lane_a", 15 0;
v0x6000015ed170_0 .net v0x6000015ed170 0, 15 0, L_0x6000016a7e80; 1 drivers
v0x6000015ed170_1 .net v0x6000015ed170 1, 15 0, L_0x6000016ae300; 1 drivers
v0x6000015ed170_2 .net v0x6000015ed170 2, 15 0, L_0x6000016a00a0; 1 drivers
v0x6000015ed170_3 .net v0x6000015ed170 3, 15 0, L_0x6000016a01e0; 1 drivers
v0x6000015ed170_4 .net v0x6000015ed170 4, 15 0, L_0x6000016a0320; 1 drivers
v0x6000015ed170_5 .net v0x6000015ed170 5, 15 0, L_0x6000016a0460; 1 drivers
v0x6000015ed170_6 .net v0x6000015ed170 6, 15 0, L_0x6000016a05a0; 1 drivers
v0x6000015ed170_7 .net v0x6000015ed170 7, 15 0, L_0x6000016a06e0; 1 drivers
v0x6000015ed170_8 .net v0x6000015ed170 8, 15 0, L_0x6000016a0820; 1 drivers
v0x6000015ed170_9 .net v0x6000015ed170 9, 15 0, L_0x6000016a0960; 1 drivers
v0x6000015ed170_10 .net v0x6000015ed170 10, 15 0, L_0x6000016a0b40; 1 drivers
v0x6000015ed170_11 .net v0x6000015ed170 11, 15 0, L_0x6000016a0be0; 1 drivers
v0x6000015ed170_12 .net v0x6000015ed170 12, 15 0, L_0x6000016a0d20; 1 drivers
v0x6000015ed170_13 .net v0x6000015ed170 13, 15 0, L_0x6000016a0e60; 1 drivers
v0x6000015ed170_14 .net v0x6000015ed170 14, 15 0, L_0x6000016a0fa0; 1 drivers
v0x6000015ed170_15 .net v0x6000015ed170 15, 15 0, L_0x6000016a10e0; 1 drivers
v0x6000015ed200 .array "lane_b", 15 0;
v0x6000015ed200_0 .net v0x6000015ed200 0, 15 0, L_0x6000016a7f20; 1 drivers
v0x6000015ed200_1 .net v0x6000015ed200 1, 15 0, L_0x6000016a0000; 1 drivers
v0x6000015ed200_2 .net v0x6000015ed200 2, 15 0, L_0x6000016a0140; 1 drivers
v0x6000015ed200_3 .net v0x6000015ed200 3, 15 0, L_0x6000016a0280; 1 drivers
v0x6000015ed200_4 .net v0x6000015ed200 4, 15 0, L_0x6000016a03c0; 1 drivers
v0x6000015ed200_5 .net v0x6000015ed200 5, 15 0, L_0x6000016a0500; 1 drivers
v0x6000015ed200_6 .net v0x6000015ed200 6, 15 0, L_0x6000016a0640; 1 drivers
v0x6000015ed200_7 .net v0x6000015ed200 7, 15 0, L_0x6000016a0780; 1 drivers
v0x6000015ed200_8 .net v0x6000015ed200 8, 15 0, L_0x6000016a08c0; 1 drivers
v0x6000015ed200_9 .net v0x6000015ed200 9, 15 0, L_0x6000016a0aa0; 1 drivers
v0x6000015ed200_10 .net v0x6000015ed200 10, 15 0, L_0x6000016a0a00; 1 drivers
v0x6000015ed200_11 .net v0x6000015ed200 11, 15 0, L_0x6000016a0c80; 1 drivers
v0x6000015ed200_12 .net v0x6000015ed200 12, 15 0, L_0x6000016a0dc0; 1 drivers
v0x6000015ed200_13 .net v0x6000015ed200 13, 15 0, L_0x6000016a0f00; 1 drivers
v0x6000015ed200_14 .net v0x6000015ed200 14, 15 0, L_0x6000016a1040; 1 drivers
v0x6000015ed200_15 .net v0x6000015ed200 15, 15 0, L_0x6000016a1180; 1 drivers
v0x6000015ed290 .array "lane_result", 15 0, 15 0;
v0x6000015ed320_0 .net "mem_addr", 19 0, L_0x6000016a15e0;  1 drivers
v0x6000015ed3b0_0 .net "opcode", 7 0, L_0x6000016a1220;  1 drivers
v0x6000015ed440_0 .var "reduce_result", 15 0;
v0x6000015ed4d0 .array "reduce_tree", 79 0, 15 0;
v0x6000015ed560_0 .net "rst_n", 0 0, v0x6000015ebd50_0;  alias, 1 drivers
v0x6000015ed5f0_0 .net "sram_addr", 19 0, v0x6000015ed680_0;  alias, 1 drivers
v0x6000015ed680_0 .var "sram_addr_reg", 19 0;
v0x6000015ed710_0 .net "sram_rdata", 255 0, L_0x600000cb4c40;  alias, 1 drivers
v0x6000015ed7a0_0 .net "sram_re", 0 0, L_0x600000cb4460;  alias, 1 drivers
v0x6000015ed830_0 .var "sram_re_reg", 0 0;
v0x6000015ed8c0_0 .net "sram_ready", 0 0, L_0x6000016a2c60;  alias, 1 drivers
v0x6000015ed950_0 .net "sram_wdata", 255 0, L_0x600000cb4380;  alias, 1 drivers
v0x6000015ed9e0_0 .var "sram_wdata_reg", 255 0;
v0x6000015eda70_0 .net "sram_we", 0 0, L_0x600000cb43f0;  alias, 1 drivers
v0x6000015edb00_0 .var "sram_we_reg", 0 0;
v0x6000015edb90_0 .var/i "stage", 31 0;
v0x6000015edc20_0 .var "state", 2 0;
v0x6000015edcb0_0 .net "subop", 7 0, L_0x6000016a12c0;  1 drivers
v0x6000015edd40_0 .net "vd", 4 0, L_0x6000016a1360;  1 drivers
v0x6000015eddd0 .array "vrf", 31 0, 255 0;
v0x6000015ede60_0 .net "vs1", 4 0, L_0x6000016a1400;  1 drivers
v0x6000015edef0_0 .net "vs1_data", 255 0, L_0x600000cb41c0;  1 drivers
v0x6000015edf80_0 .net "vs2", 4 0, L_0x6000016a14a0;  1 drivers
v0x6000015ee010_0 .net "vs2_data", 255 0, L_0x600000cb4230;  1 drivers
E_0x6000032f1100/0 .event anyedge, v0x6000015ed170_0, v0x6000015ed170_1, v0x6000015ed170_2, v0x6000015ed170_3;
E_0x6000032f1100/1 .event anyedge, v0x6000015ed170_4, v0x6000015ed170_5, v0x6000015ed170_6, v0x6000015ed170_7;
E_0x6000032f1100/2 .event anyedge, v0x6000015ed170_8, v0x6000015ed170_9, v0x6000015ed170_10, v0x6000015ed170_11;
E_0x6000032f1100/3 .event anyedge, v0x6000015ed170_12, v0x6000015ed170_13, v0x6000015ed170_14, v0x6000015ed170_15;
v0x6000015ed4d0_0 .array/port v0x6000015ed4d0, 0;
v0x6000015ed4d0_1 .array/port v0x6000015ed4d0, 1;
v0x6000015ed4d0_2 .array/port v0x6000015ed4d0, 2;
E_0x6000032f1100/4 .event anyedge, v0x6000015edcb0_0, v0x6000015ed4d0_0, v0x6000015ed4d0_1, v0x6000015ed4d0_2;
v0x6000015ed4d0_3 .array/port v0x6000015ed4d0, 3;
v0x6000015ed4d0_4 .array/port v0x6000015ed4d0, 4;
v0x6000015ed4d0_5 .array/port v0x6000015ed4d0, 5;
v0x6000015ed4d0_6 .array/port v0x6000015ed4d0, 6;
E_0x6000032f1100/5 .event anyedge, v0x6000015ed4d0_3, v0x6000015ed4d0_4, v0x6000015ed4d0_5, v0x6000015ed4d0_6;
v0x6000015ed4d0_7 .array/port v0x6000015ed4d0, 7;
v0x6000015ed4d0_8 .array/port v0x6000015ed4d0, 8;
v0x6000015ed4d0_9 .array/port v0x6000015ed4d0, 9;
v0x6000015ed4d0_10 .array/port v0x6000015ed4d0, 10;
E_0x6000032f1100/6 .event anyedge, v0x6000015ed4d0_7, v0x6000015ed4d0_8, v0x6000015ed4d0_9, v0x6000015ed4d0_10;
v0x6000015ed4d0_11 .array/port v0x6000015ed4d0, 11;
v0x6000015ed4d0_12 .array/port v0x6000015ed4d0, 12;
v0x6000015ed4d0_13 .array/port v0x6000015ed4d0, 13;
v0x6000015ed4d0_14 .array/port v0x6000015ed4d0, 14;
E_0x6000032f1100/7 .event anyedge, v0x6000015ed4d0_11, v0x6000015ed4d0_12, v0x6000015ed4d0_13, v0x6000015ed4d0_14;
v0x6000015ed4d0_15 .array/port v0x6000015ed4d0, 15;
v0x6000015ed4d0_16 .array/port v0x6000015ed4d0, 16;
v0x6000015ed4d0_17 .array/port v0x6000015ed4d0, 17;
v0x6000015ed4d0_18 .array/port v0x6000015ed4d0, 18;
E_0x6000032f1100/8 .event anyedge, v0x6000015ed4d0_15, v0x6000015ed4d0_16, v0x6000015ed4d0_17, v0x6000015ed4d0_18;
v0x6000015ed4d0_19 .array/port v0x6000015ed4d0, 19;
v0x6000015ed4d0_20 .array/port v0x6000015ed4d0, 20;
v0x6000015ed4d0_21 .array/port v0x6000015ed4d0, 21;
v0x6000015ed4d0_22 .array/port v0x6000015ed4d0, 22;
E_0x6000032f1100/9 .event anyedge, v0x6000015ed4d0_19, v0x6000015ed4d0_20, v0x6000015ed4d0_21, v0x6000015ed4d0_22;
v0x6000015ed4d0_23 .array/port v0x6000015ed4d0, 23;
v0x6000015ed4d0_24 .array/port v0x6000015ed4d0, 24;
v0x6000015ed4d0_25 .array/port v0x6000015ed4d0, 25;
v0x6000015ed4d0_26 .array/port v0x6000015ed4d0, 26;
E_0x6000032f1100/10 .event anyedge, v0x6000015ed4d0_23, v0x6000015ed4d0_24, v0x6000015ed4d0_25, v0x6000015ed4d0_26;
v0x6000015ed4d0_27 .array/port v0x6000015ed4d0, 27;
v0x6000015ed4d0_28 .array/port v0x6000015ed4d0, 28;
v0x6000015ed4d0_29 .array/port v0x6000015ed4d0, 29;
v0x6000015ed4d0_30 .array/port v0x6000015ed4d0, 30;
E_0x6000032f1100/11 .event anyedge, v0x6000015ed4d0_27, v0x6000015ed4d0_28, v0x6000015ed4d0_29, v0x6000015ed4d0_30;
v0x6000015ed4d0_31 .array/port v0x6000015ed4d0, 31;
v0x6000015ed4d0_32 .array/port v0x6000015ed4d0, 32;
v0x6000015ed4d0_33 .array/port v0x6000015ed4d0, 33;
v0x6000015ed4d0_34 .array/port v0x6000015ed4d0, 34;
E_0x6000032f1100/12 .event anyedge, v0x6000015ed4d0_31, v0x6000015ed4d0_32, v0x6000015ed4d0_33, v0x6000015ed4d0_34;
v0x6000015ed4d0_35 .array/port v0x6000015ed4d0, 35;
v0x6000015ed4d0_36 .array/port v0x6000015ed4d0, 36;
v0x6000015ed4d0_37 .array/port v0x6000015ed4d0, 37;
v0x6000015ed4d0_38 .array/port v0x6000015ed4d0, 38;
E_0x6000032f1100/13 .event anyedge, v0x6000015ed4d0_35, v0x6000015ed4d0_36, v0x6000015ed4d0_37, v0x6000015ed4d0_38;
v0x6000015ed4d0_39 .array/port v0x6000015ed4d0, 39;
v0x6000015ed4d0_40 .array/port v0x6000015ed4d0, 40;
v0x6000015ed4d0_41 .array/port v0x6000015ed4d0, 41;
v0x6000015ed4d0_42 .array/port v0x6000015ed4d0, 42;
E_0x6000032f1100/14 .event anyedge, v0x6000015ed4d0_39, v0x6000015ed4d0_40, v0x6000015ed4d0_41, v0x6000015ed4d0_42;
v0x6000015ed4d0_43 .array/port v0x6000015ed4d0, 43;
v0x6000015ed4d0_44 .array/port v0x6000015ed4d0, 44;
v0x6000015ed4d0_45 .array/port v0x6000015ed4d0, 45;
v0x6000015ed4d0_46 .array/port v0x6000015ed4d0, 46;
E_0x6000032f1100/15 .event anyedge, v0x6000015ed4d0_43, v0x6000015ed4d0_44, v0x6000015ed4d0_45, v0x6000015ed4d0_46;
v0x6000015ed4d0_47 .array/port v0x6000015ed4d0, 47;
v0x6000015ed4d0_48 .array/port v0x6000015ed4d0, 48;
v0x6000015ed4d0_49 .array/port v0x6000015ed4d0, 49;
v0x6000015ed4d0_50 .array/port v0x6000015ed4d0, 50;
E_0x6000032f1100/16 .event anyedge, v0x6000015ed4d0_47, v0x6000015ed4d0_48, v0x6000015ed4d0_49, v0x6000015ed4d0_50;
v0x6000015ed4d0_51 .array/port v0x6000015ed4d0, 51;
v0x6000015ed4d0_52 .array/port v0x6000015ed4d0, 52;
v0x6000015ed4d0_53 .array/port v0x6000015ed4d0, 53;
v0x6000015ed4d0_54 .array/port v0x6000015ed4d0, 54;
E_0x6000032f1100/17 .event anyedge, v0x6000015ed4d0_51, v0x6000015ed4d0_52, v0x6000015ed4d0_53, v0x6000015ed4d0_54;
v0x6000015ed4d0_55 .array/port v0x6000015ed4d0, 55;
v0x6000015ed4d0_56 .array/port v0x6000015ed4d0, 56;
v0x6000015ed4d0_57 .array/port v0x6000015ed4d0, 57;
v0x6000015ed4d0_58 .array/port v0x6000015ed4d0, 58;
E_0x6000032f1100/18 .event anyedge, v0x6000015ed4d0_55, v0x6000015ed4d0_56, v0x6000015ed4d0_57, v0x6000015ed4d0_58;
v0x6000015ed4d0_59 .array/port v0x6000015ed4d0, 59;
v0x6000015ed4d0_60 .array/port v0x6000015ed4d0, 60;
v0x6000015ed4d0_61 .array/port v0x6000015ed4d0, 61;
v0x6000015ed4d0_62 .array/port v0x6000015ed4d0, 62;
E_0x6000032f1100/19 .event anyedge, v0x6000015ed4d0_59, v0x6000015ed4d0_60, v0x6000015ed4d0_61, v0x6000015ed4d0_62;
v0x6000015ed4d0_63 .array/port v0x6000015ed4d0, 63;
v0x6000015ed4d0_64 .array/port v0x6000015ed4d0, 64;
v0x6000015ed4d0_65 .array/port v0x6000015ed4d0, 65;
v0x6000015ed4d0_66 .array/port v0x6000015ed4d0, 66;
E_0x6000032f1100/20 .event anyedge, v0x6000015ed4d0_63, v0x6000015ed4d0_64, v0x6000015ed4d0_65, v0x6000015ed4d0_66;
v0x6000015ed4d0_67 .array/port v0x6000015ed4d0, 67;
v0x6000015ed4d0_68 .array/port v0x6000015ed4d0, 68;
v0x6000015ed4d0_69 .array/port v0x6000015ed4d0, 69;
v0x6000015ed4d0_70 .array/port v0x6000015ed4d0, 70;
E_0x6000032f1100/21 .event anyedge, v0x6000015ed4d0_67, v0x6000015ed4d0_68, v0x6000015ed4d0_69, v0x6000015ed4d0_70;
v0x6000015ed4d0_71 .array/port v0x6000015ed4d0, 71;
v0x6000015ed4d0_72 .array/port v0x6000015ed4d0, 72;
v0x6000015ed4d0_73 .array/port v0x6000015ed4d0, 73;
v0x6000015ed4d0_74 .array/port v0x6000015ed4d0, 74;
E_0x6000032f1100/22 .event anyedge, v0x6000015ed4d0_71, v0x6000015ed4d0_72, v0x6000015ed4d0_73, v0x6000015ed4d0_74;
v0x6000015ed4d0_75 .array/port v0x6000015ed4d0, 75;
v0x6000015ed4d0_76 .array/port v0x6000015ed4d0, 76;
v0x6000015ed4d0_77 .array/port v0x6000015ed4d0, 77;
v0x6000015ed4d0_78 .array/port v0x6000015ed4d0, 78;
E_0x6000032f1100/23 .event anyedge, v0x6000015ed4d0_75, v0x6000015ed4d0_76, v0x6000015ed4d0_77, v0x6000015ed4d0_78;
v0x6000015ed4d0_79 .array/port v0x6000015ed4d0, 79;
E_0x6000032f1100/24 .event anyedge, v0x6000015ed4d0_79;
E_0x6000032f1100 .event/or E_0x6000032f1100/0, E_0x6000032f1100/1, E_0x6000032f1100/2, E_0x6000032f1100/3, E_0x6000032f1100/4, E_0x6000032f1100/5, E_0x6000032f1100/6, E_0x6000032f1100/7, E_0x6000032f1100/8, E_0x6000032f1100/9, E_0x6000032f1100/10, E_0x6000032f1100/11, E_0x6000032f1100/12, E_0x6000032f1100/13, E_0x6000032f1100/14, E_0x6000032f1100/15, E_0x6000032f1100/16, E_0x6000032f1100/17, E_0x6000032f1100/18, E_0x6000032f1100/19, E_0x6000032f1100/20, E_0x6000032f1100/21, E_0x6000032f1100/22, E_0x6000032f1100/23, E_0x6000032f1100/24;
L_0x6000016a7e80 .part L_0x600000cb41c0, 0, 16;
L_0x6000016a7f20 .part L_0x600000cb4230, 0, 16;
L_0x6000016ae300 .part L_0x600000cb41c0, 16, 16;
L_0x6000016a0000 .part L_0x600000cb4230, 16, 16;
L_0x6000016a00a0 .part L_0x600000cb41c0, 32, 16;
L_0x6000016a0140 .part L_0x600000cb4230, 32, 16;
L_0x6000016a01e0 .part L_0x600000cb41c0, 48, 16;
L_0x6000016a0280 .part L_0x600000cb4230, 48, 16;
L_0x6000016a0320 .part L_0x600000cb41c0, 64, 16;
L_0x6000016a03c0 .part L_0x600000cb4230, 64, 16;
L_0x6000016a0460 .part L_0x600000cb41c0, 80, 16;
L_0x6000016a0500 .part L_0x600000cb4230, 80, 16;
L_0x6000016a05a0 .part L_0x600000cb41c0, 96, 16;
L_0x6000016a0640 .part L_0x600000cb4230, 96, 16;
L_0x6000016a06e0 .part L_0x600000cb41c0, 112, 16;
L_0x6000016a0780 .part L_0x600000cb4230, 112, 16;
L_0x6000016a0820 .part L_0x600000cb41c0, 128, 16;
L_0x6000016a08c0 .part L_0x600000cb4230, 128, 16;
L_0x6000016a0960 .part L_0x600000cb41c0, 144, 16;
L_0x6000016a0aa0 .part L_0x600000cb4230, 144, 16;
L_0x6000016a0b40 .part L_0x600000cb41c0, 160, 16;
L_0x6000016a0a00 .part L_0x600000cb4230, 160, 16;
L_0x6000016a0be0 .part L_0x600000cb41c0, 176, 16;
L_0x6000016a0c80 .part L_0x600000cb4230, 176, 16;
L_0x6000016a0d20 .part L_0x600000cb41c0, 192, 16;
L_0x6000016a0dc0 .part L_0x600000cb4230, 192, 16;
L_0x6000016a0e60 .part L_0x600000cb41c0, 208, 16;
L_0x6000016a0f00 .part L_0x600000cb4230, 208, 16;
L_0x6000016a0fa0 .part L_0x600000cb41c0, 224, 16;
L_0x6000016a1040 .part L_0x600000cb4230, 224, 16;
L_0x6000016a10e0 .part L_0x600000cb41c0, 240, 16;
L_0x6000016a1180 .part L_0x600000cb4230, 240, 16;
L_0x6000016a1220 .part v0x600001588360_0, 120, 8;
L_0x6000016a12c0 .part v0x600001588360_0, 112, 8;
L_0x6000016a1360 .part v0x600001588360_0, 112, 5;
L_0x6000016a1400 .part v0x600001588360_0, 107, 5;
L_0x6000016a14a0 .part v0x600001588360_0, 102, 5;
L_0x6000016a1540 .part v0x600001588360_0, 32, 16;
L_0x6000016a15e0 .part v0x600001588360_0, 76, 20;
L_0x6000016a1680 .part v0x600001588360_0, 48, 16;
L_0x6000016a1720 .array/port v0x6000015eddd0, L_0x6000016a17c0;
L_0x6000016a17c0 .concat [ 5 2 0 0], L_0x6000016a1400, L_0x12809a848;
L_0x6000016a1860 .array/port v0x6000015eddd0, L_0x6000016a1900;
L_0x6000016a1900 .concat [ 5 2 0 0], L_0x6000016a14a0, L_0x12809a890;
L_0x6000016a19a0 .cmp/eq 3, v0x6000015edc20_0, L_0x12809a8d8;
S_0x122e9ae70 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1140 .param/l "i" 1 10 117, +C4<00>;
v0x6000015ed290_0 .array/port v0x6000015ed290, 0;
v0x6000015ed290_1 .array/port v0x6000015ed290, 1;
v0x6000015ed290_2 .array/port v0x6000015ed290, 2;
v0x6000015ed290_3 .array/port v0x6000015ed290, 3;
E_0x6000032f11c0/0 .event anyedge, v0x6000015ed290_0, v0x6000015ed290_1, v0x6000015ed290_2, v0x6000015ed290_3;
v0x6000015ed290_4 .array/port v0x6000015ed290, 4;
v0x6000015ed290_5 .array/port v0x6000015ed290, 5;
v0x6000015ed290_6 .array/port v0x6000015ed290, 6;
v0x6000015ed290_7 .array/port v0x6000015ed290, 7;
E_0x6000032f11c0/1 .event anyedge, v0x6000015ed290_4, v0x6000015ed290_5, v0x6000015ed290_6, v0x6000015ed290_7;
v0x6000015ed290_8 .array/port v0x6000015ed290, 8;
v0x6000015ed290_9 .array/port v0x6000015ed290, 9;
v0x6000015ed290_10 .array/port v0x6000015ed290, 10;
v0x6000015ed290_11 .array/port v0x6000015ed290, 11;
E_0x6000032f11c0/2 .event anyedge, v0x6000015ed290_8, v0x6000015ed290_9, v0x6000015ed290_10, v0x6000015ed290_11;
v0x6000015ed290_12 .array/port v0x6000015ed290, 12;
v0x6000015ed290_13 .array/port v0x6000015ed290, 13;
v0x6000015ed290_14 .array/port v0x6000015ed290, 14;
v0x6000015ed290_15 .array/port v0x6000015ed290, 15;
E_0x6000032f11c0/3 .event anyedge, v0x6000015ed290_12, v0x6000015ed290_13, v0x6000015ed290_14, v0x6000015ed290_15;
E_0x6000032f11c0 .event/or E_0x6000032f11c0/0, E_0x6000032f11c0/1, E_0x6000032f11c0/2, E_0x6000032f11c0/3;
E_0x6000032f1200/0 .event anyedge, v0x6000015edcb0_0, v0x6000015ed170_0, v0x6000015ed170_1, v0x6000015ed170_2;
E_0x6000032f1200/1 .event anyedge, v0x6000015ed170_3, v0x6000015ed170_4, v0x6000015ed170_5, v0x6000015ed170_6;
E_0x6000032f1200/2 .event anyedge, v0x6000015ed170_7, v0x6000015ed170_8, v0x6000015ed170_9, v0x6000015ed170_10;
E_0x6000032f1200/3 .event anyedge, v0x6000015ed170_11, v0x6000015ed170_12, v0x6000015ed170_13, v0x6000015ed170_14;
E_0x6000032f1200/4 .event anyedge, v0x6000015ed170_15, v0x6000015ed200_0, v0x6000015ed200_1, v0x6000015ed200_2;
E_0x6000032f1200/5 .event anyedge, v0x6000015ed200_3, v0x6000015ed200_4, v0x6000015ed200_5, v0x6000015ed200_6;
E_0x6000032f1200/6 .event anyedge, v0x6000015ed200_7, v0x6000015ed200_8, v0x6000015ed200_9, v0x6000015ed200_10;
E_0x6000032f1200/7 .event anyedge, v0x6000015ed200_11, v0x6000015ed200_12, v0x6000015ed200_13, v0x6000015ed200_14;
E_0x6000032f1200/8 .event anyedge, v0x6000015ed200_15, v0x6000015ed050_0;
E_0x6000032f1200 .event/or E_0x6000032f1200/0, E_0x6000032f1200/1, E_0x6000032f1200/2, E_0x6000032f1200/3, E_0x6000032f1200/4, E_0x6000032f1200/5, E_0x6000032f1200/6, E_0x6000032f1200/7, E_0x6000032f1200/8;
S_0x122e9afe0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1240 .param/l "i" 1 10 117, +C4<01>;
S_0x122e9b150 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f12c0 .param/l "i" 1 10 117, +C4<010>;
S_0x122e9b2c0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1340 .param/l "i" 1 10 117, +C4<011>;
S_0x122e9b430 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1400 .param/l "i" 1 10 117, +C4<0100>;
S_0x122e9b5a0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1480 .param/l "i" 1 10 117, +C4<0101>;
S_0x122e9b710 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1500 .param/l "i" 1 10 117, +C4<0110>;
S_0x122e9b880 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1580 .param/l "i" 1 10 117, +C4<0111>;
S_0x122e9b9f0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f13c0 .param/l "i" 1 10 117, +C4<01000>;
S_0x122e9bb60 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1640 .param/l "i" 1 10 117, +C4<01001>;
S_0x122e9bcd0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f16c0 .param/l "i" 1 10 117, +C4<01010>;
S_0x122e9be40 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1740 .param/l "i" 1 10 117, +C4<01011>;
S_0x122e9bfb0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f17c0 .param/l "i" 1 10 117, +C4<01100>;
S_0x122e9c120 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1840 .param/l "i" 1 10 117, +C4<01101>;
S_0x122e9c290 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f18c0 .param/l "i" 1 10 117, +C4<01110>;
S_0x122e9c400 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x122e9a9f0;
 .timescale 0 0;
P_0x6000032f1940 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x122e6a550;
T_2 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000158fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158fc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158fb10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000158f7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000158fba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x60000158fba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000158fba0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000015883f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000158fc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x60000158fc30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000158fc30_0, 0;
T_2.5 ;
    %load/vec4 v0x60000158eac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x60000158fb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x60000158fb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x60000158fb10_0, 0;
T_2.8 ;
    %load/vec4 v0x60000158f960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x60000158f840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x60000158fba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000158fba0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000015885a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001588480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x60000158fc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000158fc30_0, 0;
T_2.14 ;
    %load/vec4 v0x60000158ec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x60000158eb50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x60000158fb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000158fb10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x122e6a550;
T_3 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000158fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000158f330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000158f060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158f210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000158f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158f960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001588360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015885a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000158ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158ec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015881b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158e7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158e880_0, 0;
    %fork t_1, S_0x122e6a110;
    %jmp t_0;
    .scope S_0x122e6a110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000158d560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000158d560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000158d560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000158f570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000158d560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000158f450, 0, 4;
    %load/vec4 v0x60000158d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000158d560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x122e6a550;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x60000158f960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x60000158f840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158f960_0, 0;
T_3.4 ;
    %load/vec4 v0x6000015885a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001588480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015885a0_0, 0;
T_3.7 ;
    %load/vec4 v0x60000158ec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x60000158eb50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158ec70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158ed90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158f210_0, 0;
    %load/vec4 v0x60000158fe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x60000158fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x60000158fde0_0;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x60000158fa80_0;
    %assign/vec4 v0x60000158f060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158f210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x60000158f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x60000158f0f0_0;
    %assign/vec4 v0x60000158f330_0, 0;
    %load/vec4 v0x60000158f0f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000158e7f0_0, 0;
    %load/vec4 v0x60000158f0f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000158e880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x60000158e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000158f570, 0, 4;
    %load/vec4 v0x60000158f330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000158f450, 0, 4;
    %load/vec4 v0x60000158f4e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000158f450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000158f450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000158f450, 0, 4;
    %load/vec4 v0x60000158f4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x60000158f570, 4;
    %assign/vec4 v0x60000158fa80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x60000158f4e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015881b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x60000158e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158ed90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x60000158e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x60000158e7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x60000158f330_0;
    %assign/vec4 v0x60000158f720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158f960_0, 0;
    %load/vec4 v0x60000158f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x60000158f330_0;
    %assign/vec4 v0x600001588360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015885a0_0, 0;
    %load/vec4 v0x600001588480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x60000158f330_0;
    %assign/vec4 v0x60000158ea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158ec70_0, 0;
    %load/vec4 v0x60000158eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x60000158e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x60000158f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001588240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x60000158e910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x60000158e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001588000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015881b0_0, 0;
    %load/vec4 v0x60000158fa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x60000158fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x60000158fde0_0;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158ed90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x60000158fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158eeb0_0, 0;
    %load/vec4 v0x60000158fde0_0;
    %assign/vec4 v0x60000158fa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000158f4e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158fe70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x122e733e0;
T_4 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001588990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600001590870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590900, 4;
    %assign/vec4 v0x600001588990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x122e6e740;
T_5 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001588bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001588bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001588bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588b40, 0, 4;
    %load/vec4 v0x600001588bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001588c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600001590870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001588bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001588bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001588bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001588b40, 4;
    %ix/getv/s 3, v0x600001588bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588b40, 0, 4;
    %load/vec4 v0x600001588bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001588b40, 4;
    %assign/vec4 v0x600001588c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x122e20960;
T_6 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001588ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001588ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001588ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588e10, 0, 4;
    %load/vec4 v0x600001588ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001588f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001590870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001588ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001588ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001588ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001588e10, 4;
    %ix/getv/s 3, v0x600001588ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588e10, 0, 4;
    %load/vec4 v0x600001588ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001588e10, 4;
    %assign/vec4 v0x600001588f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x122e0baa0;
T_7 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001589170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001589170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001589170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015890e0, 0, 4;
    %load/vec4 v0x600001589170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001589170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001589200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001590870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015890e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001589170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001589170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001589170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015890e0, 4;
    %ix/getv/s 3, v0x600001589170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015890e0, 0, 4;
    %load/vec4 v0x600001589170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001589170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015890e0, 4;
    %assign/vec4 v0x600001589200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x122e19fb0;
T_8 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001589cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001589e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015897a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001589710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001589c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000015899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001589dd0_0;
    %assign/vec4 v0x600001589e60_0, 0;
T_8.2 ;
    %load/vec4 v0x600001589950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001589680_0;
    %assign/vec4 v0x6000015897a0_0, 0;
    %load/vec4 v0x6000015897a0_0;
    %assign/vec4 v0x600001589710_0, 0;
    %load/vec4 v0x600001589830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600001589b00_0;
    %assign/vec4 v0x600001589c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001589b90_0;
    %load/vec4 v0x600001589b00_0;
    %add;
    %assign/vec4 v0x600001589c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122e1c410;
T_9 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000158b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158b3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158ad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158ac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000158b180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000158af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x60000158b330_0;
    %assign/vec4 v0x60000158b3c0_0, 0;
T_9.2 ;
    %load/vec4 v0x60000158aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x60000158abe0_0;
    %assign/vec4 v0x60000158ad00_0, 0;
    %load/vec4 v0x60000158ad00_0;
    %assign/vec4 v0x60000158ac70_0, 0;
    %load/vec4 v0x60000158ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x60000158b060_0;
    %assign/vec4 v0x60000158b180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x60000158b0f0_0;
    %load/vec4 v0x60000158b060_0;
    %add;
    %assign/vec4 v0x60000158b180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x122e100b0;
T_10 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015847e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001584990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015842d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001584240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001584750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001584510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001584900_0;
    %assign/vec4 v0x600001584990_0, 0;
T_10.2 ;
    %load/vec4 v0x600001584480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000015841b0_0;
    %assign/vec4 v0x6000015842d0_0, 0;
    %load/vec4 v0x6000015842d0_0;
    %assign/vec4 v0x600001584240_0, 0;
    %load/vec4 v0x600001584360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001584630_0;
    %assign/vec4 v0x600001584750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000015846c0_0;
    %load/vec4 v0x600001584630_0;
    %add;
    %assign/vec4 v0x600001584750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x122e04c80;
T_11 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001585d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001585ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001585830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015857a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001585cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001585a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001585e60_0;
    %assign/vec4 v0x600001585ef0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000015859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600001585710_0;
    %assign/vec4 v0x600001585830_0, 0;
    %load/vec4 v0x600001585830_0;
    %assign/vec4 v0x6000015857a0_0, 0;
    %load/vec4 v0x6000015858c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001585b90_0;
    %assign/vec4 v0x600001585cb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001585c20_0;
    %load/vec4 v0x600001585b90_0;
    %add;
    %assign/vec4 v0x600001585cb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x122e96a60;
T_12 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015872a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001587450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001586d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001586d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001587210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001586fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000015873c0_0;
    %assign/vec4 v0x600001587450_0, 0;
T_12.2 ;
    %load/vec4 v0x600001586f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600001586c70_0;
    %assign/vec4 v0x600001586d90_0, 0;
    %load/vec4 v0x600001586d90_0;
    %assign/vec4 v0x600001586d00_0, 0;
    %load/vec4 v0x600001586e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000015870f0_0;
    %assign/vec4 v0x600001587210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600001587180_0;
    %load/vec4 v0x6000015870f0_0;
    %add;
    %assign/vec4 v0x600001587210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x122e910a0;
T_13 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001580870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001580a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001580360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015802d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015807e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000015805a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600001580990_0;
    %assign/vec4 v0x600001580a20_0, 0;
T_13.2 ;
    %load/vec4 v0x600001580510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600001580240_0;
    %assign/vec4 v0x600001580360_0, 0;
    %load/vec4 v0x600001580360_0;
    %assign/vec4 v0x6000015802d0_0, 0;
    %load/vec4 v0x6000015803f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000015806c0_0;
    %assign/vec4 v0x6000015807e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600001580750_0;
    %load/vec4 v0x6000015806c0_0;
    %add;
    %assign/vec4 v0x6000015807e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x122e8ea50;
T_14 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001581dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001581f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015818c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001581830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001581d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001581b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600001581ef0_0;
    %assign/vec4 v0x600001581f80_0, 0;
T_14.2 ;
    %load/vec4 v0x600001581a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000015817a0_0;
    %assign/vec4 v0x6000015818c0_0, 0;
    %load/vec4 v0x6000015818c0_0;
    %assign/vec4 v0x600001581830_0, 0;
    %load/vec4 v0x600001581950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600001581c20_0;
    %assign/vec4 v0x600001581d40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600001581cb0_0;
    %load/vec4 v0x600001581c20_0;
    %add;
    %assign/vec4 v0x600001581d40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x122e8c400;
T_15 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001583330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015834e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001582e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001582d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015832a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001583060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600001583450_0;
    %assign/vec4 v0x6000015834e0_0, 0;
T_15.2 ;
    %load/vec4 v0x600001582fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600001582d00_0;
    %assign/vec4 v0x600001582e20_0, 0;
    %load/vec4 v0x600001582e20_0;
    %assign/vec4 v0x600001582d90_0, 0;
    %load/vec4 v0x600001582eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600001583180_0;
    %assign/vec4 v0x6000015832a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600001583210_0;
    %load/vec4 v0x600001583180_0;
    %add;
    %assign/vec4 v0x6000015832a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x122e89f20;
T_16 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000159c900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159c3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159c360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000159c870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000159c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000159ca20_0;
    %assign/vec4 v0x60000159cab0_0, 0;
T_16.2 ;
    %load/vec4 v0x60000159c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000159c2d0_0;
    %assign/vec4 v0x60000159c3f0_0, 0;
    %load/vec4 v0x60000159c3f0_0;
    %assign/vec4 v0x60000159c360_0, 0;
    %load/vec4 v0x60000159c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000159c750_0;
    %assign/vec4 v0x60000159c870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000159c7e0_0;
    %load/vec4 v0x60000159c750_0;
    %add;
    %assign/vec4 v0x60000159c870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x122e878d0;
T_17 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000159de60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159d950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159d8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000159ddd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000159db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000159df80_0;
    %assign/vec4 v0x60000159e010_0, 0;
T_17.2 ;
    %load/vec4 v0x60000159db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000159d830_0;
    %assign/vec4 v0x60000159d950_0, 0;
    %load/vec4 v0x60000159d950_0;
    %assign/vec4 v0x60000159d8c0_0, 0;
    %load/vec4 v0x60000159d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000159dcb0_0;
    %assign/vec4 v0x60000159ddd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000159dd40_0;
    %load/vec4 v0x60000159dcb0_0;
    %add;
    %assign/vec4 v0x60000159ddd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x122e85280;
T_18 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000159f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159eeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159ee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000159f330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000159f0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000159f4e0_0;
    %assign/vec4 v0x60000159f570_0, 0;
T_18.2 ;
    %load/vec4 v0x60000159f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000159ed90_0;
    %assign/vec4 v0x60000159eeb0_0, 0;
    %load/vec4 v0x60000159eeb0_0;
    %assign/vec4 v0x60000159ee20_0, 0;
    %load/vec4 v0x60000159ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000159f210_0;
    %assign/vec4 v0x60000159f330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000159f2a0_0;
    %load/vec4 v0x60000159f210_0;
    %add;
    %assign/vec4 v0x60000159f330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x122e82c30;
T_19 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001598990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001598b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001598480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015983f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001598900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000015986c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001598ab0_0;
    %assign/vec4 v0x600001598b40_0, 0;
T_19.2 ;
    %load/vec4 v0x600001598630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001598360_0;
    %assign/vec4 v0x600001598480_0, 0;
    %load/vec4 v0x600001598480_0;
    %assign/vec4 v0x6000015983f0_0, 0;
    %load/vec4 v0x600001598510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000015987e0_0;
    %assign/vec4 v0x600001598900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001598870_0;
    %load/vec4 v0x6000015987e0_0;
    %add;
    %assign/vec4 v0x600001598900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x122e7de20;
T_20 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001599ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015999e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001599950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001599e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001599c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000159a010_0;
    %assign/vec4 v0x60000159a0a0_0, 0;
T_20.2 ;
    %load/vec4 v0x600001599b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000015998c0_0;
    %assign/vec4 v0x6000015999e0_0, 0;
    %load/vec4 v0x6000015999e0_0;
    %assign/vec4 v0x600001599950_0, 0;
    %load/vec4 v0x600001599a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001599d40_0;
    %assign/vec4 v0x600001599e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001599dd0_0;
    %load/vec4 v0x600001599d40_0;
    %add;
    %assign/vec4 v0x600001599e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x122e7b7d0;
T_21 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000159b450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159b600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159af40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000159aeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000159b3c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x60000159b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x60000159b570_0;
    %assign/vec4 v0x60000159b600_0, 0;
T_21.2 ;
    %load/vec4 v0x60000159b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x60000159ae20_0;
    %assign/vec4 v0x60000159af40_0, 0;
    %load/vec4 v0x60000159af40_0;
    %assign/vec4 v0x60000159aeb0_0, 0;
    %load/vec4 v0x60000159afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x60000159b2a0_0;
    %assign/vec4 v0x60000159b3c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x60000159b330_0;
    %load/vec4 v0x60000159b2a0_0;
    %add;
    %assign/vec4 v0x60000159b3c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x122e79180;
T_22 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001594a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001594bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001594510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001594480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001594990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001594750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001594b40_0;
    %assign/vec4 v0x600001594bd0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000015946c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000015943f0_0;
    %assign/vec4 v0x600001594510_0, 0;
    %load/vec4 v0x600001594510_0;
    %assign/vec4 v0x600001594480_0, 0;
    %load/vec4 v0x6000015945a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001594870_0;
    %assign/vec4 v0x600001594990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600001594900_0;
    %load/vec4 v0x600001594870_0;
    %add;
    %assign/vec4 v0x600001594990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x122e71e90;
T_23 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x600001595f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001596130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001595a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015959e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001595ef0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001595cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000015960a0_0;
    %assign/vec4 v0x600001596130_0, 0;
T_23.2 ;
    %load/vec4 v0x600001595c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001595950_0;
    %assign/vec4 v0x600001595a70_0, 0;
    %load/vec4 v0x600001595a70_0;
    %assign/vec4 v0x6000015959e0_0, 0;
    %load/vec4 v0x600001595b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001595dd0_0;
    %assign/vec4 v0x600001595ef0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001595e60_0;
    %load/vec4 v0x600001595dd0_0;
    %add;
    %assign/vec4 v0x600001595ef0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x122e86660;
T_24 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015886c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000015886c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000015886c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588630, 0, 4;
    %load/vec4 v0x6000015886c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015886c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600001590480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000015886c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000015886c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000015886c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001588630, 4;
    %ix/getv/s 3, v0x6000015886c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588630, 0, 4;
    %load/vec4 v0x6000015886c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015886c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x122e819c0;
T_25 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015887e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000015887e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000015887e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588750, 0, 4;
    %load/vec4 v0x6000015887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015887e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600001590480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000015887e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000015887e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000015887e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001588750, 4;
    %ix/getv/s 3, v0x6000015887e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588750, 0, 4;
    %load/vec4 v0x6000015887e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015887e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x122e7cd20;
T_26 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001588900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600001588900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001588900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588870, 0, 4;
    %load/vec4 v0x600001588900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600001590480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001588900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600001588900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600001588900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001588870, 4;
    %ix/getv/s 3, v0x600001588900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001588870, 0, 4;
    %load/vec4 v0x600001588900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001588900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x122e8ffa0;
T_27 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015907e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001590ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015901b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600001590b40_0;
    %assign/vec4 v0x600001590ab0_0, 0;
    %load/vec4 v0x600001590240_0;
    %assign/vec4 v0x6000015901b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x122e8ffa0;
T_28 ;
    %wait E_0x6000032f5f80;
    %load/vec4 v0x600001590ab0_0;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %load/vec4 v0x6000015901b0_0;
    %store/vec4 v0x600001590240_0, 0, 16;
    %load/vec4 v0x600001590ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600001590a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001590cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600001590cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000015901b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
    %load/vec4 v0x600001590000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000015901b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000015901b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
    %load/vec4 v0x6000015903f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000015901b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001590240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001590b40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x122e9ae70;
T_29 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x122e9ae70;
T_30 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x122e9afe0;
T_31 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x122e9afe0;
T_32 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x122e9b150;
T_33 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x122e9b150;
T_34 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x122e9b2c0;
T_35 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x122e9b2c0;
T_36 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x122e9b430;
T_37 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x122e9b430;
T_38 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x122e9b5a0;
T_39 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x122e9b5a0;
T_40 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x122e9b710;
T_41 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x122e9b710;
T_42 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x122e9b880;
T_43 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x122e9b880;
T_44 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x122e9b9f0;
T_45 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x122e9b9f0;
T_46 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x122e9bb60;
T_47 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x122e9bb60;
T_48 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x122e9bcd0;
T_49 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x122e9bcd0;
T_50 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x122e9be40;
T_51 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x122e9be40;
T_52 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x122e9bfb0;
T_53 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x122e9bfb0;
T_54 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x122e9c120;
T_55 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x122e9c120;
T_56 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x122e9c290;
T_57 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x122e9c290;
T_58 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x122e9c400;
T_59 ;
    %wait E_0x6000032f1200;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000015ed050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015ed290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x122e9c400;
T_60 ;
    %wait E_0x6000032f11c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000015ecab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x122e9a9f0;
T_61 ;
    %wait E_0x6000032f1100;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015ed0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000015ed0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000015ed0e0_0;
    %load/vec4a v0x6000015ed170, 4;
    %ix/getv/s 4, v0x6000015ed0e0_0;
    %store/vec4a v0x6000015ed4d0, 4, 0;
    %load/vec4 v0x6000015ed0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ed0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000015edb90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000015edb90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015ed0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000015ed0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000015edb90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %load/vec4 v0x6000015edb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015ed4d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %add;
    %load/vec4 v0x6000015edb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015ed4d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000015edb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015ed4d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000015edb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000015ed4d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000015edb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000015ed0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000015ed4d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000015ed0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015ed0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000015edb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015edb90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015ed4d0, 4;
    %store/vec4 v0x6000015ed440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x122e9a9f0;
T_62 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015ed560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000015ecd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015ecfc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000015eca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015edb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015ed830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015ecf30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015edb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015ed830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015ecf30_0, 0;
    %load/vec4 v0x6000015edc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x6000015ece10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x6000015ecbd0_0;
    %assign/vec4 v0x6000015ecd80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x6000015ecea0_0;
    %assign/vec4 v0x6000015ecfc0_0, 0;
    %load/vec4 v0x6000015ed320_0;
    %assign/vec4 v0x6000015eca20_0, 0;
    %load/vec4 v0x6000015edcb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015ed830_0, 0;
    %load/vec4 v0x6000015ed320_0;
    %assign/vec4 v0x6000015ed680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015edb00_0, 0;
    %load/vec4 v0x6000015ed320_0;
    %assign/vec4 v0x6000015ed680_0, 0;
    %load/vec4 v0x6000015edef0_0;
    %assign/vec4 v0x6000015ed9e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x6000015ecab0_0;
    %load/vec4 v0x6000015edd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015eddd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x6000015ed8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x6000015edcb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x6000015ed710_0;
    %load/vec4 v0x6000015edd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015eddd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000015ed440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000015edd40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015eddd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015ecf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015edc20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x122e947f0;
T_63 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x60000158cd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000158c630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000158ccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000158c750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000158cb40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000158cc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158c1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158c240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000158cea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000158d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158d050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000015b3690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000015b32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015b37b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015b33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000015b3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b4750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158c990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158c990_0, 0;
    %load/vec4 v0x60000158d440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x60000158c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x60000158c480_0;
    %assign/vec4 v0x60000158c630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000158ccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000158c750_0, 0;
    %load/vec4 v0x60000158cab0_0;
    %assign/vec4 v0x60000158cb40_0, 0;
    %load/vec4 v0x60000158cbd0_0;
    %assign/vec4 v0x60000158cc60_0, 0;
    %load/vec4 v0x60000158c2d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x60000158c2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x60000158c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158c1b0_0, 0;
    %load/vec4 v0x60000158d4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x60000158cb40_0;
    %assign/vec4 v0x6000015b32a0_0, 0;
    %load/vec4 v0x60000158c240_0;
    %assign/vec4 v0x6000015b33c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015b3570_0, 0;
    %load/vec4 v0x6000015b3450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x6000015b3570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015b3d50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x6000015b3de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x6000015b3d50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x6000015b3ba0_0;
    %assign/vec4 v0x60000158c7e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x60000158cc60_0;
    %assign/vec4 v0x60000158cea0_0, 0;
    %load/vec4 v0x60000158c7e0_0;
    %assign/vec4 v0x60000158d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158d320_0, 0;
    %load/vec4 v0x60000158d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x60000158cc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000158cc60_0, 0;
    %load/vec4 v0x60000158c750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000158c750_0, 0;
    %load/vec4 v0x60000158c1b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000158c1b0_0, 0;
    %load/vec4 v0x60000158c240_0;
    %load/vec4 v0x60000158c1b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3d50_0, 0;
    %load/vec4 v0x60000158c2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000158c750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x60000158cb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000158cb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000158c1b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x60000158cc60_0;
    %assign/vec4 v0x60000158cea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158d050_0, 0;
    %load/vec4 v0x60000158d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x60000158cf30_0;
    %assign/vec4 v0x60000158c7e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x60000158cb40_0;
    %assign/vec4 v0x6000015b3690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000015b37b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015b3960_0, 0;
    %load/vec4 v0x6000015b3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000015b3960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b3960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x60000158c7e0_0;
    %assign/vec4 v0x6000015b3f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015b4750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158c120_0, 0;
    %load/vec4 v0x60000158c000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x60000158c120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000158c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015b4750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x6000015b3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x60000158cb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000158cb40_0, 0;
    %load/vec4 v0x60000158cc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000158cc60_0, 0;
    %load/vec4 v0x60000158c750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000158c750_0, 0;
    %load/vec4 v0x60000158c2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000158c750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x60000158ccf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000158ccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000158c750_0, 0;
    %load/vec4 v0x60000158c360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000158ccf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x60000158cab0_0;
    %load/vec4 v0x60000158ccf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000158d3b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000158cb40_0, 0;
    %load/vec4 v0x60000158cbd0_0;
    %load/vec4 v0x60000158ccf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000158ca20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000158cc60_0, 0;
    %load/vec4 v0x60000158d4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000158c990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000158d440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x122e9fd50;
T_64 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x600001591200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600001591170_0;
    %load/vec4 v0x600001590e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001590fc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000015910e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600001590e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001590fc0, 4;
    %assign/vec4 v0x600001591050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x122e9fd50;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001590f30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600001590f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001590f30_0;
    %store/vec4a v0x600001590fc0, 4, 0;
    %load/vec4 v0x600001590f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001590f30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x122e99de0;
T_66 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x600001591710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600001591680_0;
    %load/vec4 v0x600001591320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015914d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000015915f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600001591320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015914d0, 4;
    %assign/vec4 v0x600001591560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x122e99de0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001591440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600001591440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001591440_0;
    %store/vec4a v0x6000015914d0, 4, 0;
    %load/vec4 v0x600001591440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001591440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x122e9a0c0;
T_68 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x600001591c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600001591b90_0;
    %load/vec4 v0x600001591830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015919e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600001591b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600001591830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000015919e0, 4;
    %assign/vec4 v0x600001591a70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x122e9a0c0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001591950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600001591950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001591950_0;
    %store/vec4a v0x6000015919e0, 4, 0;
    %load/vec4 v0x600001591950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001591950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x122e9a3a0;
T_70 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x600001592130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000015920a0_0;
    %load/vec4 v0x600001591d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001591ef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600001592010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600001591d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001591ef0, 4;
    %assign/vec4 v0x600001591f80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x122e9a3a0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001591e60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600001591e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001591e60_0;
    %store/vec4a v0x600001591ef0, 4, 0;
    %load/vec4 v0x600001591e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001591e60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x122e69780;
T_72 ;
    %wait E_0x6000032f03c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001592400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600001592400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600001593a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000015927f0_0;
    %pad/u 32;
    %load/vec4 v0x600001592400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593d50_0, 4, 1;
    %load/vec4 v0x600001593570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600001592640_0;
    %pad/u 32;
    %load/vec4 v0x600001592400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593c30_0, 4, 1;
    %load/vec4 v0x600001593840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600001592760_0;
    %pad/u 32;
    %load/vec4 v0x600001592400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593cc0_0, 4, 1;
    %load/vec4 v0x6000015ec2d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000015ec120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600001592a30_0;
    %pad/u 32;
    %load/vec4 v0x600001592400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593de0_0, 4, 1;
    %load/vec4 v0x600001593060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600001592eb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600001592520_0;
    %pad/u 32;
    %load/vec4 v0x600001592400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593ba0_0, 4, 1;
    %load/vec4 v0x600001592400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001592400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x122e69780;
T_73 ;
    %wait E_0x6000032f0380;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001592400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600001592400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600001593d50_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015932a0_0, 4, 1;
    %load/vec4 v0x600001593c30_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600001593d50_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593180_0, 4, 1;
    %load/vec4 v0x600001593cc0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600001593d50_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600001593c30_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593210_0, 4, 1;
    %load/vec4 v0x600001593de0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600001593d50_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600001593c30_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600001593cc0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001593330_0, 4, 1;
    %load/vec4 v0x600001593ba0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600001593d50_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600001593c30_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600001593cc0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600001593de0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015930f0_0, 4, 1;
    %load/vec4 v0x6000015932a0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000015ec510_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600001593180_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000015ec3f0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600001593210_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000015ec480_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %load/vec4 v0x6000015937b0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600001593330_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000015ec5a0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %load/vec4 v0x6000015ec240_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %load/vec4 v0x6000015ec2d0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %load/vec4 v0x6000015ec120_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000015930f0_0;
    %load/vec4 v0x600001592400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000015ec360_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %load/vec4 v0x600001592fd0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %load/vec4 v0x600001593060_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %load/vec4 v0x600001592eb0_0;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4a v0x600001592b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x600001592be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600001592400_0;
    %store/vec4 v0x6000015929a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600001592400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001592400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x122e69780;
T_74 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x6000015927f0_0;
    %assign/vec4 v0x600001592880_0, 0;
    %load/vec4 v0x600001592640_0;
    %assign/vec4 v0x6000015926d0_0, 0;
    %load/vec4 v0x600001592a30_0;
    %assign/vec4 v0x600001592ac0_0, 0;
    %load/vec4 v0x600001592520_0;
    %assign/vec4 v0x6000015925b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x122e69780;
T_75 ;
    %wait E_0x6000032f0300;
    %load/vec4 v0x600001592880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001592910, 4;
    %store/vec4 v0x6000015939f0_0, 0, 256;
    %load/vec4 v0x6000015926d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001592910, 4;
    %store/vec4 v0x6000015934e0_0, 0, 256;
    %load/vec4 v0x600001592ac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001592910, 4;
    %store/vec4 v0x6000015ec090_0, 0, 256;
    %load/vec4 v0x6000015925b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001592910, 4;
    %store/vec4 v0x600001592e20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x122e6a990;
T_76 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015e9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000015e8090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e8120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000015e83f0_0;
    %assign/vec4 v0x6000015e8120_0, 0;
    %load/vec4 v0x6000015e83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000015e82d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000015e8000, 4;
    %assign/vec4 v0x6000015e8090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x122e6a990;
T_77 ;
    %wait E_0x6000032f0500;
    %load/vec4 v0x6000015e9a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000015e99e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000015e9950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000015e98c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000015e9830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000015e8000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x122e6a990;
T_78 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015e9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015ea910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000015ea880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015eee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015eeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e93b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000015eed90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000015e9440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000015ea910_0, 0;
    %load/vec4 v0x6000015e8b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000015ea880_0, 0;
    %load/vec4 v0x6000015e9440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000015eee20_0, 0;
    %load/vec4 v0x6000015eee20_0;
    %assign/vec4 v0x6000015eeeb0_0, 0;
    %load/vec4 v0x6000015e9320_0;
    %assign/vec4 v0x6000015e93b0_0, 0;
    %load/vec4 v0x6000015e87e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000015eed90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x122e6a990;
T_79 ;
    %wait E_0x6000032f5680;
    %load/vec4 v0x6000015e9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015e8bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015e90e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000015e8b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e9320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015e9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e8c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e8c60_0, 0;
    %load/vec4 v0x6000015ea0a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000015e8f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000015e9440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000015e9440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000015e90e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000015e90e0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000015e9440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015e9170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015e90e0_0, 0;
    %load/vec4 v0x6000015e85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000015e9170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000015e8b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000015e9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000015e8b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000015e8b40_0, 0;
    %load/vec4 v0x6000015e8b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015e9320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000015e8bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000015e8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000015e8bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000015e8bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000015e9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000015e90e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000015e8c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000015e9440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x122e999e0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015ebd50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015e4120_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000015e41b0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015ebde0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000015eb690_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000015eb600_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015eb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015ead00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015eaac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015eb330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015eb060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000015eaeb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000015eafd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x122e999e0;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000015eb450_0;
    %inv;
    %store/vec4 v0x6000015eb450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x122e999e0;
T_82 ;
    %vpi_call/w 3 61 "$display", "Random Matrix Test (numpy-verified)" {0 0 0};
    %pushi/vec4 297688809, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001590fc0, 4, 0;
    %pushi/vec4 2704335171, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015914d0, 4, 0;
    %pushi/vec4 560334793, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015919e0, 4, 0;
    %pushi/vec4 1034409042, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001591ef0, 4, 0;
    %pushi/vec4 2634477875, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001590fc0, 4, 0;
    %pushi/vec4 768301503, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015914d0, 4, 0;
    %pushi/vec4 2131996191, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015919e0, 4, 0;
    %pushi/vec4 4100240346, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001591ef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015e8000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000015e8000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015ebd50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015ebd50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000015e4120_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000015e4120_0, 0, 1;
    %delay 5000000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001590fc0, 4;
    %store/vec4 v0x6000015ebb10_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015914d0, 4;
    %store/vec4 v0x6000015ebba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000015919e0, 4;
    %store/vec4 v0x6000015ebc30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001591ef0, 4;
    %store/vec4 v0x6000015ebcc0_0, 0, 256;
    %vpi_call/w 3 94 "$display", "Results:" {0 0 0};
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 95 "$display", "  C[0]: [%0d, %0d, %0d, %0d] expect [-4662, 13575, -5565, -1731]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 97 "$display", "  C[1]: [%0d, %0d, %0d, %0d] expect [14124, -13933, 277, -1784]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000015ebc30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000015ebc30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000015ebc30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000015ebc30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 99 "$display", "  C[2]: [%0d, %0d, %0d, %0d] expect [-7516, -6534, 3850, 12206]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000015ebcc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000015ebcc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000015ebcc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000015ebcc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 101 "$display", "  C[3]: [%0d, %0d, %0d, %0d] expect [-13168, 5781, 11355, -9360]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4294962634, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 13575, 0, 32;
    %jmp/0xz  T_82.2, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4294961731, 0, 32;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000015ebb10_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294965565, 0, 32;
    %jmp/0xz  T_82.6, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 14124, 0, 32;
    %jmp/0xz  T_82.8, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.8 ;
    %load/vec4 v0x6000015ebba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 4294953363, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.10 ;
    %load/vec4 v0x6000015ebcc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 4294957936, 0, 32;
    %jmp/0xz  T_82.12, 4;
    %load/vec4 v0x6000015eb4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000015eb4e0_0, 0, 32;
T_82.12 ;
    %load/vec4 v0x6000015eb4e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 113 "$display", ">>> RANDOM MATRIX TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 114 "$display", ">>> RANDOM MATRIX TEST FAILED (%0d errors) <<<", v0x6000015eb4e0_0 {0 0 0};
T_82.15 ;
    %vpi_call/w 3 115 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x122e999e0;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 118 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_random_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
