Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 16:50:39 on Mar 12,2025
vlog -sv -lint -f FILES_vlog.vc -l run_dir/cache_mem_tb_top.log "+define+UVM_HDL_NO_DPI" "+define+UVM_NO_DPI" "+define+UVM_CMDLINE_NO_DPI" "+define+UVM_REGEX_NO_DPI" 
-- Compiling package uvm_pkg
** Warning: ../../ext/uvm-core-2020.3.1/src/seq/uvm_sequencer_base.svh(1474): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: ../../ext/uvm-core-2020.3.1/src/reg/uvm_mem_mam.svh(717): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
** Warning: ../../ext/uvm-core-2020.3.1/src/seq/uvm_sequence_library.svh(830): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.
-- Compiling package cache_test_pkg
-- Importing package uvm_pkg
-- Compiling module fsm_cpu_req_ctrl
-- Compiling module fsm_bus_req_ctrl
-- Compiling module cache_mem
** Warning: ../../rtl/cache_mem.v(112): (vlog-2623) Undefined variable: bus_req_cur_cac_state.
** Error: ../../rtl/cache_mem.v(122): (vlog-2730) Undefined variable: 'cpu_match'.
** Error: ../../rtl/cache_mem.v(124): (vlog-2730) Undefined variable: 'cache_mem'.
** Error: ../../rtl/cache_mem.v(127): (vlog-2730) Undefined variable: 'cache_mem'.
** Error: ../../rtl/cache_mem.v(134): (vlog-2730) Undefined variable: 'cache_mem'.
** Error: (vlog-13069) ../../rtl/cache_mem.v(136): near "else": syntax error, unexpected else.
-- Importing package cache_test_pkg
** Error (suppressible): tb/cache_mem_tb_top.sv(11): (vlog-2388) 'clk' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(13).
** Error (suppressible): tb/cache_mem_tb_top.sv(12): (vlog-2388) 'rst_n' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(14).
** Error (suppressible): tb/cache_mem_tb_top.sv(14): (vlog-2388) 'cpu2cac_rd' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(17).
** Error (suppressible): tb/cache_mem_tb_top.sv(15): (vlog-2388) 'cpu2cac_wr' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(18).
** Error (suppressible): tb/cache_mem_tb_top.sv(16): (vlog-2388) 'cpu2cac_addr' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(19).
** Error (suppressible): tb/cache_mem_tb_top.sv(17): (vlog-2388) 'cpu2cac_data' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(20).
** Error (suppressible): tb/cache_mem_tb_top.sv(19): (vlog-2388) 'cac2cpu_wait' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(22).
** Error (suppressible): tb/cache_mem_tb_top.sv(20): (vlog-2388) 'cac2cpu_data' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(23).
** Error (suppressible): tb/cache_mem_tb_top.sv(22): (vlog-2388) 'bus2cac_bus_req' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(26).
** Error (suppressible): tb/cache_mem_tb_top.sv(23): (vlog-2388) 'bus2cac_bus_rsp' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(27).
** Error (suppressible): tb/cache_mem_tb_top.sv(24): (vlog-2388) 'bus2cac_addr' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(28).
** Error (suppressible): tb/cache_mem_tb_top.sv(25): (vlog-2388) 'bus2cac_data' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(29).
** Error (suppressible): tb/cache_mem_tb_top.sv(27): (vlog-2388) 'cac2bus_bus_req' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(31).
** Error (suppressible): tb/cache_mem_tb_top.sv(28): (vlog-2388) 'cac2bus_bus_rsp' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(32).
** Error (suppressible): tb/cache_mem_tb_top.sv(29): (vlog-2388) 'cac2bus_addr' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(33).
** Error (suppressible): tb/cache_mem_tb_top.sv(30): (vlog-2388) 'cac2bus_data' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(34).
** Error (suppressible): tb/cache_mem_tb_top.sv(32): (vlog-2388) 'cac2bus_write_back' already declared in this scope (cache_mem) at ../../rtl/cache_mem.v(36).
** Error (suppressible): tb/cache_mem_tb_top.sv(81): (vlog-13163) End label 'cache_mem_tb_top' does not match module name on line 6.
End time: 16:50:41 on Mar 12,2025, Elapsed time: 0:00:02
Errors: 23, Warnings: 4
