(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
<<<<<<< HEAD
 (DATE "2015-10-06T21:30:57Z")
=======
 (DATE "2015-10-05T23:25:20Z")
>>>>>>> origin/master
 (DESIGN "motor driver firmware")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "motor driver firmware")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT AIN1_1\(0\).pad_out AIN1_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN1_2\(0\).pad_out AIN1_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN2_1\(0\).pad_out AIN2_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN2_2\(0\).pad_out AIN2_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN1_1\(0\).pad_out BIN1_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN1_2\(0\).pad_out BIN1_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN2_1\(0\).pad_out BIN2_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN2_2\(0\).pad_out BIN2_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk M1QA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk M1QB\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk M2QA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk M2QB\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Front_Dir\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Motor_Current_ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\Rear_Dir\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.hfclk \\UART\:SCB_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_101.q AIN2_1\(0\).pin_input (6.295:6.295:6.295))
    (INTERCONNECT Net_101.q BIN2_1\(0\).pin_input (7.013:7.013:7.013))
    (INTERCONNECT \\PWM_Rear\:cy_m0s8_tcpwm_1\\.line_out Net_137.main_1 (6.336:6.336:6.336))
    (INTERCONNECT \\PWM_Rear\:cy_m0s8_tcpwm_1\\.line_out Net_149.main_1 (6.320:6.320:6.320))
    (INTERCONNECT M1QA\(0\).fb Net_1095_0.main_0 (5.664:5.664:5.664))
    (INTERCONNECT M1QA\(0\).fb \\GlitchFilter_1\:genblk1\[0\]\:samples_0\\.main_0 (4.940:4.940:4.940))
    (INTERCONNECT M1QB\(0\).fb Net_1095_1.main_0 (4.585:4.585:4.585))
    (INTERCONNECT M1QB\(0\).fb \\GlitchFilter_1\:genblk1\[1\]\:samples_0\\.main_0 (4.585:4.585:4.585))
    (INTERCONNECT M2QA\(0\).fb Net_1095_2.main_1 (5.454:5.454:5.454))
    (INTERCONNECT M2QA\(0\).fb \\GlitchFilter_1\:genblk1\[2\]\:samples_0\\.main_0 (4.581:4.581:4.581))
    (INTERCONNECT M2QB\(0\).fb Net_1095_3.main_1 (4.950:4.950:4.950))
    (INTERCONNECT M2QB\(0\).fb \\GlitchFilter_1\:genblk1\[3\]\:samples_0\\.main_0 (4.938:4.938:4.938))
    (INTERCONNECT Net_1095_0.q Net_1095_0.main_1 (2.311:2.311:2.311))
    (INTERCONNECT Net_1095_0.q \\QuadDec_Rear\:cy_m0s8_tcpwm_1\\.count (5.759:5.759:5.759))
    (INTERCONNECT Net_1095_1.q Net_1095_1.main_1 (3.428:3.428:3.428))
    (INTERCONNECT Net_1095_1.q \\QuadDec_Rear\:cy_m0s8_tcpwm_1\\.start (5.644:5.644:5.644))
    (INTERCONNECT Net_1095_2.q Net_1095_2.main_0 (3.516:3.516:3.516))
    (INTERCONNECT Net_1095_2.q \\QuadDec_Front\:cy_m0s8_tcpwm_1\\.count (6.178:6.178:6.178))
    (INTERCONNECT Net_1095_3.q Net_1095_3.main_0 (3.172:3.172:3.172))
    (INTERCONNECT Net_1095_3.q \\QuadDec_Front\:cy_m0s8_tcpwm_1\\.start (5.768:5.768:5.768))
    (INTERCONNECT Net_137.q AIN1_2\(0\).pin_input (6.093:6.093:6.093))
    (INTERCONNECT Net_137.q BIN1_2\(0\).pin_input (5.564:5.564:5.564))
    (INTERCONNECT Net_149.q AIN2_2\(0\).pin_input (5.536:5.536:5.536))
    (INTERCONNECT Net_149.q BIN2_2\(0\).pin_input (5.536:5.536:5.536))
    (INTERCONNECT \\PWM_Front\:cy_m0s8_tcpwm_1\\.line_out Net_101.main_1 (6.875:6.875:6.875))
    (INTERCONNECT \\PWM_Front\:cy_m0s8_tcpwm_1\\.line_out Net_98.main_1 (7.427:7.427:7.427))
    (INTERCONNECT \\Front_Dir\:Sync\:ctrl_reg\\.control_0 Net_101.main_0 (2.791:2.791:2.791))
    (INTERCONNECT \\Front_Dir\:Sync\:ctrl_reg\\.control_0 Net_98.main_0 (2.786:2.786:2.786))
    (INTERCONNECT \\Rear_Dir\:Sync\:ctrl_reg\\.control_0 Net_137.main_0 (2.809:2.809:2.809))
    (INTERCONNECT \\Rear_Dir\:Sync\:ctrl_reg\\.control_0 Net_149.main_0 (2.788:2.788:2.788))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_1095_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_1095_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_1095_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 Net_1095_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[0\]\:samples_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[0\]\:samples_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[0\]\:samples_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[1\]\:samples_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[1\]\:samples_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[1\]\:samples_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[1\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[2\]\:samples_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[2\]\:samples_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[2\]\:samples_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[2\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[3\]\:samples_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[3\]\:samples_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[3\]\:samples_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockGenBlock.gen_clk_out_0 \\GlitchFilter_1\:genblk1\[3\]\:samples_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_9 \\QuadDec_Front\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_10 \\QuadDec_Rear\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:SCB\\.interrupt \\UART\:SCB_IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_98.q AIN1_1\(0\).pin_input (5.894:5.894:5.894))
    (INTERCONNECT Net_98.q BIN1_1\(0\).pin_input (7.013:7.013:7.013))
    (INTERCONNECT ClockBlock.ff_div_11 \\PWM_Front\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.ff_div_8 \\PWM_Rear\:cy_m0s8_tcpwm_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_0\\.q Net_1095_0.main_5 (3.000:3.000:3.000))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_0\\.q \\GlitchFilter_1\:genblk1\[0\]\:samples_1\\.main_0 (3.020:3.020:3.020))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_1\\.q Net_1095_0.main_4 (2.299:2.299:2.299))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_1\\.q \\GlitchFilter_1\:genblk1\[0\]\:samples_2\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_2\\.q Net_1095_0.main_3 (2.300:2.300:2.300))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_2\\.q \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[0\]\:samples_3\\.q Net_1095_0.main_2 (2.304:2.304:2.304))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_0\\.q Net_1095_1.main_5 (2.533:2.533:2.533))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_0\\.q \\GlitchFilter_1\:genblk1\[1\]\:samples_1\\.main_0 (2.531:2.531:2.531))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_1\\.q Net_1095_1.main_4 (2.529:2.529:2.529))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_1\\.q \\GlitchFilter_1\:genblk1\[1\]\:samples_2\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_2\\.q Net_1095_1.main_3 (2.689:2.689:2.689))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_2\\.q \\GlitchFilter_1\:genblk1\[1\]\:samples_3\\.main_0 (2.690:2.690:2.690))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[1\]\:samples_3\\.q Net_1095_1.main_2 (2.234:2.234:2.234))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_0\\.q Net_1095_2.main_5 (3.788:3.788:3.788))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_0\\.q \\GlitchFilter_1\:genblk1\[2\]\:samples_1\\.main_0 (4.343:4.343:4.343))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_1\\.q Net_1095_2.main_4 (2.814:2.814:2.814))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_1\\.q \\GlitchFilter_1\:genblk1\[2\]\:samples_2\\.main_0 (2.789:2.789:2.789))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_2\\.q Net_1095_2.main_3 (2.598:2.598:2.598))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_2\\.q \\GlitchFilter_1\:genblk1\[2\]\:samples_3\\.main_0 (2.593:2.593:2.593))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[2\]\:samples_3\\.q Net_1095_2.main_2 (2.290:2.290:2.290))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_0\\.q Net_1095_3.main_5 (2.221:2.221:2.221))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_0\\.q \\GlitchFilter_1\:genblk1\[3\]\:samples_1\\.main_0 (2.221:2.221:2.221))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_1\\.q Net_1095_3.main_4 (2.235:2.235:2.235))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_1\\.q \\GlitchFilter_1\:genblk1\[3\]\:samples_2\\.main_0 (2.235:2.235:2.235))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_2\\.q Net_1095_3.main_3 (2.252:2.252:2.252))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_2\\.q \\GlitchFilter_1\:genblk1\[3\]\:samples_3\\.main_0 (2.252:2.252:2.252))
    (INTERCONNECT \\GlitchFilter_1\:genblk1\[3\]\:samples_3\\.q Net_1095_3.main_2 (2.231:2.231:2.231))
    (INTERCONNECT ClockBlock.ff_div_7 \\Motor_Current_ADC\:cy_psoc4_sar\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Motor_Current_ADC\:cy_psoc4_sar\\.irq \\Motor_Current_ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\UART\:SCB\\.tx \\UART\:tx\(0\)\\.pin_input (1.000:1.000:1.000))
    (INTERCONNECT \\UART\:rx\(0\)\\.fb \\UART\:SCB\\.rx (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.ff_div_2 \\UART\:SCB\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:tx\(0\)\\.pad_out \\UART\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q cursense1\(0\).pin_input (5.401:5.401:5.401))
    (INTERCONNECT __ONE__.q cursense2\(0\).pin_input (6.069:6.069:6.069))
    (INTERCONNECT ClockBlock.udb_div_0 ClockGenBlock.gen_clk_in_0 (0.000:0.000:0.000))
    (INTERCONNECT AIN1_1\(0\).pad_out AIN1_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT AIN1_1\(0\)_PAD AIN1_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN1_2\(0\).pad_out AIN1_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT AIN1_2\(0\)_PAD AIN1_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN2_1\(0\).pad_out AIN2_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT AIN2_1\(0\)_PAD AIN2_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT AIN2_2\(0\).pad_out AIN2_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT AIN2_2\(0\)_PAD AIN2_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN1_1\(0\).pad_out BIN1_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BIN1_1\(0\)_PAD BIN1_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN1_2\(0\).pad_out BIN1_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BIN1_2\(0\)_PAD BIN1_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN2_1\(0\).pad_out BIN2_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BIN2_1\(0\)_PAD BIN2_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BIN2_2\(0\).pad_out BIN2_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT BIN2_2\(0\)_PAD BIN2_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1QA\(0\)_PAD M1QA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M1QB\(0\)_PAD M1QB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2QA\(0\)_PAD M2QA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT M2QB\(0\)_PAD M2QB\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Mode_Front\(0\)_PAD Mode_Front\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Mode_Rear\(0\)_PAD Mode_Rear\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Power_Front\(0\)_PAD Power_Front\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Power_Rear\(0\)_PAD Power_Rear\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:rx\(0\)_PAD\\ \\UART\:rx\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:tx\(0\)\\.pad_out \\UART\:tx\(0\)_PAD\\ (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:tx\(0\)_PAD\\ \\UART\:tx\(0\)\\.pad_in (0.000:0.000:0.000))
   )
  )
 )
)
