
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    18515000                       # Number of ticks simulated
final_tick                                   18515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61883                       # Simulator instruction rate (inst/s)
host_op_rate                                   111738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              200588353                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645464                       # Number of bytes of host memory used
host_seconds                                     0.09                       # Real time elapsed on the host
sim_insts                                        5711                       # Number of instructions simulated
sim_ops                                         10313                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           17920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              26944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         17920                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 421                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          967863894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          487388604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1455252498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     967863894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        967863894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         967863894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         487388604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455252498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         421                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                       421                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  26944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   26944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      18407000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   421                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           99                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.424242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.796420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.129824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           41     41.41%     41.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26     26.26%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     14.14%     81.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      5.05%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            1      1.01%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.02%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.03%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      3.03%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      4.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           99                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      6659750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                14553500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2105000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15818.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34568.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1455.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1455.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      41271.30                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   307020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   144210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1420860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              2434470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                26400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         5975880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy             960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               11539080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            623.228733                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             13033000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        13000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         2500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       4866750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     13112750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              2974830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                73440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         5322660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy           48960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               11944125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            645.105320                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             10940750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        94000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       127750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       6099500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     11673750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    3927                       # Number of BP lookups
system.cpu.branchPred.condPredicted              3927                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               612                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3293                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     443                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                103                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            3293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                552                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2741                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          437                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        18515000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            37031                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          17650                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        3927                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                995                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          9143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1388                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1351                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      2288                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              21748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.455996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.939723                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    17038     78.34%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      171      0.79%     79.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      191      0.88%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      253      1.16%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      240      1.10%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      231      1.06%     83.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      294      1.35%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      166      0.76%     85.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3164     14.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                21748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.106046                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.476628                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    10382                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6448                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      3732                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   492                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    694                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  29380                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    694                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    10686                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2021                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            821                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3877                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3649                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  27577                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     85                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3509                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               31587                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 67421                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            38543                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 11802                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    19785                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1447                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2815                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1578                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                14                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      23988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     19493                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               147                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           13695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        19638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         21748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.896312                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.846568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16207     74.52%     74.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1296      5.96%     80.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 890      4.09%     84.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 613      2.82%     87.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 879      4.04%     91.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 693      3.19%     94.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 714      3.28%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 335      1.54%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 121      0.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           21748                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     230     80.70%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     40     14.04%     94.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    15      5.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15759     80.84%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.11%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     7      0.04%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2357     12.09%     93.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1342      6.88%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              4      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19493                       # Type of FU issued
system.cpu.iq.rate                           0.526397                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         285                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014621                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              61158                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             37708                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        17727                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  19772                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              178                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1731                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          637                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    694                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1633                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    76                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               24009                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2815                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1578                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 21                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    74                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            133                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          712                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  845                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 18366                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1127                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         3384                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1855                       # Number of branches executed
system.cpu.iew.exec_stores                       1256                       # Number of stores executed
system.cpu.iew.exec_rate                     0.495963                       # Inst execution rate
system.cpu.iew.wb_sent                          18047                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         17731                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     11995                       # num instructions producing a value
system.cpu.iew.wb_consumers                     18619                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.478815                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.644234                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           13695                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               682                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        19482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.529360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.427215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15982     82.03%     82.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1104      5.67%     87.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          618      3.17%     90.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          777      3.99%     94.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          414      2.13%     96.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          131      0.67%     97.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          122      0.63%     98.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           73      0.37%     98.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          261      1.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        19482                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 5711                       # Number of instructions committed
system.cpu.commit.committedOps                  10313                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2025                       # Number of memory references committed
system.cpu.commit.loads                          1084                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1306                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     10204                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  112                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             8274     80.23%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.06%     80.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.07%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1084     10.51%     90.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            941      9.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             10313                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   261                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        43229                       # The number of ROB reads
system.cpu.rob.rob_writes                       50308                       # The number of ROB writes
system.cpu.timesIdled                             152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           15283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        5711                       # Number of Instructions Simulated
system.cpu.committedOps                         10313                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               6.484153                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         6.484153                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.154222                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.154222                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    23188                       # number of integer regfile reads
system.cpu.int_regfile_writes                   14381                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         4                       # number of floating regfile reads
system.cpu.cc_regfile_reads                      9023                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5605                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    8082                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            83.224416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2661                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               141                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.872340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    83.224416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.081274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.081274                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.137695                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5847                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1795                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            866                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          2661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2661                       # number of overall hits
system.cpu.dcache.overall_hits::total            2661                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          192                       # number of overall misses
system.cpu.dcache.overall_misses::total           192                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7579500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7579500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5053500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5053500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     12633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12633000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     12633000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12633000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1912                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2853                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2853                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2853                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2853                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.061192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061192                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.079702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079702                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067298                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067298                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64782.051282                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64782.051282                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        67380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        67380                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65796.875000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65796.875000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65796.875000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65796.875000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           51                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          141                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4978500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9694000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9694000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.034519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.079702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.079702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.049422                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049422                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.049422                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049422                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71446.969697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71446.969697                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        66380                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66380                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68751.773050                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68751.773050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68751.773050                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68751.773050                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                25                       # number of replacements
system.cpu.icache.tags.tagsinuse           122.664819                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.821429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   122.664819                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.239580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.239580                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4856                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1910                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1910                       # number of overall hits
system.cpu.icache.overall_hits::total            1910                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          378                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           378                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          378                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            378                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          378                       # number of overall misses
system.cpu.icache.overall_misses::total           378                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     22812000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22812000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     22812000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22812000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     22812000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22812000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2288                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2288                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2288                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2288                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2288                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.165210                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.165210                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.165210                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.165210                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.165210                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.165210                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60349.206349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60349.206349                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60349.206349                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60349.206349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60349.206349                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60349.206349                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           98                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           98                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          280                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          280                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     18199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18199000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     18199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18199000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     18199000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18199000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.122378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.122378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.122378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122378                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64996.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64996.428571                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64996.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64996.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64996.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64996.428571                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests           446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     18515000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                346                       # Transaction distribution
system.membus.trans_dist::WritebackClean           25                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            280                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            66                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total         9024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               421                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004751                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.068842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     419     99.52%     99.52% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 421                       # Request fanout histogram
system.membus.reqLayer2.occupancy              633000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1492750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             761750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------