// Seed: 914464910
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri1 id_3
);
  id_5(
      .id_0(),
      .id_1(1'h0),
      .id_2(1),
      .id_3(1 ^ id_2),
      .id_4(id_3 == id_0),
      .id_5(1),
      .id_6(1'b0),
      .id_7(id_0)
  );
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1,
    input tri0 id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_0, id_2
  );
  uwire id_5, id_6, id_7, id_8, id_9 = 1;
endmodule
