always @(posedge clk or posedge reset) begin
    if (reset)
        q <= 5'b00001;
    else begin
        q[4] <= q[3];
        q[3] <= ^{q[2], q[0]};
        q[2] <= q[1];
        q[1] <= q[0];
        q[0] <= 0;
    end
end

endmodule