
Home_station.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004370  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000020c  08004480  08004480  00005480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800468c  0800468c  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  0800468c  0800468c  0000568c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004694  08004694  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004694  08004694  00005694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004698  08004698  00005698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800469c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000758  2000005c  080046f8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  080046f8  000067b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009ab7  00000000  00000000  00006085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e00  00000000  00000000  0000fb3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000940  00000000  00000000  00011940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006ff  00000000  00000000  00012280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171f7  00000000  00000000  0001297f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c2c9  00000000  00000000  00029b76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084279  00000000  00000000  00035e3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ba0b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a64  00000000  00000000  000ba0fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000bcb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08004464 	.word	0x08004464

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08004464 	.word	0x08004464

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__aeabi_d2iz>:
 80008f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008fc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000900:	d215      	bcs.n	800092e <__aeabi_d2iz+0x36>
 8000902:	d511      	bpl.n	8000928 <__aeabi_d2iz+0x30>
 8000904:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000908:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800090c:	d912      	bls.n	8000934 <__aeabi_d2iz+0x3c>
 800090e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000912:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000916:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	bf18      	it	ne
 8000924:	4240      	negne	r0, r0
 8000926:	4770      	bx	lr
 8000928:	f04f 0000 	mov.w	r0, #0
 800092c:	4770      	bx	lr
 800092e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000932:	d105      	bne.n	8000940 <__aeabi_d2iz+0x48>
 8000934:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000938:	bf08      	it	eq
 800093a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093e:	4770      	bx	lr
 8000940:	f04f 0000 	mov.w	r0, #0
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8000948:	b4b0      	push	{r4, r5, r7}
 800094a:	b08f      	sub	sp, #60	@ 0x3c
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8000950:	f240 13b1 	movw	r3, #433	@ 0x1b1
 8000954:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 8000956:	2307      	movs	r3, #7
 8000958:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 800095c:	2307      	movs	r3, #7
 800095e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 8000962:	2301      	movs	r3, #1
 8000964:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 8000968:	23ff      	movs	r3, #255	@ 0xff
 800096a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 800096e:	2364      	movs	r3, #100	@ 0x64
 8000970:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 8000974:	2308      	movs	r3, #8
 8000976:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	461d      	mov	r5, r3
 800097c:	f107 040c 	add.w	r4, r7, #12
 8000980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000984:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000986:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000988:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800098c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000990:	6878      	ldr	r0, [r7, #4]
 8000992:	373c      	adds	r7, #60	@ 0x3c
 8000994:	46bd      	mov	sp, r7
 8000996:	bcb0      	pop	{r4, r5, r7}
 8000998:	4770      	bx	lr

0800099a <LoRa_reset>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_reset(LoRa* _LoRa){
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_RESET);
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6898      	ldr	r0, [r3, #8]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	899b      	ldrh	r3, [r3, #12]
 80009aa:	2200      	movs	r2, #0
 80009ac:	4619      	mov	r1, r3
 80009ae:	f001 fbcd 	bl	800214c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80009b2:	2001      	movs	r0, #1
 80009b4:	f001 f914 	bl	8001be0 <HAL_Delay>
	HAL_GPIO_WritePin(_LoRa->reset_port, _LoRa->reset_pin, GPIO_PIN_SET);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	6898      	ldr	r0, [r3, #8]
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	899b      	ldrh	r3, [r3, #12]
 80009c0:	2201      	movs	r2, #1
 80009c2:	4619      	mov	r1, r3
 80009c4:	f001 fbc2 	bl	800214c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009c8:	2064      	movs	r0, #100	@ 0x64
 80009ca:	f001 f909 	bl	8001be0 <HAL_Delay>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b084      	sub	sp, #16
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
 80009de:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80009e0:	2101      	movs	r1, #1
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f000 f9ff 	bl	8000de6 <LoRa_read>
 80009e8:	4603      	mov	r3, r0
 80009ea:	73bb      	strb	r3, [r7, #14]
	data = read;
 80009ec:	7bbb      	ldrb	r3, [r7, #14]
 80009ee:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d107      	bne.n	8000a06 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	f023 0307 	bic.w	r3, r3, #7
 80009fc:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2200      	movs	r2, #0
 8000a02:	61da      	str	r2, [r3, #28]
 8000a04:	e03e      	b.n	8000a84 <LoRa_gotoMode+0xae>
	}else if (mode == STNBY_MODE){
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d10c      	bne.n	8000a26 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8000a0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a10:	f023 0307 	bic.w	r3, r3, #7
 8000a14:	b25b      	sxtb	r3, r3
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	b25b      	sxtb	r3, r3
 8000a1c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	2201      	movs	r2, #1
 8000a22:	61da      	str	r2, [r3, #28]
 8000a24:	e02e      	b.n	8000a84 <LoRa_gotoMode+0xae>
	}else if (mode == TRANSMIT_MODE){
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	2b03      	cmp	r3, #3
 8000a2a:	d10c      	bne.n	8000a46 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8000a2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a30:	f023 0307 	bic.w	r3, r3, #7
 8000a34:	b25b      	sxtb	r3, r3
 8000a36:	f043 0303 	orr.w	r3, r3, #3
 8000a3a:	b25b      	sxtb	r3, r3
 8000a3c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2203      	movs	r2, #3
 8000a42:	61da      	str	r2, [r3, #28]
 8000a44:	e01e      	b.n	8000a84 <LoRa_gotoMode+0xae>
	}else if (mode == RXCONTIN_MODE){
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	2b05      	cmp	r3, #5
 8000a4a:	d10c      	bne.n	8000a66 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8000a4c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a50:	f023 0307 	bic.w	r3, r3, #7
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	f043 0305 	orr.w	r3, r3, #5
 8000a5a:	b25b      	sxtb	r3, r3
 8000a5c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2205      	movs	r2, #5
 8000a62:	61da      	str	r2, [r3, #28]
 8000a64:	e00e      	b.n	8000a84 <LoRa_gotoMode+0xae>
	}else if (mode == RXSINGLE_MODE){
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2b06      	cmp	r3, #6
 8000a6a:	d10b      	bne.n	8000a84 <LoRa_gotoMode+0xae>
		data = (read & 0xF8) | 0x06;
 8000a6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000a70:	f023 0307 	bic.w	r3, r3, #7
 8000a74:	b25b      	sxtb	r3, r3
 8000a76:	f043 0306 	orr.w	r3, r3, #6
 8000a7a:	b25b      	sxtb	r3, r3
 8000a7c:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2206      	movs	r2, #6
 8000a82:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
 8000a86:	461a      	mov	r2, r3
 8000a88:	2101      	movs	r1, #1
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f000 f9c5 	bl	8000e1a <LoRa_write>
	//HAL_Delay(10);
}
 8000a90:	bf00      	nop
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	60f8      	str	r0, [r7, #12]
 8000aa0:	60b9      	str	r1, [r7, #8]
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	4613      	mov	r3, r2
 8000aa6:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	6818      	ldr	r0, [r3, #0]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	889b      	ldrh	r3, [r3, #4]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	f001 fb4a 	bl	800214c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	6998      	ldr	r0, [r3, #24]
 8000abc:	88fa      	ldrh	r2, [r7, #6]
 8000abe:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ac2:	68b9      	ldr	r1, [r7, #8]
 8000ac4:	f002 f820 	bl	8002b08 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000ac8:	bf00      	nop
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 fc20 	bl	8003314 <HAL_SPI_GetState>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d1f7      	bne.n	8000aca <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	6998      	ldr	r0, [r3, #24]
 8000ade:	8b3a      	ldrh	r2, [r7, #24]
 8000ae0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000ae4:	6839      	ldr	r1, [r7, #0]
 8000ae6:	f002 f953 	bl	8002d90 <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000aea:	bf00      	nop
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	699b      	ldr	r3, [r3, #24]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f002 fc0f 	bl	8003314 <HAL_SPI_GetState>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d1f7      	bne.n	8000aec <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	6818      	ldr	r0, [r3, #0]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	889b      	ldrh	r3, [r3, #4]
 8000b04:	2201      	movs	r2, #1
 8000b06:	4619      	mov	r1, r3
 8000b08:	f001 fb20 	bl	800214c <HAL_GPIO_WritePin>
}
 8000b0c:	bf00      	nop
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	60f8      	str	r0, [r7, #12]
 8000b1c:	60b9      	str	r1, [r7, #8]
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	4613      	mov	r3, r2
 8000b22:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	6818      	ldr	r0, [r3, #0]
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	889b      	ldrh	r3, [r3, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	4619      	mov	r1, r3
 8000b30:	f001 fb0c 	bl	800214c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	6998      	ldr	r0, [r3, #24]
 8000b38:	88fa      	ldrh	r2, [r7, #6]
 8000b3a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b3e:	68b9      	ldr	r1, [r7, #8]
 8000b40:	f001 ffe2 	bl	8002b08 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b44:	bf00      	nop
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	699b      	ldr	r3, [r3, #24]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f002 fbe2 	bl	8003314 <HAL_SPI_GetState>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d1f7      	bne.n	8000b46 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	6998      	ldr	r0, [r3, #24]
 8000b5a:	8b3a      	ldrh	r2, [r7, #24]
 8000b5c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000b60:	6839      	ldr	r1, [r7, #0]
 8000b62:	f001 ffd1 	bl	8002b08 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8000b66:	bf00      	nop
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f002 fbd1 	bl	8003314 <HAL_SPI_GetState>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b01      	cmp	r3, #1
 8000b76:	d1f7      	bne.n	8000b68 <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	889b      	ldrh	r3, [r3, #4]
 8000b80:	2201      	movs	r2, #1
 8000b82:	4619      	mov	r1, r3
 8000b84:	f001 fae2 	bl	800214c <HAL_GPIO_WritePin>
}
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	460b      	mov	r3, r1
 8000b9a:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 8000b9c:	2126      	movs	r1, #38	@ 0x26
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f000 f921 	bl	8000de6 <LoRa_read>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 8000ba8:	78fb      	ldrb	r3, [r7, #3]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d004      	beq.n	8000bb8 <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 8000bae:	7bbb      	ldrb	r3, [r7, #14]
 8000bb0:	f043 0308 	orr.w	r3, r3, #8
 8000bb4:	73fb      	strb	r3, [r7, #15]
 8000bb6:	e003      	b.n	8000bc0 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 8000bb8:	7bbb      	ldrb	r3, [r7, #14]
 8000bba:	f023 0308 	bic.w	r3, r3, #8
 8000bbe:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 8000bc0:	7bfb      	ldrb	r3, [r7, #15]
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	2126      	movs	r1, #38	@ 0x26
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 f927 	bl	8000e1a <LoRa_write>
	HAL_Delay(10);
 8000bcc:	200a      	movs	r0, #10
 8000bce:	f001 f807 	bl	8001be0 <HAL_Delay>
}
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b096      	sub	sp, #88	@ 0x58
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8000be4:	4a17      	ldr	r2, [pc, #92]	@ (8000c44 <LoRa_setAutoLDO+0x68>)
 8000be6:	f107 0308 	add.w	r3, r7, #8
 8000bea:	4611      	mov	r1, r2
 8000bec:	2250      	movs	r2, #80	@ 0x50
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f002 ffdc 	bl	8003bac <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	4093      	lsls	r3, r2
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fbfd 	bl	8000400 <__aeabi_i2d>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000c0c:	00db      	lsls	r3, r3, #3
 8000c0e:	3358      	adds	r3, #88	@ 0x58
 8000c10:	443b      	add	r3, r7
 8000c12:	3b50      	subs	r3, #80	@ 0x50
 8000c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c18:	f7ff fd86 	bl	8000728 <__aeabi_ddiv>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	460b      	mov	r3, r1
 8000c20:	4610      	mov	r0, r2
 8000c22:	4619      	mov	r1, r3
 8000c24:	f7ff fe68 	bl	80008f8 <__aeabi_d2iz>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b10      	cmp	r3, #16
 8000c2c:	bfcc      	ite	gt
 8000c2e:	2301      	movgt	r3, #1
 8000c30:	2300      	movle	r3, #0
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	4619      	mov	r1, r3
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff ffaa 	bl	8000b90 <LoRa_setLowDaraRateOptimization>
}
 8000c3c:	bf00      	nop
 8000c3e:	3758      	adds	r7, #88	@ 0x58
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	08004480 	.word	0x08004480

08000c48 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	04db      	lsls	r3, r3, #19
 8000c56:	115b      	asrs	r3, r3, #5
 8000c58:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	0c1b      	lsrs	r3, r3, #16
 8000c5e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8000c60:	7afb      	ldrb	r3, [r7, #11]
 8000c62:	461a      	mov	r2, r3
 8000c64:	2106      	movs	r1, #6
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f000 f8d7 	bl	8000e1a <LoRa_write>
	HAL_Delay(5);
 8000c6c:	2005      	movs	r0, #5
 8000c6e:	f000 ffb7 	bl	8001be0 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	0a1b      	lsrs	r3, r3, #8
 8000c76:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8000c78:	7afb      	ldrb	r3, [r7, #11]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	2107      	movs	r1, #7
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f000 f8cb 	bl	8000e1a <LoRa_write>
	HAL_Delay(5);
 8000c84:	2005      	movs	r0, #5
 8000c86:	f000 ffab 	bl	8001be0 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 8000c8e:	7afb      	ldrb	r3, [r7, #11]
 8000c90:	461a      	mov	r2, r3
 8000c92:	2108      	movs	r1, #8
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f000 f8c0 	bl	8000e1a <LoRa_write>
	HAL_Delay(5);
 8000c9a:	2005      	movs	r0, #5
 8000c9c:	f000 ffa0 	bl	8001be0 <HAL_Delay>
}
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	2b0c      	cmp	r3, #12
 8000cb6:	dd01      	ble.n	8000cbc <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 8000cb8:	230c      	movs	r3, #12
 8000cba:	603b      	str	r3, [r7, #0]
	if(SF<7)
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	2b06      	cmp	r3, #6
 8000cc0:	dc01      	bgt.n	8000cc6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 8000cc2:	2307      	movs	r3, #7
 8000cc4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000cc6:	211e      	movs	r1, #30
 8000cc8:	6878      	ldr	r0, [r7, #4]
 8000cca:	f000 f88c 	bl	8000de6 <LoRa_read>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 8000cd2:	200a      	movs	r0, #10
 8000cd4:	f000 ff84 	bl	8001be0 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	011b      	lsls	r3, r3, #4
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	7bfb      	ldrb	r3, [r7, #15]
 8000ce2:	f003 030f 	and.w	r3, r3, #15
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	4413      	add	r3, r2
 8000cea:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 8000cec:	7bbb      	ldrb	r3, [r7, #14]
 8000cee:	461a      	mov	r2, r3
 8000cf0:	211e      	movs	r1, #30
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f000 f891 	bl	8000e1a <LoRa_write>
	HAL_Delay(10);
 8000cf8:	200a      	movs	r0, #10
 8000cfa:	f000 ff71 	bl	8001be0 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 8000cfe:	6878      	ldr	r0, [r7, #4]
 8000d00:	f7ff ff6c 	bl	8000bdc <LoRa_setAutoLDO>
}
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	460b      	mov	r3, r1
 8000d16:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8000d18:	78fb      	ldrb	r3, [r7, #3]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	2109      	movs	r1, #9
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f000 f87b 	bl	8000e1a <LoRa_write>
	HAL_Delay(10);
 8000d24:	200a      	movs	r0, #10
 8000d26:	f000 ff5b 	bl	8001be0 <HAL_Delay>
}
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8000d44:	78fb      	ldrb	r3, [r7, #3]
 8000d46:	2b2c      	cmp	r3, #44	@ 0x2c
 8000d48:	d801      	bhi.n	8000d4e <LoRa_setOCP+0x1a>
		current = 45;
 8000d4a:	232d      	movs	r3, #45	@ 0x2d
 8000d4c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 8000d4e:	78fb      	ldrb	r3, [r7, #3]
 8000d50:	2bf0      	cmp	r3, #240	@ 0xf0
 8000d52:	d901      	bls.n	8000d58 <LoRa_setOCP+0x24>
		current = 240;
 8000d54:	23f0      	movs	r3, #240	@ 0xf0
 8000d56:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8000d58:	78fb      	ldrb	r3, [r7, #3]
 8000d5a:	2b78      	cmp	r3, #120	@ 0x78
 8000d5c:	d809      	bhi.n	8000d72 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 8000d5e:	78fb      	ldrb	r3, [r7, #3]
 8000d60:	3b2d      	subs	r3, #45	@ 0x2d
 8000d62:	4a12      	ldr	r2, [pc, #72]	@ (8000dac <LoRa_setOCP+0x78>)
 8000d64:	fb82 1203 	smull	r1, r2, r2, r3
 8000d68:	1052      	asrs	r2, r2, #1
 8000d6a:	17db      	asrs	r3, r3, #31
 8000d6c:	1ad3      	subs	r3, r2, r3
 8000d6e:	73fb      	strb	r3, [r7, #15]
 8000d70:	e00b      	b.n	8000d8a <LoRa_setOCP+0x56>
	else if(current <= 240)
 8000d72:	78fb      	ldrb	r3, [r7, #3]
 8000d74:	2bf0      	cmp	r3, #240	@ 0xf0
 8000d76:	d808      	bhi.n	8000d8a <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8000d78:	78fb      	ldrb	r3, [r7, #3]
 8000d7a:	331e      	adds	r3, #30
 8000d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000dac <LoRa_setOCP+0x78>)
 8000d7e:	fb82 1203 	smull	r1, r2, r2, r3
 8000d82:	1092      	asrs	r2, r2, #2
 8000d84:	17db      	asrs	r3, r3, #31
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	3320      	adds	r3, #32
 8000d8e:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 8000d90:	7bfb      	ldrb	r3, [r7, #15]
 8000d92:	461a      	mov	r2, r3
 8000d94:	210b      	movs	r1, #11
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f000 f83f 	bl	8000e1a <LoRa_write>
	HAL_Delay(10);
 8000d9c:	200a      	movs	r0, #10
 8000d9e:	f000 ff1f 	bl	8001be0 <HAL_Delay>
}
 8000da2:	bf00      	nop
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	66666667 	.word	0x66666667

08000db0 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 8000db8:	211e      	movs	r1, #30
 8000dba:	6878      	ldr	r0, [r7, #4]
 8000dbc:	f000 f813 	bl	8000de6 <LoRa_read>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 8000dc4:	7bfb      	ldrb	r3, [r7, #15]
 8000dc6:	f043 0307 	orr.w	r3, r3, #7
 8000dca:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 8000dcc:	7bbb      	ldrb	r3, [r7, #14]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	211e      	movs	r1, #30
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f000 f821 	bl	8000e1a <LoRa_write>
	HAL_Delay(10);
 8000dd8:	200a      	movs	r0, #10
 8000dda:	f000 ff01 	bl	8001be0 <HAL_Delay>
}
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b086      	sub	sp, #24
 8000dea:	af02      	add	r7, sp, #8
 8000dec:	6078      	str	r0, [r7, #4]
 8000dee:	460b      	mov	r3, r1
 8000df0:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8000df2:	78fb      	ldrb	r3, [r7, #3]
 8000df4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8000dfc:	f107 030f 	add.w	r3, r7, #15
 8000e00:	f107 010e 	add.w	r1, r7, #14
 8000e04:	2201      	movs	r2, #1
 8000e06:	9200      	str	r2, [sp, #0]
 8000e08:	2201      	movs	r2, #1
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff fe44 	bl	8000a98 <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3710      	adds	r7, #16
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b086      	sub	sp, #24
 8000e1e:	af02      	add	r7, sp, #8
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	460b      	mov	r3, r1
 8000e24:	70fb      	strb	r3, [r7, #3]
 8000e26:	4613      	mov	r3, r2
 8000e28:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8000e2a:	78fb      	ldrb	r3, [r7, #3]
 8000e2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	73bb      	strb	r3, [r7, #14]
	data = value;
 8000e34:	78bb      	ldrb	r3, [r7, #2]
 8000e36:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 8000e38:	f107 030f 	add.w	r3, r7, #15
 8000e3c:	f107 010e 	add.w	r1, r7, #14
 8000e40:	2201      	movs	r2, #1
 8000e42:	9200      	str	r2, [sp, #0]
 8000e44:	2201      	movs	r2, #1
 8000e46:	6878      	ldr	r0, [r7, #4]
 8000e48:	f7ff fe64 	bl	8000b14 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8000e4c:	bf00      	nop
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]

	return 1;
 8000e5c:	2301      	movs	r3, #1
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <LoRa_receive>:
			uint8_t  data			--> A pointer to the array that you want to write bytes in it
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length){
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	4613      	mov	r3, r2
 8000e74:	71fb      	strb	r3, [r7, #7]
	uint8_t read;
	uint8_t number_of_bytes;
	uint8_t min = 0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	77fb      	strb	r3, [r7, #31]

	for(int i=0; i<length; i++)
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61bb      	str	r3, [r7, #24]
 8000e7e:	e007      	b.n	8000e90 <LoRa_receive+0x28>
		data[i]=0;
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	68ba      	ldr	r2, [r7, #8]
 8000e84:	4413      	add	r3, r2
 8000e86:	2200      	movs	r2, #0
 8000e88:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<length; i++)
 8000e8a:	69bb      	ldr	r3, [r7, #24]
 8000e8c:	3301      	adds	r3, #1
 8000e8e:	61bb      	str	r3, [r7, #24]
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	dbf3      	blt.n	8000e80 <LoRa_receive+0x18>

	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8000e98:	2101      	movs	r1, #1
 8000e9a:	68f8      	ldr	r0, [r7, #12]
 8000e9c:	f7ff fd9b 	bl	80009d6 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegIrqFlags);
 8000ea0:	2112      	movs	r1, #18
 8000ea2:	68f8      	ldr	r0, [r7, #12]
 8000ea4:	f7ff ff9f 	bl	8000de6 <LoRa_read>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	74fb      	strb	r3, [r7, #19]
	if((read & 0x40) != 0){
 8000eac:	7cfb      	ldrb	r3, [r7, #19]
 8000eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d02f      	beq.n	8000f16 <LoRa_receive+0xae>
		LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 8000eb6:	22ff      	movs	r2, #255	@ 0xff
 8000eb8:	2112      	movs	r1, #18
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	f7ff ffad 	bl	8000e1a <LoRa_write>
		number_of_bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8000ec0:	2113      	movs	r1, #19
 8000ec2:	68f8      	ldr	r0, [r7, #12]
 8000ec4:	f7ff ff8f 	bl	8000de6 <LoRa_read>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	74bb      	strb	r3, [r7, #18]
		read = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8000ecc:	2110      	movs	r1, #16
 8000ece:	68f8      	ldr	r0, [r7, #12]
 8000ed0:	f7ff ff89 	bl	8000de6 <LoRa_read>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	74fb      	strb	r3, [r7, #19]
		LoRa_write(_LoRa, RegFiFoAddPtr, read);
 8000ed8:	7cfb      	ldrb	r3, [r7, #19]
 8000eda:	461a      	mov	r2, r3
 8000edc:	210d      	movs	r1, #13
 8000ede:	68f8      	ldr	r0, [r7, #12]
 8000ee0:	f7ff ff9b 	bl	8000e1a <LoRa_write>
		min = length >= number_of_bytes ? number_of_bytes : length;
 8000ee4:	7cba      	ldrb	r2, [r7, #18]
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	bf28      	it	cs
 8000eec:	4613      	movcs	r3, r2
 8000eee:	77fb      	strb	r3, [r7, #31]
		for(int i=0; i<min; i++)
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	e00b      	b.n	8000f0e <LoRa_receive+0xa6>
			data[i] = LoRa_read(_LoRa, RegFiFo);
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	18d4      	adds	r4, r2, r3
 8000efc:	2100      	movs	r1, #0
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff ff71 	bl	8000de6 <LoRa_read>
 8000f04:	4603      	mov	r3, r0
 8000f06:	7023      	strb	r3, [r4, #0]
		for(int i=0; i<min; i++)
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	7ffb      	ldrb	r3, [r7, #31]
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	dbef      	blt.n	8000ef6 <LoRa_receive+0x8e>
	}
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 8000f16:	2105      	movs	r1, #5
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff fd5c 	bl	80009d6 <LoRa_gotoMode>
    return min;
 8000f1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3724      	adds	r7, #36	@ 0x24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd90      	pop	{r4, r7, pc}

08000f28 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f7ff ff8f 	bl	8000e54 <LoRa_isvalid>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 8096 	beq.w	800106a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff fd48 	bl	80009d6 <LoRa_gotoMode>
			HAL_Delay(10);
 8000f46:	200a      	movs	r0, #10
 8000f48:	f000 fe4a 	bl	8001be0 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	6878      	ldr	r0, [r7, #4]
 8000f50:	f7ff ff49 	bl	8000de6 <LoRa_read>
 8000f54:	4603      	mov	r3, r0
 8000f56:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 8000f58:	200a      	movs	r0, #10
 8000f5a:	f000 fe41 	bl	8001be0 <HAL_Delay>
			data = read | 0x80;
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f64:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8000f66:	7bbb      	ldrb	r3, [r7, #14]
 8000f68:	461a      	mov	r2, r3
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f7ff ff54 	bl	8000e1a <LoRa_write>
			HAL_Delay(100);
 8000f72:	2064      	movs	r0, #100	@ 0x64
 8000f74:	f000 fe34 	bl	8001be0 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a1b      	ldr	r3, [r3, #32]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff fe62 	bl	8000c48 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff febd 	bl	8000d0c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8000f98:	4619      	mov	r1, r3
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff feca 	bl	8000d34 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8000fa0:	2223      	movs	r2, #35	@ 0x23
 8000fa2:	210c      	movs	r1, #12
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f7ff ff38 	bl	8000e1a <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ff00 	bl	8000db0 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff fe75 	bl	8000ca8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 8000fbe:	22ff      	movs	r2, #255	@ 0xff
 8000fc0:	211f      	movs	r1, #31
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f7ff ff29 	bl	8000e1a <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8000fd2:	011b      	lsls	r3, r3, #4
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	4413      	add	r3, r2
 8000fe2:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8000fe4:	7bbb      	ldrb	r3, [r7, #14]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	211d      	movs	r1, #29
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f7ff ff15 	bl	8000e1a <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fdf3 	bl	8000bdc <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	2120      	movs	r1, #32
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ff08 	bl	8000e1a <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800100e:	b2db      	uxtb	r3, r3
 8001010:	461a      	mov	r2, r3
 8001012:	2121      	movs	r1, #33	@ 0x21
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff00 	bl	8000e1a <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 800101a:	2140      	movs	r1, #64	@ 0x40
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f7ff fee2 	bl	8000de6 <LoRa_read>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 800102c:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	461a      	mov	r2, r3
 8001032:	2140      	movs	r1, #64	@ 0x40
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff fef0 	bl	8000e1a <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 800103a:	2101      	movs	r1, #1
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff fcca 	bl	80009d6 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2201      	movs	r2, #1
 8001046:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 8001048:	200a      	movs	r0, #10
 800104a:	f000 fdc9 	bl	8001be0 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 800104e:	2142      	movs	r1, #66	@ 0x42
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff fec8 	bl	8000de6 <LoRa_read>
 8001056:	4603      	mov	r3, r0
 8001058:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 800105a:	7bfb      	ldrb	r3, [r7, #15]
 800105c:	2b12      	cmp	r3, #18
 800105e:	d101      	bne.n	8001064 <LoRa_init+0x13c>
				return LORA_OK;
 8001060:	23c8      	movs	r3, #200	@ 0xc8
 8001062:	e004      	b.n	800106e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001064:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001068:	e001      	b.n	800106e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 800106a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107e:	f107 0310 	add.w	r3, r7, #16
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800108c:	4b42      	ldr	r3, [pc, #264]	@ (8001198 <MX_GPIO_Init+0x120>)
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	4a41      	ldr	r2, [pc, #260]	@ (8001198 <MX_GPIO_Init+0x120>)
 8001092:	f043 0310 	orr.w	r3, r3, #16
 8001096:	6193      	str	r3, [r2, #24]
 8001098:	4b3f      	ldr	r3, [pc, #252]	@ (8001198 <MX_GPIO_Init+0x120>)
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	f003 0310 	and.w	r3, r3, #16
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a3b      	ldr	r2, [pc, #236]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010aa:	f043 0320 	orr.w	r3, r3, #32
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b39      	ldr	r3, [pc, #228]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f003 0320 	and.w	r3, r3, #32
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	4b36      	ldr	r3, [pc, #216]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a35      	ldr	r2, [pc, #212]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b33      	ldr	r3, [pc, #204]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	607b      	str	r3, [r7, #4]
 80010d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d4:	4b30      	ldr	r3, [pc, #192]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	4a2f      	ldr	r2, [pc, #188]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010da:	f043 0308 	orr.w	r3, r3, #8
 80010de:	6193      	str	r3, [r2, #24]
 80010e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001198 <MX_GPIO_Init+0x120>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	603b      	str	r3, [r7, #0]
 80010ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010f2:	482a      	ldr	r0, [pc, #168]	@ (800119c <MX_GPIO_Init+0x124>)
 80010f4:	f001 f82a 	bl	800214c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_Pin|ESP_01S_RST_Pin, GPIO_PIN_SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80010fe:	4828      	ldr	r0, [pc, #160]	@ (80011a0 <MX_GPIO_Init+0x128>)
 8001100:	f001 f824 	bl	800214c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2101      	movs	r1, #1
 8001108:	4826      	ldr	r0, [pc, #152]	@ (80011a4 <MX_GPIO_Init+0x12c>)
 800110a:	f001 f81f 	bl	800214c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800110e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001112:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001114:	2301      	movs	r3, #1
 8001116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111c:	2302      	movs	r3, #2
 800111e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001120:	f107 0310 	add.w	r3, r7, #16
 8001124:	4619      	mov	r1, r3
 8001126:	481d      	ldr	r0, [pc, #116]	@ (800119c <MX_GPIO_Init+0x124>)
 8001128:	f000 fe8c 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|ESP_01S_RST_Pin;
 800112c:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001130:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001132:	2301      	movs	r3, #1
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800113a:	2302      	movs	r3, #2
 800113c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0310 	add.w	r3, r7, #16
 8001142:	4619      	mov	r1, r3
 8001144:	4816      	ldr	r0, [pc, #88]	@ (80011a0 <MX_GPIO_Init+0x128>)
 8001146:	f000 fe7d 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RST_Pin;
 800114a:	2301      	movs	r3, #1
 800114c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001156:	2302      	movs	r3, #2
 8001158:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 800115a:	f107 0310 	add.w	r3, r7, #16
 800115e:	4619      	mov	r1, r3
 8001160:	4810      	ldr	r0, [pc, #64]	@ (80011a4 <MX_GPIO_Init+0x12c>)
 8001162:	f000 fe6f 	bl	8001e44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8001166:	2302      	movs	r3, #2
 8001168:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800116a:	4b0f      	ldr	r3, [pc, #60]	@ (80011a8 <MX_GPIO_Init+0x130>)
 800116c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116e:	2300      	movs	r3, #0
 8001170:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001172:	f107 0310 	add.w	r3, r7, #16
 8001176:	4619      	mov	r1, r3
 8001178:	480a      	ldr	r0, [pc, #40]	@ (80011a4 <MX_GPIO_Init+0x12c>)
 800117a:	f000 fe63 	bl	8001e44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	2007      	movs	r0, #7
 8001184:	f000 fe27 	bl	8001dd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001188:	2007      	movs	r0, #7
 800118a:	f000 fe40 	bl	8001e0e <HAL_NVIC_EnableIRQ>

}
 800118e:	bf00      	nop
 8001190:	3720      	adds	r7, #32
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000
 800119c:	40011000 	.word	0x40011000
 80011a0:	40010800 	.word	0x40010800
 80011a4:	40010c00 	.word	0x40010c00
 80011a8:	10110000 	.word	0x10110000

080011ac <clearBuffers.0>:
  // --- end of LoRa setup ---

  // ESP setup start


  void clearBuffers(){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	f8c7 c004 	str.w	ip, [r7, #4]
	  memset(rxBuffer,0,sizeof(rxBuffer));
 80011b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ba:	2100      	movs	r1, #0
 80011bc:	4808      	ldr	r0, [pc, #32]	@ (80011e0 <clearBuffers.0+0x34>)
 80011be:	f002 fc9d 	bl	8003afc <memset>
	  memset(ATcommand,0,sizeof(ATcommand));
 80011c2:	2296      	movs	r2, #150	@ 0x96
 80011c4:	2100      	movs	r1, #0
 80011c6:	4807      	ldr	r0, [pc, #28]	@ (80011e4 <clearBuffers.0+0x38>)
 80011c8:	f002 fc98 	bl	8003afc <memset>
	  memset(toPost,0,sizeof(toPost));
 80011cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011d0:	2100      	movs	r1, #0
 80011d2:	4805      	ldr	r0, [pc, #20]	@ (80011e8 <clearBuffers.0+0x3c>)
 80011d4:	f002 fc92 	bl	8003afc <memset>
  }
 80011d8:	bf00      	nop
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200003c0 	.word	0x200003c0
 80011e4:	20000128 	.word	0x20000128
 80011e8:	200001c0 	.word	0x200001c0

080011ec <main>:
{
 80011ec:	b5b0      	push	{r4, r5, r7, lr}
 80011ee:	b08e      	sub	sp, #56	@ 0x38
 80011f0:	af00      	add	r7, sp, #0
int main(void)
 80011f2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_Init();
 80011f8:	f000 fc90 	bl	8001b1c <HAL_Init>
  SystemClock_Config();
 80011fc:	f000 fa48 	bl	8001690 <SystemClock_Config>
  MX_GPIO_Init();
 8001200:	f7ff ff3a 	bl	8001078 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001204:	f000 facc 	bl	80017a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001208:	f000 fbec 	bl	80019e4 <MX_USART1_UART_Init>
  myLoRa = newLoRa();
 800120c:	4c8a      	ldr	r4, [pc, #552]	@ (8001438 <main+0x24c>)
 800120e:	463b      	mov	r3, r7
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fb99 	bl	8000948 <newLoRa>
 8001216:	4625      	mov	r5, r4
 8001218:	463c      	mov	r4, r7
 800121a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800121c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800121e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001220:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001222:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001226:	e885 0007 	stmia.w	r5, {r0, r1, r2}
  myLoRa.CS_port         = NSS_GPIO_Port;
 800122a:	4b83      	ldr	r3, [pc, #524]	@ (8001438 <main+0x24c>)
 800122c:	4a83      	ldr	r2, [pc, #524]	@ (800143c <main+0x250>)
 800122e:	601a      	str	r2, [r3, #0]
  myLoRa.CS_pin          = NSS_Pin;
 8001230:	4b81      	ldr	r3, [pc, #516]	@ (8001438 <main+0x24c>)
 8001232:	2210      	movs	r2, #16
 8001234:	809a      	strh	r2, [r3, #4]
  myLoRa.reset_port      = RST_GPIO_Port;
 8001236:	4b80      	ldr	r3, [pc, #512]	@ (8001438 <main+0x24c>)
 8001238:	4a81      	ldr	r2, [pc, #516]	@ (8001440 <main+0x254>)
 800123a:	609a      	str	r2, [r3, #8]
  myLoRa.reset_pin       = RST_Pin;
 800123c:	4b7e      	ldr	r3, [pc, #504]	@ (8001438 <main+0x24c>)
 800123e:	2201      	movs	r2, #1
 8001240:	819a      	strh	r2, [r3, #12]
  myLoRa.DIO0_port       = DIO0_GPIO_Port;
 8001242:	4b7d      	ldr	r3, [pc, #500]	@ (8001438 <main+0x24c>)
 8001244:	4a7e      	ldr	r2, [pc, #504]	@ (8001440 <main+0x254>)
 8001246:	611a      	str	r2, [r3, #16]
  myLoRa.DIO0_pin        = DIO0_Pin;
 8001248:	4b7b      	ldr	r3, [pc, #492]	@ (8001438 <main+0x24c>)
 800124a:	2202      	movs	r2, #2
 800124c:	829a      	strh	r2, [r3, #20]
  myLoRa.hSPIx           = &hspi1;
 800124e:	4b7a      	ldr	r3, [pc, #488]	@ (8001438 <main+0x24c>)
 8001250:	4a7c      	ldr	r2, [pc, #496]	@ (8001444 <main+0x258>)
 8001252:	619a      	str	r2, [r3, #24]
  myLoRa.frequency             = 433;							  // default = 433 MHz
 8001254:	4b78      	ldr	r3, [pc, #480]	@ (8001438 <main+0x24c>)
 8001256:	f240 12b1 	movw	r2, #433	@ 0x1b1
 800125a:	621a      	str	r2, [r3, #32]
  myLoRa.spredingFactor        = SF_7;							// default = SF_7
 800125c:	4b76      	ldr	r3, [pc, #472]	@ (8001438 <main+0x24c>)
 800125e:	2207      	movs	r2, #7
 8001260:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  myLoRa.bandWidth			   = BW_125KHz;				  // default = BW_125KHz
 8001264:	4b74      	ldr	r3, [pc, #464]	@ (8001438 <main+0x24c>)
 8001266:	2207      	movs	r2, #7
 8001268:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  myLoRa.crcRate			   = CR_4_5;						// default = CR_4_5
 800126c:	4b72      	ldr	r3, [pc, #456]	@ (8001438 <main+0x24c>)
 800126e:	2201      	movs	r2, #1
 8001270:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  myLoRa.power			       = POWER_20db;				// default = 20db
 8001274:	4b70      	ldr	r3, [pc, #448]	@ (8001438 <main+0x24c>)
 8001276:	22ff      	movs	r2, #255	@ 0xff
 8001278:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  myLoRa.overCurrentProtection = 100; 							// default = 100 mA
 800127c:	4b6e      	ldr	r3, [pc, #440]	@ (8001438 <main+0x24c>)
 800127e:	2264      	movs	r2, #100	@ 0x64
 8001280:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
  myLoRa.preamble		       = 8;		  					// default = 8;
 8001284:	4b6c      	ldr	r3, [pc, #432]	@ (8001438 <main+0x24c>)
 8001286:	2208      	movs	r2, #8
 8001288:	851a      	strh	r2, [r3, #40]	@ 0x28
  LoRa_reset(&myLoRa);
 800128a:	486b      	ldr	r0, [pc, #428]	@ (8001438 <main+0x24c>)
 800128c:	f7ff fb85 	bl	800099a <LoRa_reset>
  if(LoRa_init(&myLoRa)==LORA_OK){
 8001290:	4869      	ldr	r0, [pc, #420]	@ (8001438 <main+0x24c>)
 8001292:	f7ff fe49 	bl	8000f28 <LoRa_init>
 8001296:	4603      	mov	r3, r0
 8001298:	2bc8      	cmp	r3, #200	@ 0xc8
 800129a:	d107      	bne.n	80012ac <main+0xc0>
	LoRa_stat = 1;
 800129c:	4b6a      	ldr	r3, [pc, #424]	@ (8001448 <main+0x25c>)
 800129e:	2201      	movs	r2, #1
 80012a0:	801a      	strh	r2, [r3, #0]
	blink(3, 500);
 80012a2:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80012a6:	2003      	movs	r0, #3
 80012a8:	f000 fa58 	bl	800175c <blink>
//  memset(rxBuffer,0,sizeof(rxBuffer));
//  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
//  status = HAL_UART_Receive(&huart1, rxBuffer, 10, 100);
//  HAL_Delay(500);

  ATisOK = 0;
 80012ac:	4b67      	ldr	r3, [pc, #412]	@ (800144c <main+0x260>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 80012b2:	e029      	b.n	8001308 <main+0x11c>
	  sprintf(ATcommand,"AT+CWMODE_CUR=1\r\n");
 80012b4:	4966      	ldr	r1, [pc, #408]	@ (8001450 <main+0x264>)
 80012b6:	4867      	ldr	r0, [pc, #412]	@ (8001454 <main+0x268>)
 80012b8:	f002 fc00 	bl	8003abc <siprintf>
	  memset(rxBuffer,0,sizeof(rxBuffer));
 80012bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012c0:	2100      	movs	r1, #0
 80012c2:	4865      	ldr	r0, [pc, #404]	@ (8001458 <main+0x26c>)
 80012c4:	f002 fc1a 	bl	8003afc <memset>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80012c8:	4862      	ldr	r0, [pc, #392]	@ (8001454 <main+0x268>)
 80012ca:	f7fe ff3f 	bl	800014c <strlen>
 80012ce:	4603      	mov	r3, r0
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012d6:	495f      	ldr	r1, [pc, #380]	@ (8001454 <main+0x268>)
 80012d8:	4860      	ldr	r0, [pc, #384]	@ (800145c <main+0x270>)
 80012da:	f002 f984 	bl	80035e6 <HAL_UART_Transmit>
	  status = HAL_UART_Receive(&huart1, rxBuffer, 150, 1000);
 80012de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e2:	2296      	movs	r2, #150	@ 0x96
 80012e4:	495c      	ldr	r1, [pc, #368]	@ (8001458 <main+0x26c>)
 80012e6:	485d      	ldr	r0, [pc, #372]	@ (800145c <main+0x270>)
 80012e8:	f002 fa08 	bl	80036fc <HAL_UART_Receive>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b5b      	ldr	r3, [pc, #364]	@ (8001460 <main+0x274>)
 80012f2:	701a      	strb	r2, [r3, #0]
	  if(strstr((char *)rxBuffer,"OK")){
 80012f4:	495b      	ldr	r1, [pc, #364]	@ (8001464 <main+0x278>)
 80012f6:	4858      	ldr	r0, [pc, #352]	@ (8001458 <main+0x26c>)
 80012f8:	f002 fc15 	bl	8003b26 <strstr>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <main+0x11c>
		ATisOK = 1;
 8001302:	4b52      	ldr	r3, [pc, #328]	@ (800144c <main+0x260>)
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 8001308:	4b50      	ldr	r3, [pc, #320]	@ (800144c <main+0x260>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d0d1      	beq.n	80012b4 <main+0xc8>





  ATisOK = 0;
 8001310:	4b4e      	ldr	r3, [pc, #312]	@ (800144c <main+0x260>)
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 8001316:	e025      	b.n	8001364 <main+0x178>
	  sprintf(ATcommand,"AT+CWJAP_CUR=\"Netis Hifi Point\",\"kajaK123\"\r\n");
 8001318:	4953      	ldr	r1, [pc, #332]	@ (8001468 <main+0x27c>)
 800131a:	484e      	ldr	r0, [pc, #312]	@ (8001454 <main+0x268>)
 800131c:	f002 fbce 	bl	8003abc <siprintf>
	  memset(rxBuffer,0,sizeof(rxBuffer));
 8001320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001324:	2100      	movs	r1, #0
 8001326:	484c      	ldr	r0, [pc, #304]	@ (8001458 <main+0x26c>)
 8001328:	f002 fbe8 	bl	8003afc <memset>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 800132c:	4849      	ldr	r0, [pc, #292]	@ (8001454 <main+0x268>)
 800132e:	f7fe ff0d 	bl	800014c <strlen>
 8001332:	4603      	mov	r3, r0
 8001334:	b29a      	uxth	r2, r3
 8001336:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800133a:	4946      	ldr	r1, [pc, #280]	@ (8001454 <main+0x268>)
 800133c:	4847      	ldr	r0, [pc, #284]	@ (800145c <main+0x270>)
 800133e:	f002 f952 	bl	80035e6 <HAL_UART_Transmit>
	  HAL_UART_Receive(&huart1, rxBuffer, 150, 20000);
 8001342:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001346:	2296      	movs	r2, #150	@ 0x96
 8001348:	4943      	ldr	r1, [pc, #268]	@ (8001458 <main+0x26c>)
 800134a:	4844      	ldr	r0, [pc, #272]	@ (800145c <main+0x270>)
 800134c:	f002 f9d6 	bl	80036fc <HAL_UART_Receive>
	  if(strstr((char *)rxBuffer,"CONNECTED")){
 8001350:	4946      	ldr	r1, [pc, #280]	@ (800146c <main+0x280>)
 8001352:	4841      	ldr	r0, [pc, #260]	@ (8001458 <main+0x26c>)
 8001354:	f002 fbe7 	bl	8003b26 <strstr>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d002      	beq.n	8001364 <main+0x178>
		  ATisOK = 1;
 800135e:	4b3b      	ldr	r3, [pc, #236]	@ (800144c <main+0x260>)
 8001360:	2201      	movs	r2, #1
 8001362:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 8001364:	4b39      	ldr	r3, [pc, #228]	@ (800144c <main+0x260>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d0d5      	beq.n	8001318 <main+0x12c>
	  }

  }
  ATisOK = 0;
 800136c:	4b37      	ldr	r3, [pc, #220]	@ (800144c <main+0x260>)
 800136e:	2200      	movs	r2, #0
 8001370:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 8001372:	e025      	b.n	80013c0 <main+0x1d4>
	  sprintf(ATcommand,"AT+CIPMUX=0\r\n");
 8001374:	493e      	ldr	r1, [pc, #248]	@ (8001470 <main+0x284>)
 8001376:	4837      	ldr	r0, [pc, #220]	@ (8001454 <main+0x268>)
 8001378:	f002 fba0 	bl	8003abc <siprintf>
	  memset(rxBuffer,0,sizeof(rxBuffer));
 800137c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001380:	2100      	movs	r1, #0
 8001382:	4835      	ldr	r0, [pc, #212]	@ (8001458 <main+0x26c>)
 8001384:	f002 fbba 	bl	8003afc <memset>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001388:	4832      	ldr	r0, [pc, #200]	@ (8001454 <main+0x268>)
 800138a:	f7fe fedf 	bl	800014c <strlen>
 800138e:	4603      	mov	r3, r0
 8001390:	b29a      	uxth	r2, r3
 8001392:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001396:	492f      	ldr	r1, [pc, #188]	@ (8001454 <main+0x268>)
 8001398:	4830      	ldr	r0, [pc, #192]	@ (800145c <main+0x270>)
 800139a:	f002 f924 	bl	80035e6 <HAL_UART_Transmit>
	  HAL_UART_Receive(&huart1, rxBuffer, 50, 1000);
 800139e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a2:	2232      	movs	r2, #50	@ 0x32
 80013a4:	492c      	ldr	r1, [pc, #176]	@ (8001458 <main+0x26c>)
 80013a6:	482d      	ldr	r0, [pc, #180]	@ (800145c <main+0x270>)
 80013a8:	f002 f9a8 	bl	80036fc <HAL_UART_Receive>
	  if(strstr((char *)rxBuffer,"OK")){
 80013ac:	492d      	ldr	r1, [pc, #180]	@ (8001464 <main+0x278>)
 80013ae:	482a      	ldr	r0, [pc, #168]	@ (8001458 <main+0x26c>)
 80013b0:	f002 fbb9 	bl	8003b26 <strstr>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d002      	beq.n	80013c0 <main+0x1d4>
		ATisOK = 1;
 80013ba:	4b24      	ldr	r3, [pc, #144]	@ (800144c <main+0x260>)
 80013bc:	2201      	movs	r2, #1
 80013be:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 80013c0:	4b22      	ldr	r3, [pc, #136]	@ (800144c <main+0x260>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0d5      	beq.n	8001374 <main+0x188>
	  }

  }
  ATisOK = 0;
 80013c8:	4b20      	ldr	r3, [pc, #128]	@ (800144c <main+0x260>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 80013ce:	e025      	b.n	800141c <main+0x230>
  	  sprintf(ATcommand,"AT+CIFSR\r\n");
 80013d0:	4928      	ldr	r1, [pc, #160]	@ (8001474 <main+0x288>)
 80013d2:	4820      	ldr	r0, [pc, #128]	@ (8001454 <main+0x268>)
 80013d4:	f002 fb72 	bl	8003abc <siprintf>
  	  memset(rxBuffer,0,sizeof(rxBuffer));
 80013d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013dc:	2100      	movs	r1, #0
 80013de:	481e      	ldr	r0, [pc, #120]	@ (8001458 <main+0x26c>)
 80013e0:	f002 fb8c 	bl	8003afc <memset>
  	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80013e4:	481b      	ldr	r0, [pc, #108]	@ (8001454 <main+0x268>)
 80013e6:	f7fe feb1 	bl	800014c <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f2:	4918      	ldr	r1, [pc, #96]	@ (8001454 <main+0x268>)
 80013f4:	4819      	ldr	r0, [pc, #100]	@ (800145c <main+0x270>)
 80013f6:	f002 f8f6 	bl	80035e6 <HAL_UART_Transmit>
  	  HAL_UART_Receive(&huart1, rxBuffer, 50, 2000);
 80013fa:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80013fe:	2232      	movs	r2, #50	@ 0x32
 8001400:	4915      	ldr	r1, [pc, #84]	@ (8001458 <main+0x26c>)
 8001402:	4816      	ldr	r0, [pc, #88]	@ (800145c <main+0x270>)
 8001404:	f002 f97a 	bl	80036fc <HAL_UART_Receive>
  	  if(strstr((char *)rxBuffer,"STAIP")){
 8001408:	491b      	ldr	r1, [pc, #108]	@ (8001478 <main+0x28c>)
 800140a:	4813      	ldr	r0, [pc, #76]	@ (8001458 <main+0x26c>)
 800140c:	f002 fb8b 	bl	8003b26 <strstr>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d002      	beq.n	800141c <main+0x230>
  		ATisOK = 1;
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <main+0x260>)
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 800141c:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <main+0x260>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0d5      	beq.n	80013d0 <main+0x1e4>
  	  }

  }

  clearBuffers();
 8001424:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001428:	469c      	mov	ip, r3
 800142a:	f7ff febf 	bl	80011ac <clearBuffers.0>
  ATisOK = 0;
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <main+0x260>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 8001434:	e043      	b.n	80014be <main+0x2d2>
 8001436:	bf00      	nop
 8001438:	20000078 	.word	0x20000078
 800143c:	40010800 	.word	0x40010800
 8001440:	40010c00 	.word	0x40010c00
 8001444:	200005c4 	.word	0x200005c4
 8001448:	200000a4 	.word	0x200000a4
 800144c:	200005c0 	.word	0x200005c0
 8001450:	080044d0 	.word	0x080044d0
 8001454:	20000128 	.word	0x20000128
 8001458:	200003c0 	.word	0x200003c0
 800145c:	20000620 	.word	0x20000620
 8001460:	200005c1 	.word	0x200005c1
 8001464:	080044e4 	.word	0x080044e4
 8001468:	080044e8 	.word	0x080044e8
 800146c:	08004518 	.word	0x08004518
 8001470:	08004524 	.word	0x08004524
 8001474:	08004534 	.word	0x08004534
 8001478:	08004540 	.word	0x08004540
	  sprintf(ATcommand,"AT+CIPSTART=\"TCP\",\"192.168.1.2\",8000\r\n");
 800147c:	4977      	ldr	r1, [pc, #476]	@ (800165c <main+0x470>)
 800147e:	4878      	ldr	r0, [pc, #480]	@ (8001660 <main+0x474>)
 8001480:	f002 fb1c 	bl	8003abc <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001484:	4876      	ldr	r0, [pc, #472]	@ (8001660 <main+0x474>)
 8001486:	f7fe fe61 	bl	800014c <strlen>
 800148a:	4603      	mov	r3, r0
 800148c:	b29a      	uxth	r2, r3
 800148e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001492:	4973      	ldr	r1, [pc, #460]	@ (8001660 <main+0x474>)
 8001494:	4873      	ldr	r0, [pc, #460]	@ (8001664 <main+0x478>)
 8001496:	f002 f8a6 	bl	80035e6 <HAL_UART_Transmit>
	  HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 800149a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800149e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a2:	4971      	ldr	r1, [pc, #452]	@ (8001668 <main+0x47c>)
 80014a4:	486f      	ldr	r0, [pc, #444]	@ (8001664 <main+0x478>)
 80014a6:	f002 f929 	bl	80036fc <HAL_UART_Receive>
	  if(strstr((char *)rxBuffer,"CONNECT")){
 80014aa:	4970      	ldr	r1, [pc, #448]	@ (800166c <main+0x480>)
 80014ac:	486e      	ldr	r0, [pc, #440]	@ (8001668 <main+0x47c>)
 80014ae:	f002 fb3a 	bl	8003b26 <strstr>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <main+0x2d2>
		  ATisOK = 1;
 80014b8:	4b6d      	ldr	r3, [pc, #436]	@ (8001670 <main+0x484>)
 80014ba:	2201      	movs	r2, #1
 80014bc:	701a      	strb	r2, [r3, #0]
  while(!ATisOK){
 80014be:	4b6c      	ldr	r3, [pc, #432]	@ (8001670 <main+0x484>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0da      	beq.n	800147c <main+0x290>
	  }

  }

  clearBuffers();
 80014c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014ca:	469c      	mov	ip, r3
 80014cc:	f7ff fe6e 	bl	80011ac <clearBuffers.0>
  if (!strstr((char *)rxBuffer, "STATUS:3")) {
 80014d0:	4968      	ldr	r1, [pc, #416]	@ (8001674 <main+0x488>)
 80014d2:	4865      	ldr	r0, [pc, #404]	@ (8001668 <main+0x47c>)
 80014d4:	f002 fb27 	bl	8003b26 <strstr>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d116      	bne.n	800150c <main+0x320>
	  sprintf(ATcommand,"AT+CIPSTATUS\r\n");
 80014de:	4966      	ldr	r1, [pc, #408]	@ (8001678 <main+0x48c>)
 80014e0:	485f      	ldr	r0, [pc, #380]	@ (8001660 <main+0x474>)
 80014e2:	f002 faeb 	bl	8003abc <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 80014e6:	485e      	ldr	r0, [pc, #376]	@ (8001660 <main+0x474>)
 80014e8:	f7fe fe30 	bl	800014c <strlen>
 80014ec:	4603      	mov	r3, r0
 80014ee:	b29a      	uxth	r2, r3
 80014f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014f4:	495a      	ldr	r1, [pc, #360]	@ (8001660 <main+0x474>)
 80014f6:	485b      	ldr	r0, [pc, #364]	@ (8001664 <main+0x478>)
 80014f8:	f002 f875 	bl	80035e6 <HAL_UART_Transmit>
	  HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 80014fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001500:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001504:	4958      	ldr	r1, [pc, #352]	@ (8001668 <main+0x47c>)
 8001506:	4857      	ldr	r0, [pc, #348]	@ (8001664 <main+0x478>)
 8001508:	f002 f8f8 	bl	80036fc <HAL_UART_Receive>


	  // ESP-01s


  clearBuffers();
 800150c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001510:	469c      	mov	ip, r3
 8001512:	f7ff fe4b 	bl	80011ac <clearBuffers.0>
	ATisOK = 0;
 8001516:	4b56      	ldr	r3, [pc, #344]	@ (8001670 <main+0x484>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
	while(!ATisOK){
 800151c:	e023      	b.n	8001566 <main+0x37a>
	  sprintf(ATcommand,"AT+CIPSTART=\"TCP\",\"192.168.1.2\",8000\r\n");
 800151e:	494f      	ldr	r1, [pc, #316]	@ (800165c <main+0x470>)
 8001520:	484f      	ldr	r0, [pc, #316]	@ (8001660 <main+0x474>)
 8001522:	f002 facb 	bl	8003abc <siprintf>
	  HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),1000);
 8001526:	484e      	ldr	r0, [pc, #312]	@ (8001660 <main+0x474>)
 8001528:	f7fe fe10 	bl	800014c <strlen>
 800152c:	4603      	mov	r3, r0
 800152e:	b29a      	uxth	r2, r3
 8001530:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001534:	494a      	ldr	r1, [pc, #296]	@ (8001660 <main+0x474>)
 8001536:	484b      	ldr	r0, [pc, #300]	@ (8001664 <main+0x478>)
 8001538:	f002 f855 	bl	80035e6 <HAL_UART_Transmit>
	  HAL_UART_Receive (&huart1, rxBuffer, 512, 1000);
 800153c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001544:	4948      	ldr	r1, [pc, #288]	@ (8001668 <main+0x47c>)
 8001546:	4847      	ldr	r0, [pc, #284]	@ (8001664 <main+0x478>)
 8001548:	f002 f8d8 	bl	80036fc <HAL_UART_Receive>
	  if(strstr((char *)rxBuffer,"CONNECT")){
 800154c:	4947      	ldr	r1, [pc, #284]	@ (800166c <main+0x480>)
 800154e:	4846      	ldr	r0, [pc, #280]	@ (8001668 <main+0x47c>)
 8001550:	f002 fae9 	bl	8003b26 <strstr>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d002      	beq.n	8001560 <main+0x374>
		  ATisOK = 1;
 800155a:	4b45      	ldr	r3, [pc, #276]	@ (8001670 <main+0x484>)
 800155c:	2201      	movs	r2, #1
 800155e:	701a      	strb	r2, [r3, #0]
	  }
	  HAL_Delay(200);
 8001560:	20c8      	movs	r0, #200	@ 0xc8
 8001562:	f000 fb3d 	bl	8001be0 <HAL_Delay>
	while(!ATisOK){
 8001566:	4b42      	ldr	r3, [pc, #264]	@ (8001670 <main+0x484>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d0d7      	beq.n	800151e <main+0x332>
//		HAL_Delay(500);
//		}



	clearBuffers();
 800156e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001572:	469c      	mov	ip, r3
 8001574:	f7ff fe1a 	bl	80011ac <clearBuffers.0>
	// POST request
	sprintf(toPost,    	"POST /api/post-response/ HTTP/1.1\r\n"
 8001578:	4940      	ldr	r1, [pc, #256]	@ (800167c <main+0x490>)
 800157a:	4841      	ldr	r0, [pc, #260]	@ (8001680 <main+0x494>)
 800157c:	f002 fa9e 	bl	8003abc <siprintf>
//						"{\r\n"
//							"\"name\": \"Apple MacBook Pro 16\",\r\n"
//							"\"data\": {\r\n"
//							"\"year\": 2019,\r\n"
//						"}\r\n\r\n");
	sprintf(ATcommand,"AT+CIPSEND=%d\r\n", strlen(toPost));
 8001580:	483f      	ldr	r0, [pc, #252]	@ (8001680 <main+0x494>)
 8001582:	f7fe fde3 	bl	800014c <strlen>
 8001586:	4603      	mov	r3, r0
 8001588:	461a      	mov	r2, r3
 800158a:	493e      	ldr	r1, [pc, #248]	@ (8001684 <main+0x498>)
 800158c:	4834      	ldr	r0, [pc, #208]	@ (8001660 <main+0x474>)
 800158e:	f002 fa95 	bl	8003abc <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),3000);
 8001592:	4833      	ldr	r0, [pc, #204]	@ (8001660 <main+0x474>)
 8001594:	f7fe fdda 	bl	800014c <strlen>
 8001598:	4603      	mov	r3, r0
 800159a:	b29a      	uxth	r2, r3
 800159c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80015a0:	492f      	ldr	r1, [pc, #188]	@ (8001660 <main+0x474>)
 80015a2:	4830      	ldr	r0, [pc, #192]	@ (8001664 <main+0x478>)
 80015a4:	f002 f81f 	bl	80035e6 <HAL_UART_Transmit>
	status = HAL_UART_Receive(&huart1, rxBuffer, 512, 5000);
 80015a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80015ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015b0:	492d      	ldr	r1, [pc, #180]	@ (8001668 <main+0x47c>)
 80015b2:	482c      	ldr	r0, [pc, #176]	@ (8001664 <main+0x478>)
 80015b4:	f002 f8a2 	bl	80036fc <HAL_UART_Receive>
 80015b8:	4603      	mov	r3, r0
 80015ba:	461a      	mov	r2, r3
 80015bc:	4b32      	ldr	r3, [pc, #200]	@ (8001688 <main+0x49c>)
 80015be:	701a      	strb	r2, [r3, #0]
	HAL_Delay(200);
 80015c0:	20c8      	movs	r0, #200	@ 0xc8
 80015c2:	f000 fb0d 	bl	8001be0 <HAL_Delay>
	if(strstr((char *)rxBuffer,">")){
 80015c6:	213e      	movs	r1, #62	@ 0x3e
 80015c8:	4827      	ldr	r0, [pc, #156]	@ (8001668 <main+0x47c>)
 80015ca:	f002 fa9f 	bl	8003b0c <strchr>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d01f      	beq.n	8001614 <main+0x428>
		memset(rxBuffer,0,sizeof(rxBuffer));
 80015d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015d8:	2100      	movs	r1, #0
 80015da:	4823      	ldr	r0, [pc, #140]	@ (8001668 <main+0x47c>)
 80015dc:	f002 fa8e 	bl	8003afc <memset>
		HAL_UART_Transmit(&huart1,(uint8_t *)toPost,strlen(toPost),1000);
 80015e0:	4827      	ldr	r0, [pc, #156]	@ (8001680 <main+0x494>)
 80015e2:	f7fe fdb3 	bl	800014c <strlen>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ee:	4924      	ldr	r1, [pc, #144]	@ (8001680 <main+0x494>)
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <main+0x478>)
 80015f2:	f001 fff8 	bl	80035e6 <HAL_UART_Transmit>
		status = HAL_UART_Receive(&huart1, rxBuffer, 512, 5000);
 80015f6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80015fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015fe:	491a      	ldr	r1, [pc, #104]	@ (8001668 <main+0x47c>)
 8001600:	4818      	ldr	r0, [pc, #96]	@ (8001664 <main+0x478>)
 8001602:	f002 f87b 	bl	80036fc <HAL_UART_Receive>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <main+0x49c>)
 800160c:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 800160e:	20c8      	movs	r0, #200	@ 0xc8
 8001610:	f000 fae6 	bl	8001be0 <HAL_Delay>
	}

	sprintf(ATcommand,"AT+CIPCLOSE\r\n");
 8001614:	491d      	ldr	r1, [pc, #116]	@ (800168c <main+0x4a0>)
 8001616:	4812      	ldr	r0, [pc, #72]	@ (8001660 <main+0x474>)
 8001618:	f002 fa50 	bl	8003abc <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t *)ATcommand,strlen(ATcommand),3000);
 800161c:	4810      	ldr	r0, [pc, #64]	@ (8001660 <main+0x474>)
 800161e:	f7fe fd95 	bl	800014c <strlen>
 8001622:	4603      	mov	r3, r0
 8001624:	b29a      	uxth	r2, r3
 8001626:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800162a:	490d      	ldr	r1, [pc, #52]	@ (8001660 <main+0x474>)
 800162c:	480d      	ldr	r0, [pc, #52]	@ (8001664 <main+0x478>)
 800162e:	f001 ffda 	bl	80035e6 <HAL_UART_Transmit>
	status = HAL_UART_Receive(&huart1, rxBuffer, 512, 5000);
 8001632:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001636:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800163a:	490b      	ldr	r1, [pc, #44]	@ (8001668 <main+0x47c>)
 800163c:	4809      	ldr	r0, [pc, #36]	@ (8001664 <main+0x478>)
 800163e:	f002 f85d 	bl	80036fc <HAL_UART_Receive>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	4b10      	ldr	r3, [pc, #64]	@ (8001688 <main+0x49c>)
 8001648:	701a      	strb	r2, [r3, #0]
	HAL_Delay(500);
 800164a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800164e:	f000 fac7 	bl	8001be0 <HAL_Delay>

	HAL_Delay(2000);
 8001652:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001656:	f000 fac3 	bl	8001be0 <HAL_Delay>
  clearBuffers();
 800165a:	e757      	b.n	800150c <main+0x320>
 800165c:	08004548 	.word	0x08004548
 8001660:	20000128 	.word	0x20000128
 8001664:	20000620 	.word	0x20000620
 8001668:	200003c0 	.word	0x200003c0
 800166c:	08004570 	.word	0x08004570
 8001670:	200005c0 	.word	0x200005c0
 8001674:	08004578 	.word	0x08004578
 8001678:	08004584 	.word	0x08004584
 800167c:	08004594 	.word	0x08004594
 8001680:	200001c0 	.word	0x200001c0
 8001684:	0800460c 	.word	0x0800460c
 8001688:	200005c1 	.word	0x200005c1
 800168c:	0800461c 	.word	0x0800461c

08001690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b090      	sub	sp, #64	@ 0x40
 8001694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001696:	f107 0318 	add.w	r3, r7, #24
 800169a:	2228      	movs	r2, #40	@ 0x28
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f002 fa2c 	bl	8003afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80016bc:	2300      	movs	r3, #0
 80016be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016c0:	2301      	movs	r3, #1
 80016c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016c4:	2302      	movs	r3, #2
 80016c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016ce:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80016d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016d4:	f107 0318 	add.w	r3, r7, #24
 80016d8:	4618      	mov	r0, r3
 80016da:	f000 fd81 	bl	80021e0 <HAL_RCC_OscConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80016e4:	f000 f834 	bl	8001750 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016e8:	230f      	movs	r3, #15
 80016ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ec:	2302      	movs	r3, #2
 80016ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2102      	movs	r1, #2
 8001702:	4618      	mov	r0, r3
 8001704:	f000 ffee 	bl	80026e4 <HAL_RCC_ClockConfig>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800170e:	f000 f81f 	bl	8001750 <Error_Handler>
  }
}
 8001712:	bf00      	nop
 8001714:	3740      	adds	r7, #64	@ 0x40
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

// EXTI interruption function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin==DIO0_Pin){
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	2b02      	cmp	r3, #2
 800172a:	d108      	bne.n	800173e <HAL_GPIO_EXTI_Callback+0x22>

	  LoRa_receive(&myLoRa,read_data, 2);
 800172c:	2202      	movs	r2, #2
 800172e:	4906      	ldr	r1, [pc, #24]	@ (8001748 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001730:	4806      	ldr	r0, [pc, #24]	@ (800174c <HAL_GPIO_EXTI_Callback+0x30>)
 8001732:	f7ff fb99 	bl	8000e68 <LoRa_receive>
	  blink(5, 100);
 8001736:	2164      	movs	r1, #100	@ 0x64
 8001738:	2005      	movs	r0, #5
 800173a:	f000 f80f 	bl	800175c <blink>
  }

}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200000a8 	.word	0x200000a8
 800174c:	20000078 	.word	0x20000078

08001750 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001754:	b672      	cpsid	i
}
 8001756:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <Error_Handler+0x8>

0800175c <blink>:
#include "spi.h"
#include "gpio.h"

#include "stdio.h"
#include "string.h"
void blink(int times, int interval){
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800176c:	480b      	ldr	r0, [pc, #44]	@ (800179c <blink+0x40>)
 800176e:	f000 fced 	bl	800214c <HAL_GPIO_WritePin>
	while(times>0){
 8001772:	e00b      	b.n	800178c <blink+0x30>
		times--;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	607b      	str	r3, [r7, #4]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800177a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800177e:	4807      	ldr	r0, [pc, #28]	@ (800179c <blink+0x40>)
 8001780:	f000 fcfc 	bl	800217c <HAL_GPIO_TogglePin>
		HAL_Delay(interval);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	4618      	mov	r0, r3
 8001788:	f000 fa2a 	bl	8001be0 <HAL_Delay>
	while(times>0){
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	dcf0      	bgt.n	8001774 <blink+0x18>
	}
}
 8001792:	bf00      	nop
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40011000 	.word	0x40011000

080017a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80017a4:	4b17      	ldr	r3, [pc, #92]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017a6:	4a18      	ldr	r2, [pc, #96]	@ (8001808 <MX_SPI1_Init+0x68>)
 80017a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017aa:	4b16      	ldr	r3, [pc, #88]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80017b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017b2:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017b8:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017be:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80017ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017d4:	2210      	movs	r2, #16
 80017d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017da:	2200      	movs	r2, #0
 80017dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017ec:	220a      	movs	r2, #10
 80017ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <MX_SPI1_Init+0x64>)
 80017f2:	f001 f905 	bl	8002a00 <HAL_SPI_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80017fc:	f7ff ffa8 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	200005c4 	.word	0x200005c4
 8001808:	40013000 	.word	0x40013000

0800180c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a1b      	ldr	r2, [pc, #108]	@ (8001894 <HAL_SPI_MspInit+0x88>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d12f      	bne.n	800188c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800182c:	4b1a      	ldr	r3, [pc, #104]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 800182e:	699b      	ldr	r3, [r3, #24]
 8001830:	4a19      	ldr	r2, [pc, #100]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 8001832:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001836:	6193      	str	r3, [r2, #24]
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001844:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a13      	ldr	r2, [pc, #76]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 800184a:	f043 0304 	orr.w	r3, r3, #4
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <HAL_SPI_MspInit+0x8c>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800185c:	23a0      	movs	r3, #160	@ 0xa0
 800185e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001860:	2302      	movs	r3, #2
 8001862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	4619      	mov	r1, r3
 800186e:	480b      	ldr	r0, [pc, #44]	@ (800189c <HAL_SPI_MspInit+0x90>)
 8001870:	f000 fae8 	bl	8001e44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001874:	2340      	movs	r3, #64	@ 0x40
 8001876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187c:	2300      	movs	r3, #0
 800187e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001880:	f107 0310 	add.w	r3, r7, #16
 8001884:	4619      	mov	r1, r3
 8001886:	4805      	ldr	r0, [pc, #20]	@ (800189c <HAL_SPI_MspInit+0x90>)
 8001888:	f000 fadc 	bl	8001e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800188c:	bf00      	nop
 800188e:	3720      	adds	r7, #32
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40013000 	.word	0x40013000
 8001898:	40021000 	.word	0x40021000
 800189c:	40010800 	.word	0x40010800

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_MspInit+0x5c>)
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	4a14      	ldr	r2, [pc, #80]	@ (80018fc <HAL_MspInit+0x5c>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6193      	str	r3, [r2, #24]
 80018b2:	4b12      	ldr	r3, [pc, #72]	@ (80018fc <HAL_MspInit+0x5c>)
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018be:	4b0f      	ldr	r3, [pc, #60]	@ (80018fc <HAL_MspInit+0x5c>)
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	4a0e      	ldr	r2, [pc, #56]	@ (80018fc <HAL_MspInit+0x5c>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	61d3      	str	r3, [r2, #28]
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <HAL_MspInit+0x5c>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001900 <HAL_MspInit+0x60>)
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <HAL_MspInit+0x60>)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc80      	pop	{r7}
 80018fa:	4770      	bx	lr
 80018fc:	40021000 	.word	0x40021000
 8001900:	40010000 	.word	0x40010000

08001904 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <NMI_Handler+0x4>

0800190c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <HardFault_Handler+0x4>

08001914 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <MemManage_Handler+0x4>

0800191c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <BusFault_Handler+0x4>

08001924 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <UsageFault_Handler+0x4>

0800192c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr

08001938 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr

08001950 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001954:	f000 f928 	bl	8001ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}

0800195c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 8001960:	2002      	movs	r0, #2
 8001962:	f000 fc25 	bl	80021b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
	...

0800196c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001974:	4a14      	ldr	r2, [pc, #80]	@ (80019c8 <_sbrk+0x5c>)
 8001976:	4b15      	ldr	r3, [pc, #84]	@ (80019cc <_sbrk+0x60>)
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001980:	4b13      	ldr	r3, [pc, #76]	@ (80019d0 <_sbrk+0x64>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d102      	bne.n	800198e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001988:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <_sbrk+0x64>)
 800198a:	4a12      	ldr	r2, [pc, #72]	@ (80019d4 <_sbrk+0x68>)
 800198c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800198e:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <_sbrk+0x64>)
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4413      	add	r3, r2
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	429a      	cmp	r2, r3
 800199a:	d207      	bcs.n	80019ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800199c:	f002 f8da 	bl	8003b54 <__errno>
 80019a0:	4603      	mov	r3, r0
 80019a2:	220c      	movs	r2, #12
 80019a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
 80019aa:	e009      	b.n	80019c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019ac:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <_sbrk+0x64>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019b2:	4b07      	ldr	r3, [pc, #28]	@ (80019d0 <_sbrk+0x64>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4413      	add	r3, r2
 80019ba:	4a05      	ldr	r2, [pc, #20]	@ (80019d0 <_sbrk+0x64>)
 80019bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019be:	68fb      	ldr	r3, [r7, #12]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20005000 	.word	0x20005000
 80019cc:	00000400 	.word	0x00000400
 80019d0:	2000061c 	.word	0x2000061c
 80019d4:	200007b8 	.word	0x200007b8

080019d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019e8:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 80019ea:	4a12      	ldr	r2, [pc, #72]	@ (8001a34 <MX_USART1_UART_Init+0x50>)
 80019ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019ee:	4b10      	ldr	r3, [pc, #64]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 80019f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a14:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a1a:	4805      	ldr	r0, [pc, #20]	@ (8001a30 <MX_USART1_UART_Init+0x4c>)
 8001a1c:	f001 fd93 	bl	8003546 <HAL_UART_Init>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a26:	f7ff fe93 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20000620 	.word	0x20000620
 8001a34:	40013800 	.word	0x40013800

08001a38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	f107 0310 	add.w	r3, r7, #16
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac4 <HAL_UART_MspInit+0x8c>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d131      	bne.n	8001abc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a58:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a70:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a14      	ldr	r2, [pc, #80]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a76:	f043 0304 	orr.w	r3, r3, #4
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ac8 <HAL_UART_MspInit+0x90>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	60bb      	str	r3, [r7, #8]
 8001a86:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ESP_01S_TX_Pin;
 8001a88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a92:	2303      	movs	r3, #3
 8001a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ESP_01S_TX_GPIO_Port, &GPIO_InitStruct);
 8001a96:	f107 0310 	add.w	r3, r7, #16
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480b      	ldr	r0, [pc, #44]	@ (8001acc <HAL_UART_MspInit+0x94>)
 8001a9e:	f000 f9d1 	bl	8001e44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ESP_01S_RX_Pin;
 8001aa2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001aa6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(ESP_01S_RX_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0310 	add.w	r3, r7, #16
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_UART_MspInit+0x94>)
 8001ab8:	f000 f9c4 	bl	8001e44 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001abc:	bf00      	nop
 8001abe:	3720      	adds	r7, #32
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40013800 	.word	0x40013800
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40010800 	.word	0x40010800

08001ad0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ad0:	f7ff ff82 	bl	80019d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ad4:	480b      	ldr	r0, [pc, #44]	@ (8001b04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ad6:	490c      	ldr	r1, [pc, #48]	@ (8001b08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ad8:	4a0c      	ldr	r2, [pc, #48]	@ (8001b0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a09      	ldr	r2, [pc, #36]	@ (8001b10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001aec:	4c09      	ldr	r4, [pc, #36]	@ (8001b14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001afa:	f002 f831 	bl	8003b60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001afe:	f7ff fb75 	bl	80011ec <main>
  bx lr
 8001b02:	4770      	bx	lr
  ldr r0, =_sdata
 8001b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b08:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001b0c:	0800469c 	.word	0x0800469c
  ldr r2, =_sbss
 8001b10:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001b14:	200007b4 	.word	0x200007b4

08001b18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b18:	e7fe      	b.n	8001b18 <ADC1_2_IRQHandler>
	...

08001b1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b20:	4b08      	ldr	r3, [pc, #32]	@ (8001b44 <HAL_Init+0x28>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a07      	ldr	r2, [pc, #28]	@ (8001b44 <HAL_Init+0x28>)
 8001b26:	f043 0310 	orr.w	r3, r3, #16
 8001b2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b2c:	2003      	movs	r0, #3
 8001b2e:	f000 f947 	bl	8001dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b32:	200f      	movs	r0, #15
 8001b34:	f000 f808 	bl	8001b48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b38:	f7ff feb2 	bl	80018a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40022000 	.word	0x40022000

08001b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x54>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4b12      	ldr	r3, [pc, #72]	@ (8001ba0 <HAL_InitTick+0x58>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 f95f 	bl	8001e2a <HAL_SYSTICK_Config>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00e      	b.n	8001b94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b0f      	cmp	r3, #15
 8001b7a:	d80a      	bhi.n	8001b92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295
 8001b84:	f000 f927 	bl	8001dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b88:	4a06      	ldr	r2, [pc, #24]	@ (8001ba4 <HAL_InitTick+0x5c>)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	e000      	b.n	8001b94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	20000004 	.word	0x20000004

08001ba8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_IncTick+0x1c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	4b05      	ldr	r3, [pc, #20]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a03      	ldr	r2, [pc, #12]	@ (8001bc8 <HAL_IncTick+0x20>)
 8001bba:	6013      	str	r3, [r2, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	20000668 	.word	0x20000668

08001bcc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b02      	ldr	r3, [pc, #8]	@ (8001bdc <HAL_GetTick+0x10>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bc80      	pop	{r7}
 8001bda:	4770      	bx	lr
 8001bdc:	20000668 	.word	0x20000668

08001be0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001be8:	f7ff fff0 	bl	8001bcc <HAL_GetTick>
 8001bec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d005      	beq.n	8001c06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfa:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_Delay+0x44>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4413      	add	r3, r2
 8001c04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c06:	bf00      	nop
 8001c08:	f7ff ffe0 	bl	8001bcc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d8f7      	bhi.n	8001c08 <HAL_Delay+0x28>
  {
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000008 	.word	0x20000008

08001c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b085      	sub	sp, #20
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f003 0307 	and.w	r3, r3, #7
 8001c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c38:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c3e:	68ba      	ldr	r2, [r7, #8]
 8001c40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c44:	4013      	ands	r3, r2
 8001c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c4c:	68bb      	ldr	r3, [r7, #8]
 8001c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c5a:	4a04      	ldr	r2, [pc, #16]	@ (8001c6c <__NVIC_SetPriorityGrouping+0x44>)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	60d3      	str	r3, [r2, #12]
}
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bc80      	pop	{r7}
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c74:	4b04      	ldr	r3, [pc, #16]	@ (8001c88 <__NVIC_GetPriorityGrouping+0x18>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	0a1b      	lsrs	r3, r3, #8
 8001c7a:	f003 0307 	and.w	r3, r3, #7
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bc80      	pop	{r7}
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b083      	sub	sp, #12
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	db0b      	blt.n	8001cb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	f003 021f 	and.w	r2, r3, #31
 8001ca4:	4906      	ldr	r1, [pc, #24]	@ (8001cc0 <__NVIC_EnableIRQ+0x34>)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	095b      	lsrs	r3, r3, #5
 8001cac:	2001      	movs	r0, #1
 8001cae:	fa00 f202 	lsl.w	r2, r0, r2
 8001cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	e000e100 	.word	0xe000e100

08001cc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	6039      	str	r1, [r7, #0]
 8001cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	db0a      	blt.n	8001cee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	490c      	ldr	r1, [pc, #48]	@ (8001d10 <__NVIC_SetPriority+0x4c>)
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	0112      	lsls	r2, r2, #4
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	440b      	add	r3, r1
 8001ce8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cec:	e00a      	b.n	8001d04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	4908      	ldr	r1, [pc, #32]	@ (8001d14 <__NVIC_SetPriority+0x50>)
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	f003 030f 	and.w	r3, r3, #15
 8001cfa:	3b04      	subs	r3, #4
 8001cfc:	0112      	lsls	r2, r2, #4
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	440b      	add	r3, r1
 8001d02:	761a      	strb	r2, [r3, #24]
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000e100 	.word	0xe000e100
 8001d14:	e000ed00 	.word	0xe000ed00

08001d18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	@ 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f1c3 0307 	rsb	r3, r3, #7
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	bf28      	it	cs
 8001d36:	2304      	movcs	r3, #4
 8001d38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d3a:	69fb      	ldr	r3, [r7, #28]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d902      	bls.n	8001d48 <NVIC_EncodePriority+0x30>
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	3b03      	subs	r3, #3
 8001d46:	e000      	b.n	8001d4a <NVIC_EncodePriority+0x32>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43da      	mvns	r2, r3
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	401a      	ands	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d60:	f04f 31ff 	mov.w	r1, #4294967295
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6a:	43d9      	mvns	r1, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d70:	4313      	orrs	r3, r2
         );
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3724      	adds	r7, #36	@ 0x24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr

08001d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d8c:	d301      	bcc.n	8001d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e00f      	b.n	8001db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d92:	4a0a      	ldr	r2, [pc, #40]	@ (8001dbc <SysTick_Config+0x40>)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3b01      	subs	r3, #1
 8001d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d9a:	210f      	movs	r1, #15
 8001d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8001da0:	f7ff ff90 	bl	8001cc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <SysTick_Config+0x40>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001daa:	4b04      	ldr	r3, [pc, #16]	@ (8001dbc <SysTick_Config+0x40>)
 8001dac:	2207      	movs	r2, #7
 8001dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	e000e010 	.word	0xe000e010

08001dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ff2d 	bl	8001c28 <__NVIC_SetPriorityGrouping>
}
 8001dce:	bf00      	nop
 8001dd0:	3708      	adds	r7, #8
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	b086      	sub	sp, #24
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	4603      	mov	r3, r0
 8001dde:	60b9      	str	r1, [r7, #8]
 8001de0:	607a      	str	r2, [r7, #4]
 8001de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de8:	f7ff ff42 	bl	8001c70 <__NVIC_GetPriorityGrouping>
 8001dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68b9      	ldr	r1, [r7, #8]
 8001df2:	6978      	ldr	r0, [r7, #20]
 8001df4:	f7ff ff90 	bl	8001d18 <NVIC_EncodePriority>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfe:	4611      	mov	r1, r2
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff ff5f 	bl	8001cc4 <__NVIC_SetPriority>
}
 8001e06:	bf00      	nop
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b082      	sub	sp, #8
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff35 	bl	8001c8c <__NVIC_EnableIRQ>
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffa2 	bl	8001d7c <SysTick_Config>
 8001e38:	4603      	mov	r3, r0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b08b      	sub	sp, #44	@ 0x2c
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e52:	2300      	movs	r3, #0
 8001e54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e56:	e169      	b.n	800212c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	f040 8158 	bne.w	8002126 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	4a9a      	ldr	r2, [pc, #616]	@ (80020e4 <HAL_GPIO_Init+0x2a0>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d05e      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e80:	4a98      	ldr	r2, [pc, #608]	@ (80020e4 <HAL_GPIO_Init+0x2a0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d875      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e86:	4a98      	ldr	r2, [pc, #608]	@ (80020e8 <HAL_GPIO_Init+0x2a4>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d058      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e8c:	4a96      	ldr	r2, [pc, #600]	@ (80020e8 <HAL_GPIO_Init+0x2a4>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d86f      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e92:	4a96      	ldr	r2, [pc, #600]	@ (80020ec <HAL_GPIO_Init+0x2a8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d052      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001e98:	4a94      	ldr	r2, [pc, #592]	@ (80020ec <HAL_GPIO_Init+0x2a8>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d869      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001e9e:	4a94      	ldr	r2, [pc, #592]	@ (80020f0 <HAL_GPIO_Init+0x2ac>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d04c      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001ea4:	4a92      	ldr	r2, [pc, #584]	@ (80020f0 <HAL_GPIO_Init+0x2ac>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d863      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001eaa:	4a92      	ldr	r2, [pc, #584]	@ (80020f4 <HAL_GPIO_Init+0x2b0>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d046      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
 8001eb0:	4a90      	ldr	r2, [pc, #576]	@ (80020f4 <HAL_GPIO_Init+0x2b0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d85d      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001eb6:	2b12      	cmp	r3, #18
 8001eb8:	d82a      	bhi.n	8001f10 <HAL_GPIO_Init+0xcc>
 8001eba:	2b12      	cmp	r3, #18
 8001ebc:	d859      	bhi.n	8001f72 <HAL_GPIO_Init+0x12e>
 8001ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8001ec4 <HAL_GPIO_Init+0x80>)
 8001ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ec4:	08001f3f 	.word	0x08001f3f
 8001ec8:	08001f19 	.word	0x08001f19
 8001ecc:	08001f2b 	.word	0x08001f2b
 8001ed0:	08001f6d 	.word	0x08001f6d
 8001ed4:	08001f73 	.word	0x08001f73
 8001ed8:	08001f73 	.word	0x08001f73
 8001edc:	08001f73 	.word	0x08001f73
 8001ee0:	08001f73 	.word	0x08001f73
 8001ee4:	08001f73 	.word	0x08001f73
 8001ee8:	08001f73 	.word	0x08001f73
 8001eec:	08001f73 	.word	0x08001f73
 8001ef0:	08001f73 	.word	0x08001f73
 8001ef4:	08001f73 	.word	0x08001f73
 8001ef8:	08001f73 	.word	0x08001f73
 8001efc:	08001f73 	.word	0x08001f73
 8001f00:	08001f73 	.word	0x08001f73
 8001f04:	08001f73 	.word	0x08001f73
 8001f08:	08001f21 	.word	0x08001f21
 8001f0c:	08001f35 	.word	0x08001f35
 8001f10:	4a79      	ldr	r2, [pc, #484]	@ (80020f8 <HAL_GPIO_Init+0x2b4>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d013      	beq.n	8001f3e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001f16:	e02c      	b.n	8001f72 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	623b      	str	r3, [r7, #32]
          break;
 8001f1e:	e029      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	3304      	adds	r3, #4
 8001f26:	623b      	str	r3, [r7, #32]
          break;
 8001f28:	e024      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	3308      	adds	r3, #8
 8001f30:	623b      	str	r3, [r7, #32]
          break;
 8001f32:	e01f      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	330c      	adds	r3, #12
 8001f3a:	623b      	str	r3, [r7, #32]
          break;
 8001f3c:	e01a      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d102      	bne.n	8001f4c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f46:	2304      	movs	r3, #4
 8001f48:	623b      	str	r3, [r7, #32]
          break;
 8001f4a:	e013      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d105      	bne.n	8001f60 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f54:	2308      	movs	r3, #8
 8001f56:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	69fa      	ldr	r2, [r7, #28]
 8001f5c:	611a      	str	r2, [r3, #16]
          break;
 8001f5e:	e009      	b.n	8001f74 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f60:	2308      	movs	r3, #8
 8001f62:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69fa      	ldr	r2, [r7, #28]
 8001f68:	615a      	str	r2, [r3, #20]
          break;
 8001f6a:	e003      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
          break;
 8001f70:	e000      	b.n	8001f74 <HAL_GPIO_Init+0x130>
          break;
 8001f72:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	2bff      	cmp	r3, #255	@ 0xff
 8001f78:	d801      	bhi.n	8001f7e <HAL_GPIO_Init+0x13a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	e001      	b.n	8001f82 <HAL_GPIO_Init+0x13e>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	3304      	adds	r3, #4
 8001f82:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	2bff      	cmp	r3, #255	@ 0xff
 8001f88:	d802      	bhi.n	8001f90 <HAL_GPIO_Init+0x14c>
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	e002      	b.n	8001f96 <HAL_GPIO_Init+0x152>
 8001f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f92:	3b08      	subs	r3, #8
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	210f      	movs	r1, #15
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	6a39      	ldr	r1, [r7, #32]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	f000 80b1 	beq.w	8002126 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001fc4:	4b4d      	ldr	r3, [pc, #308]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4a4c      	ldr	r2, [pc, #304]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6193      	str	r3, [r2, #24]
 8001fd0:	4b4a      	ldr	r3, [pc, #296]	@ (80020fc <HAL_GPIO_Init+0x2b8>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fdc:	4a48      	ldr	r2, [pc, #288]	@ (8002100 <HAL_GPIO_Init+0x2bc>)
 8001fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe0:	089b      	lsrs	r3, r3, #2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fe8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	f003 0303 	and.w	r3, r3, #3
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	220f      	movs	r2, #15
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a40      	ldr	r2, [pc, #256]	@ (8002104 <HAL_GPIO_Init+0x2c0>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d013      	beq.n	8002030 <HAL_GPIO_Init+0x1ec>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a3f      	ldr	r2, [pc, #252]	@ (8002108 <HAL_GPIO_Init+0x2c4>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d00d      	beq.n	800202c <HAL_GPIO_Init+0x1e8>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a3e      	ldr	r2, [pc, #248]	@ (800210c <HAL_GPIO_Init+0x2c8>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d007      	beq.n	8002028 <HAL_GPIO_Init+0x1e4>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a3d      	ldr	r2, [pc, #244]	@ (8002110 <HAL_GPIO_Init+0x2cc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d101      	bne.n	8002024 <HAL_GPIO_Init+0x1e0>
 8002020:	2303      	movs	r3, #3
 8002022:	e006      	b.n	8002032 <HAL_GPIO_Init+0x1ee>
 8002024:	2304      	movs	r3, #4
 8002026:	e004      	b.n	8002032 <HAL_GPIO_Init+0x1ee>
 8002028:	2302      	movs	r3, #2
 800202a:	e002      	b.n	8002032 <HAL_GPIO_Init+0x1ee>
 800202c:	2301      	movs	r3, #1
 800202e:	e000      	b.n	8002032 <HAL_GPIO_Init+0x1ee>
 8002030:	2300      	movs	r3, #0
 8002032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002034:	f002 0203 	and.w	r2, r2, #3
 8002038:	0092      	lsls	r2, r2, #2
 800203a:	4093      	lsls	r3, r2
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002042:	492f      	ldr	r1, [pc, #188]	@ (8002100 <HAL_GPIO_Init+0x2bc>)
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	089b      	lsrs	r3, r3, #2
 8002048:	3302      	adds	r3, #2
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d006      	beq.n	800206a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800205c:	4b2d      	ldr	r3, [pc, #180]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	492c      	ldr	r1, [pc, #176]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	4313      	orrs	r3, r2
 8002066:	608b      	str	r3, [r1, #8]
 8002068:	e006      	b.n	8002078 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800206a:	4b2a      	ldr	r3, [pc, #168]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	43db      	mvns	r3, r3
 8002072:	4928      	ldr	r1, [pc, #160]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 8002074:	4013      	ands	r3, r2
 8002076:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002080:	2b00      	cmp	r3, #0
 8002082:	d006      	beq.n	8002092 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002084:	4b23      	ldr	r3, [pc, #140]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 8002086:	68da      	ldr	r2, [r3, #12]
 8002088:	4922      	ldr	r1, [pc, #136]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	4313      	orrs	r3, r2
 800208e:	60cb      	str	r3, [r1, #12]
 8002090:	e006      	b.n	80020a0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002092:	4b20      	ldr	r3, [pc, #128]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 8002094:	68da      	ldr	r2, [r3, #12]
 8002096:	69bb      	ldr	r3, [r7, #24]
 8002098:	43db      	mvns	r3, r3
 800209a:	491e      	ldr	r1, [pc, #120]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 800209c:	4013      	ands	r3, r2
 800209e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d006      	beq.n	80020ba <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80020ac:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020ae:	685a      	ldr	r2, [r3, #4]
 80020b0:	4918      	ldr	r1, [pc, #96]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	604b      	str	r3, [r1, #4]
 80020b8:	e006      	b.n	80020c8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80020ba:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020bc:	685a      	ldr	r2, [r3, #4]
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	43db      	mvns	r3, r3
 80020c2:	4914      	ldr	r1, [pc, #80]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d021      	beq.n	8002118 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	490e      	ldr	r1, [pc, #56]	@ (8002114 <HAL_GPIO_Init+0x2d0>)
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]
 80020e0:	e021      	b.n	8002126 <HAL_GPIO_Init+0x2e2>
 80020e2:	bf00      	nop
 80020e4:	10320000 	.word	0x10320000
 80020e8:	10310000 	.word	0x10310000
 80020ec:	10220000 	.word	0x10220000
 80020f0:	10210000 	.word	0x10210000
 80020f4:	10120000 	.word	0x10120000
 80020f8:	10110000 	.word	0x10110000
 80020fc:	40021000 	.word	0x40021000
 8002100:	40010000 	.word	0x40010000
 8002104:	40010800 	.word	0x40010800
 8002108:	40010c00 	.word	0x40010c00
 800210c:	40011000 	.word	0x40011000
 8002110:	40011400 	.word	0x40011400
 8002114:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002118:	4b0b      	ldr	r3, [pc, #44]	@ (8002148 <HAL_GPIO_Init+0x304>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	43db      	mvns	r3, r3
 8002120:	4909      	ldr	r1, [pc, #36]	@ (8002148 <HAL_GPIO_Init+0x304>)
 8002122:	4013      	ands	r3, r2
 8002124:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	3301      	adds	r3, #1
 800212a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002132:	fa22 f303 	lsr.w	r3, r2, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	f47f ae8e 	bne.w	8001e58 <HAL_GPIO_Init+0x14>
  }
}
 800213c:	bf00      	nop
 800213e:	bf00      	nop
 8002140:	372c      	adds	r7, #44	@ 0x2c
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	40010400 	.word	0x40010400

0800214c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	807b      	strh	r3, [r7, #2]
 8002158:	4613      	mov	r3, r2
 800215a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800215c:	787b      	ldrb	r3, [r7, #1]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002162:	887a      	ldrh	r2, [r7, #2]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002168:	e003      	b.n	8002172 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800216a:	887b      	ldrh	r3, [r7, #2]
 800216c:	041a      	lsls	r2, r3, #16
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	611a      	str	r2, [r3, #16]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr

0800217c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800218e:	887a      	ldrh	r2, [r7, #2]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	041a      	lsls	r2, r3, #16
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	43d9      	mvns	r1, r3
 800219a:	887b      	ldrh	r3, [r7, #2]
 800219c:	400b      	ands	r3, r1
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	611a      	str	r2, [r3, #16]
}
 80021a4:	bf00      	nop
 80021a6:	3714      	adds	r7, #20
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
	...

080021b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021ba:	4b08      	ldr	r3, [pc, #32]	@ (80021dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021c6:	4a05      	ldr	r2, [pc, #20]	@ (80021dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021cc:	88fb      	ldrh	r3, [r7, #6]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff faa4 	bl	800171c <HAL_GPIO_EXTI_Callback>
  }
}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40010400 	.word	0x40010400

080021e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d101      	bne.n	80021f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e272      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8087 	beq.w	800230e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002200:	4b92      	ldr	r3, [pc, #584]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b04      	cmp	r3, #4
 800220a:	d00c      	beq.n	8002226 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800220c:	4b8f      	ldr	r3, [pc, #572]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 030c 	and.w	r3, r3, #12
 8002214:	2b08      	cmp	r3, #8
 8002216:	d112      	bne.n	800223e <HAL_RCC_OscConfig+0x5e>
 8002218:	4b8c      	ldr	r3, [pc, #560]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002224:	d10b      	bne.n	800223e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002226:	4b89      	ldr	r3, [pc, #548]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d06c      	beq.n	800230c <HAL_RCC_OscConfig+0x12c>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d168      	bne.n	800230c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800223a:	2301      	movs	r3, #1
 800223c:	e24c      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002246:	d106      	bne.n	8002256 <HAL_RCC_OscConfig+0x76>
 8002248:	4b80      	ldr	r3, [pc, #512]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a7f      	ldr	r2, [pc, #508]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800224e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002252:	6013      	str	r3, [r2, #0]
 8002254:	e02e      	b.n	80022b4 <HAL_RCC_OscConfig+0xd4>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10c      	bne.n	8002278 <HAL_RCC_OscConfig+0x98>
 800225e:	4b7b      	ldr	r3, [pc, #492]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a7a      	ldr	r2, [pc, #488]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002264:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002268:	6013      	str	r3, [r2, #0]
 800226a:	4b78      	ldr	r3, [pc, #480]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a77      	ldr	r2, [pc, #476]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002270:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e01d      	b.n	80022b4 <HAL_RCC_OscConfig+0xd4>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002280:	d10c      	bne.n	800229c <HAL_RCC_OscConfig+0xbc>
 8002282:	4b72      	ldr	r3, [pc, #456]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a71      	ldr	r2, [pc, #452]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002288:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	4b6f      	ldr	r3, [pc, #444]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a6e      	ldr	r2, [pc, #440]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e00b      	b.n	80022b4 <HAL_RCC_OscConfig+0xd4>
 800229c:	4b6b      	ldr	r3, [pc, #428]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a6a      	ldr	r2, [pc, #424]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80022a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a6:	6013      	str	r3, [r2, #0]
 80022a8:	4b68      	ldr	r3, [pc, #416]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a67      	ldr	r2, [pc, #412]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80022ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d013      	beq.n	80022e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7ff fc86 	bl	8001bcc <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c4:	f7ff fc82 	bl	8001bcc <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	@ 0x64
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e200      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022d6:	4b5d      	ldr	r3, [pc, #372]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0f0      	beq.n	80022c4 <HAL_RCC_OscConfig+0xe4>
 80022e2:	e014      	b.n	800230e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e4:	f7ff fc72 	bl	8001bcc <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022ec:	f7ff fc6e 	bl	8001bcc <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b64      	cmp	r3, #100	@ 0x64
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e1ec      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022fe:	4b53      	ldr	r3, [pc, #332]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f0      	bne.n	80022ec <HAL_RCC_OscConfig+0x10c>
 800230a:	e000      	b.n	800230e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800230c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d063      	beq.n	80023e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800231a:	4b4c      	ldr	r3, [pc, #304]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f003 030c 	and.w	r3, r3, #12
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00b      	beq.n	800233e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002326:	4b49      	ldr	r3, [pc, #292]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b08      	cmp	r3, #8
 8002330:	d11c      	bne.n	800236c <HAL_RCC_OscConfig+0x18c>
 8002332:	4b46      	ldr	r3, [pc, #280]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d116      	bne.n	800236c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800233e:	4b43      	ldr	r3, [pc, #268]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d005      	beq.n	8002356 <HAL_RCC_OscConfig+0x176>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	691b      	ldr	r3, [r3, #16]
 800234e:	2b01      	cmp	r3, #1
 8002350:	d001      	beq.n	8002356 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e1c0      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002356:	4b3d      	ldr	r3, [pc, #244]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	695b      	ldr	r3, [r3, #20]
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	4939      	ldr	r1, [pc, #228]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002366:	4313      	orrs	r3, r2
 8002368:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800236a:	e03a      	b.n	80023e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d020      	beq.n	80023b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002374:	4b36      	ldr	r3, [pc, #216]	@ (8002450 <HAL_RCC_OscConfig+0x270>)
 8002376:	2201      	movs	r2, #1
 8002378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800237a:	f7ff fc27 	bl	8001bcc <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002380:	e008      	b.n	8002394 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002382:	f7ff fc23 	bl	8001bcc <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d901      	bls.n	8002394 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e1a1      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002394:	4b2d      	ldr	r3, [pc, #180]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f0      	beq.n	8002382 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a0:	4b2a      	ldr	r3, [pc, #168]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4927      	ldr	r1, [pc, #156]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	600b      	str	r3, [r1, #0]
 80023b4:	e015      	b.n	80023e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b6:	4b26      	ldr	r3, [pc, #152]	@ (8002450 <HAL_RCC_OscConfig+0x270>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023bc:	f7ff fc06 	bl	8001bcc <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c4:	f7ff fc02 	bl	8001bcc <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e180      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023d6:	4b1d      	ldr	r3, [pc, #116]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0308 	and.w	r3, r3, #8
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d03a      	beq.n	8002464 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d019      	beq.n	800242a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023f6:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <HAL_RCC_OscConfig+0x274>)
 80023f8:	2201      	movs	r2, #1
 80023fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fc:	f7ff fbe6 	bl	8001bcc <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002404:	f7ff fbe2 	bl	8001bcc <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e160      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <HAL_RCC_OscConfig+0x26c>)
 8002418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f0      	beq.n	8002404 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002422:	2001      	movs	r0, #1
 8002424:	f000 face 	bl	80029c4 <RCC_Delay>
 8002428:	e01c      	b.n	8002464 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800242a:	4b0a      	ldr	r3, [pc, #40]	@ (8002454 <HAL_RCC_OscConfig+0x274>)
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002430:	f7ff fbcc 	bl	8001bcc <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002436:	e00f      	b.n	8002458 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002438:	f7ff fbc8 	bl	8001bcc <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d908      	bls.n	8002458 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e146      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
 800244a:	bf00      	nop
 800244c:	40021000 	.word	0x40021000
 8002450:	42420000 	.word	0x42420000
 8002454:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002458:	4b92      	ldr	r3, [pc, #584]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800245a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1e9      	bne.n	8002438 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 80a6 	beq.w	80025be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002472:	2300      	movs	r3, #0
 8002474:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002476:	4b8b      	ldr	r3, [pc, #556]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10d      	bne.n	800249e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002482:	4b88      	ldr	r3, [pc, #544]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	4a87      	ldr	r2, [pc, #540]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800248c:	61d3      	str	r3, [r2, #28]
 800248e:	4b85      	ldr	r3, [pc, #532]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800249a:	2301      	movs	r3, #1
 800249c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249e:	4b82      	ldr	r3, [pc, #520]	@ (80026a8 <HAL_RCC_OscConfig+0x4c8>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d118      	bne.n	80024dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024aa:	4b7f      	ldr	r3, [pc, #508]	@ (80026a8 <HAL_RCC_OscConfig+0x4c8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a7e      	ldr	r2, [pc, #504]	@ (80026a8 <HAL_RCC_OscConfig+0x4c8>)
 80024b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024b6:	f7ff fb89 	bl	8001bcc <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024be:	f7ff fb85 	bl	8001bcc <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b64      	cmp	r3, #100	@ 0x64
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e103      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d0:	4b75      	ldr	r3, [pc, #468]	@ (80026a8 <HAL_RCC_OscConfig+0x4c8>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d106      	bne.n	80024f2 <HAL_RCC_OscConfig+0x312>
 80024e4:	4b6f      	ldr	r3, [pc, #444]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	4a6e      	ldr	r2, [pc, #440]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	f043 0301 	orr.w	r3, r3, #1
 80024ee:	6213      	str	r3, [r2, #32]
 80024f0:	e02d      	b.n	800254e <HAL_RCC_OscConfig+0x36e>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0x334>
 80024fa:	4b6a      	ldr	r3, [pc, #424]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	4a69      	ldr	r2, [pc, #420]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002500:	f023 0301 	bic.w	r3, r3, #1
 8002504:	6213      	str	r3, [r2, #32]
 8002506:	4b67      	ldr	r3, [pc, #412]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	4a66      	ldr	r2, [pc, #408]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	f023 0304 	bic.w	r3, r3, #4
 8002510:	6213      	str	r3, [r2, #32]
 8002512:	e01c      	b.n	800254e <HAL_RCC_OscConfig+0x36e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	2b05      	cmp	r3, #5
 800251a:	d10c      	bne.n	8002536 <HAL_RCC_OscConfig+0x356>
 800251c:	4b61      	ldr	r3, [pc, #388]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	4a60      	ldr	r2, [pc, #384]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002522:	f043 0304 	orr.w	r3, r3, #4
 8002526:	6213      	str	r3, [r2, #32]
 8002528:	4b5e      	ldr	r3, [pc, #376]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	4a5d      	ldr	r2, [pc, #372]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6213      	str	r3, [r2, #32]
 8002534:	e00b      	b.n	800254e <HAL_RCC_OscConfig+0x36e>
 8002536:	4b5b      	ldr	r3, [pc, #364]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	4a5a      	ldr	r2, [pc, #360]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6213      	str	r3, [r2, #32]
 8002542:	4b58      	ldr	r3, [pc, #352]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a57      	ldr	r2, [pc, #348]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d015      	beq.n	8002582 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002556:	f7ff fb39 	bl	8001bcc <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255c:	e00a      	b.n	8002574 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255e:	f7ff fb35 	bl	8001bcc <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256c:	4293      	cmp	r3, r2
 800256e:	d901      	bls.n	8002574 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e0b1      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002574:	4b4b      	ldr	r3, [pc, #300]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d0ee      	beq.n	800255e <HAL_RCC_OscConfig+0x37e>
 8002580:	e014      	b.n	80025ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002582:	f7ff fb23 	bl	8001bcc <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002588:	e00a      	b.n	80025a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258a:	f7ff fb1f 	bl	8001bcc <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002598:	4293      	cmp	r3, r2
 800259a:	d901      	bls.n	80025a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e09b      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a0:	4b40      	ldr	r3, [pc, #256]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d1ee      	bne.n	800258a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025ac:	7dfb      	ldrb	r3, [r7, #23]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d105      	bne.n	80025be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b2:	4b3c      	ldr	r3, [pc, #240]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	4a3b      	ldr	r2, [pc, #236]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80025b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 8087 	beq.w	80026d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c8:	4b36      	ldr	r3, [pc, #216]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 030c 	and.w	r3, r3, #12
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d061      	beq.n	8002698 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	69db      	ldr	r3, [r3, #28]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d146      	bne.n	800266a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025dc:	4b33      	ldr	r3, [pc, #204]	@ (80026ac <HAL_RCC_OscConfig+0x4cc>)
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e2:	f7ff faf3 	bl	8001bcc <HAL_GetTick>
 80025e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025e8:	e008      	b.n	80025fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ea:	f7ff faef 	bl	8001bcc <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	693b      	ldr	r3, [r7, #16]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d901      	bls.n	80025fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	e06d      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025fc:	4b29      	ldr	r3, [pc, #164]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1f0      	bne.n	80025ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002610:	d108      	bne.n	8002624 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002612:	4b24      	ldr	r3, [pc, #144]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	4921      	ldr	r1, [pc, #132]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002620:	4313      	orrs	r3, r2
 8002622:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002624:	4b1f      	ldr	r3, [pc, #124]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a19      	ldr	r1, [r3, #32]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	430b      	orrs	r3, r1
 8002636:	491b      	ldr	r1, [pc, #108]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800263c:	4b1b      	ldr	r3, [pc, #108]	@ (80026ac <HAL_RCC_OscConfig+0x4cc>)
 800263e:	2201      	movs	r2, #1
 8002640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002642:	f7ff fac3 	bl	8001bcc <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800264a:	f7ff fabf 	bl	8001bcc <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e03d      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800265c:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d0f0      	beq.n	800264a <HAL_RCC_OscConfig+0x46a>
 8002668:	e035      	b.n	80026d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800266a:	4b10      	ldr	r3, [pc, #64]	@ (80026ac <HAL_RCC_OscConfig+0x4cc>)
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002670:	f7ff faac 	bl	8001bcc <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002678:	f7ff faa8 	bl	8001bcc <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e026      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268a:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <HAL_RCC_OscConfig+0x4c4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_OscConfig+0x498>
 8002696:	e01e      	b.n	80026d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69db      	ldr	r3, [r3, #28]
 800269c:	2b01      	cmp	r3, #1
 800269e:	d107      	bne.n	80026b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e019      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40007000 	.word	0x40007000
 80026ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026b0:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <HAL_RCC_OscConfig+0x500>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d106      	bne.n	80026d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ce:	429a      	cmp	r2, r3
 80026d0:	d001      	beq.n	80026d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000

080026e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e0d0      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80026f8:	4b6a      	ldr	r3, [pc, #424]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	683a      	ldr	r2, [r7, #0]
 8002702:	429a      	cmp	r2, r3
 8002704:	d910      	bls.n	8002728 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002706:	4b67      	ldr	r3, [pc, #412]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 0207 	bic.w	r2, r3, #7
 800270e:	4965      	ldr	r1, [pc, #404]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	4313      	orrs	r3, r2
 8002714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002716:	4b63      	ldr	r3, [pc, #396]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	683a      	ldr	r2, [r7, #0]
 8002720:	429a      	cmp	r2, r3
 8002722:	d001      	beq.n	8002728 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e0b8      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0302 	and.w	r3, r3, #2
 8002730:	2b00      	cmp	r3, #0
 8002732:	d020      	beq.n	8002776 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002740:	4b59      	ldr	r3, [pc, #356]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	4a58      	ldr	r2, [pc, #352]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002746:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800274a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0308 	and.w	r3, r3, #8
 8002754:	2b00      	cmp	r3, #0
 8002756:	d005      	beq.n	8002764 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002758:	4b53      	ldr	r3, [pc, #332]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	4a52      	ldr	r2, [pc, #328]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800275e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002762:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002764:	4b50      	ldr	r3, [pc, #320]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	494d      	ldr	r1, [pc, #308]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	4313      	orrs	r3, r2
 8002774:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d040      	beq.n	8002804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	2b01      	cmp	r3, #1
 8002788:	d107      	bne.n	800279a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800278a:	4b47      	ldr	r3, [pc, #284]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d115      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e07f      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d107      	bne.n	80027b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a2:	4b41      	ldr	r3, [pc, #260]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d109      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e073      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027b2:	4b3d      	ldr	r3, [pc, #244]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e06b      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027c2:	4b39      	ldr	r3, [pc, #228]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f023 0203 	bic.w	r2, r3, #3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	4936      	ldr	r1, [pc, #216]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	4313      	orrs	r3, r2
 80027d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027d4:	f7ff f9fa 	bl	8001bcc <HAL_GetTick>
 80027d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027da:	e00a      	b.n	80027f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027dc:	f7ff f9f6 	bl	8001bcc <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e053      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027f2:	4b2d      	ldr	r3, [pc, #180]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f003 020c 	and.w	r2, r3, #12
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	429a      	cmp	r2, r3
 8002802:	d1eb      	bne.n	80027dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002804:	4b27      	ldr	r3, [pc, #156]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d210      	bcs.n	8002834 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002812:	4b24      	ldr	r3, [pc, #144]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f023 0207 	bic.w	r2, r3, #7
 800281a:	4922      	ldr	r1, [pc, #136]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	4313      	orrs	r3, r2
 8002820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002822:	4b20      	ldr	r3, [pc, #128]	@ (80028a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d001      	beq.n	8002834 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e032      	b.n	800289a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	2b00      	cmp	r3, #0
 800283e:	d008      	beq.n	8002852 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002840:	4b19      	ldr	r3, [pc, #100]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	4916      	ldr	r1, [pc, #88]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800284e:	4313      	orrs	r3, r2
 8002850:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d009      	beq.n	8002872 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800285e:	4b12      	ldr	r3, [pc, #72]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	490e      	ldr	r1, [pc, #56]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800286e:	4313      	orrs	r3, r2
 8002870:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002872:	f000 f821 	bl	80028b8 <HAL_RCC_GetSysClockFreq>
 8002876:	4602      	mov	r2, r0
 8002878:	4b0b      	ldr	r3, [pc, #44]	@ (80028a8 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	091b      	lsrs	r3, r3, #4
 800287e:	f003 030f 	and.w	r3, r3, #15
 8002882:	490a      	ldr	r1, [pc, #40]	@ (80028ac <HAL_RCC_ClockConfig+0x1c8>)
 8002884:	5ccb      	ldrb	r3, [r1, r3]
 8002886:	fa22 f303 	lsr.w	r3, r2, r3
 800288a:	4a09      	ldr	r2, [pc, #36]	@ (80028b0 <HAL_RCC_ClockConfig+0x1cc>)
 800288c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800288e:	4b09      	ldr	r3, [pc, #36]	@ (80028b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4618      	mov	r0, r3
 8002894:	f7ff f958 	bl	8001b48 <HAL_InitTick>

  return HAL_OK;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40022000 	.word	0x40022000
 80028a8:	40021000 	.word	0x40021000
 80028ac:	0800462c 	.word	0x0800462c
 80028b0:	20000000 	.word	0x20000000
 80028b4:	20000004 	.word	0x20000004

080028b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b087      	sub	sp, #28
 80028bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028be:	2300      	movs	r3, #0
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028d2:	4b1e      	ldr	r3, [pc, #120]	@ (800294c <HAL_RCC_GetSysClockFreq+0x94>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f003 030c 	and.w	r3, r3, #12
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d002      	beq.n	80028e8 <HAL_RCC_GetSysClockFreq+0x30>
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d003      	beq.n	80028ee <HAL_RCC_GetSysClockFreq+0x36>
 80028e6:	e027      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028e8:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ea:	613b      	str	r3, [r7, #16]
      break;
 80028ec:	e027      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	0c9b      	lsrs	r3, r3, #18
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	4a17      	ldr	r2, [pc, #92]	@ (8002954 <HAL_RCC_GetSysClockFreq+0x9c>)
 80028f8:	5cd3      	ldrb	r3, [r2, r3]
 80028fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d010      	beq.n	8002928 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002906:	4b11      	ldr	r3, [pc, #68]	@ (800294c <HAL_RCC_GetSysClockFreq+0x94>)
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	0c5b      	lsrs	r3, r3, #17
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	4a11      	ldr	r2, [pc, #68]	@ (8002958 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002912:	5cd3      	ldrb	r3, [r2, r3]
 8002914:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a0d      	ldr	r2, [pc, #52]	@ (8002950 <HAL_RCC_GetSysClockFreq+0x98>)
 800291a:	fb03 f202 	mul.w	r2, r3, r2
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	fbb2 f3f3 	udiv	r3, r2, r3
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e004      	b.n	8002932 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a0c      	ldr	r2, [pc, #48]	@ (800295c <HAL_RCC_GetSysClockFreq+0xa4>)
 800292c:	fb02 f303 	mul.w	r3, r2, r3
 8002930:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	613b      	str	r3, [r7, #16]
      break;
 8002936:	e002      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002938:	4b05      	ldr	r3, [pc, #20]	@ (8002950 <HAL_RCC_GetSysClockFreq+0x98>)
 800293a:	613b      	str	r3, [r7, #16]
      break;
 800293c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800293e:	693b      	ldr	r3, [r7, #16]
}
 8002940:	4618      	mov	r0, r3
 8002942:	371c      	adds	r7, #28
 8002944:	46bd      	mov	sp, r7
 8002946:	bc80      	pop	{r7}
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40021000 	.word	0x40021000
 8002950:	007a1200 	.word	0x007a1200
 8002954:	08004644 	.word	0x08004644
 8002958:	08004654 	.word	0x08004654
 800295c:	003d0900 	.word	0x003d0900

08002960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002964:	4b02      	ldr	r3, [pc, #8]	@ (8002970 <HAL_RCC_GetHCLKFreq+0x10>)
 8002966:	681b      	ldr	r3, [r3, #0]
}
 8002968:	4618      	mov	r0, r3
 800296a:	46bd      	mov	sp, r7
 800296c:	bc80      	pop	{r7}
 800296e:	4770      	bx	lr
 8002970:	20000000 	.word	0x20000000

08002974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002978:	f7ff fff2 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 800297c:	4602      	mov	r2, r0
 800297e:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	0a1b      	lsrs	r3, r3, #8
 8002984:	f003 0307 	and.w	r3, r3, #7
 8002988:	4903      	ldr	r1, [pc, #12]	@ (8002998 <HAL_RCC_GetPCLK1Freq+0x24>)
 800298a:	5ccb      	ldrb	r3, [r1, r3]
 800298c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002990:	4618      	mov	r0, r3
 8002992:	bd80      	pop	{r7, pc}
 8002994:	40021000 	.word	0x40021000
 8002998:	0800463c 	.word	0x0800463c

0800299c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029a0:	f7ff ffde 	bl	8002960 <HAL_RCC_GetHCLKFreq>
 80029a4:	4602      	mov	r2, r0
 80029a6:	4b05      	ldr	r3, [pc, #20]	@ (80029bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	0adb      	lsrs	r3, r3, #11
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	4903      	ldr	r1, [pc, #12]	@ (80029c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029b2:	5ccb      	ldrb	r3, [r1, r3]
 80029b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40021000 	.word	0x40021000
 80029c0:	0800463c 	.word	0x0800463c

080029c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029cc:	4b0a      	ldr	r3, [pc, #40]	@ (80029f8 <RCC_Delay+0x34>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a0a      	ldr	r2, [pc, #40]	@ (80029fc <RCC_Delay+0x38>)
 80029d2:	fba2 2303 	umull	r2, r3, r2, r3
 80029d6:	0a5b      	lsrs	r3, r3, #9
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	fb02 f303 	mul.w	r3, r2, r3
 80029de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029e0:	bf00      	nop
  }
  while (Delay --);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	1e5a      	subs	r2, r3, #1
 80029e6:	60fa      	str	r2, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d1f9      	bne.n	80029e0 <RCC_Delay+0x1c>
}
 80029ec:	bf00      	nop
 80029ee:	bf00      	nop
 80029f0:	3714      	adds	r7, #20
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr
 80029f8:	20000000 	.word	0x20000000
 80029fc:	10624dd3 	.word	0x10624dd3

08002a00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e076      	b.n	8002b00 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d108      	bne.n	8002a2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a22:	d009      	beq.n	8002a38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	61da      	str	r2, [r3, #28]
 8002a2a:	e005      	b.n	8002a38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d106      	bne.n	8002a58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7fe feda 	bl	800180c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2202      	movs	r2, #2
 8002a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	f003 0302 	and.w	r3, r3, #2
 8002a94:	431a      	orrs	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	699b      	ldr	r3, [r3, #24]
 8002aa4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002abc:	ea42 0103 	orr.w	r1, r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	699b      	ldr	r3, [r3, #24]
 8002ad4:	0c1a      	lsrs	r2, r3, #16
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f002 0204 	and.w	r2, r2, #4
 8002ade:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	69da      	ldr	r2, [r3, #28]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002aee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2201      	movs	r2, #1
 8002afa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3708      	adds	r7, #8
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	60b9      	str	r1, [r7, #8]
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	4613      	mov	r3, r2
 8002b16:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b18:	f7ff f858 	bl	8001bcc <HAL_GetTick>
 8002b1c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002b1e:	88fb      	ldrh	r3, [r7, #6]
 8002b20:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d001      	beq.n	8002b32 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	e12a      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d002      	beq.n	8002b3e <HAL_SPI_Transmit+0x36>
 8002b38:	88fb      	ldrh	r3, [r7, #6]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e122      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d101      	bne.n	8002b50 <HAL_SPI_Transmit+0x48>
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e11b      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2203      	movs	r2, #3
 8002b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	88fa      	ldrh	r2, [r7, #6]
 8002b70:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	88fa      	ldrh	r2, [r7, #6]
 8002b76:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2200      	movs	r2, #0
 8002b82:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b9e:	d10f      	bne.n	8002bc0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002bae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bbe:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bca:	2b40      	cmp	r3, #64	@ 0x40
 8002bcc:	d007      	beq.n	8002bde <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bdc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002be6:	d152      	bne.n	8002c8e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d002      	beq.n	8002bf6 <HAL_SPI_Transmit+0xee>
 8002bf0:	8b7b      	ldrh	r3, [r7, #26]
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d145      	bne.n	8002c82 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bfa:	881a      	ldrh	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	1c9a      	adds	r2, r3, #2
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	3b01      	subs	r3, #1
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c1a:	e032      	b.n	8002c82 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d112      	bne.n	8002c50 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2e:	881a      	ldrh	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c3a:	1c9a      	adds	r2, r3, #2
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c4e:	e018      	b.n	8002c82 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c50:	f7fe ffbc 	bl	8001bcc <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	683a      	ldr	r2, [r7, #0]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d803      	bhi.n	8002c68 <HAL_SPI_Transmit+0x160>
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c66:	d102      	bne.n	8002c6e <HAL_SPI_Transmit+0x166>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d109      	bne.n	8002c82 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e082      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1c7      	bne.n	8002c1c <HAL_SPI_Transmit+0x114>
 8002c8c:	e053      	b.n	8002d36 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <HAL_SPI_Transmit+0x194>
 8002c96:	8b7b      	ldrh	r3, [r7, #26]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d147      	bne.n	8002d2c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	7812      	ldrb	r2, [r2, #0]
 8002ca8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002cc2:	e033      	b.n	8002d2c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d113      	bne.n	8002cfa <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	330c      	adds	r3, #12
 8002cdc:	7812      	ldrb	r2, [r2, #0]
 8002cde:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cf8:	e018      	b.n	8002d2c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cfa:	f7fe ff67 	bl	8001bcc <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	683a      	ldr	r2, [r7, #0]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d803      	bhi.n	8002d12 <HAL_SPI_Transmit+0x20a>
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d10:	d102      	bne.n	8002d18 <HAL_SPI_Transmit+0x210>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d109      	bne.n	8002d2c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e02d      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d1c6      	bne.n	8002cc4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d36:	69fa      	ldr	r2, [r7, #28]
 8002d38:	6839      	ldr	r1, [r7, #0]
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 fbd2 	bl	80034e4 <SPI_EndRxTxTransaction>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d002      	beq.n	8002d4c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2220      	movs	r2, #32
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10a      	bne.n	8002d6a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d54:	2300      	movs	r3, #0
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	617b      	str	r3, [r7, #20]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002d86:	2300      	movs	r3, #0
  }
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3720      	adds	r7, #32
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af02      	add	r7, sp, #8
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	603b      	str	r3, [r7, #0]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d001      	beq.n	8002db0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002dac:	2302      	movs	r3, #2
 8002dae:	e104      	b.n	8002fba <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002db8:	d112      	bne.n	8002de0 <HAL_SPI_Receive+0x50>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10e      	bne.n	8002de0 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2204      	movs	r2, #4
 8002dc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002dca:	88fa      	ldrh	r2, [r7, #6]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	68b9      	ldr	r1, [r7, #8]
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 f8f3 	bl	8002fc2 <HAL_SPI_TransmitReceive>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	e0ec      	b.n	8002fba <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002de0:	f7fe fef4 	bl	8001bcc <HAL_GetTick>
 8002de4:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d002      	beq.n	8002df2 <HAL_SPI_Receive+0x62>
 8002dec:	88fb      	ldrh	r3, [r7, #6]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e0e1      	b.n	8002fba <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_SPI_Receive+0x74>
 8002e00:	2302      	movs	r3, #2
 8002e02:	e0da      	b.n	8002fba <HAL_SPI_Receive+0x22a>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2201      	movs	r2, #1
 8002e08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2204      	movs	r2, #4
 8002e10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	88fa      	ldrh	r2, [r7, #6]
 8002e24:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	88fa      	ldrh	r2, [r7, #6]
 8002e2a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2200      	movs	r2, #0
 8002e36:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2200      	movs	r2, #0
 8002e42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	2200      	movs	r2, #0
 8002e48:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e52:	d10f      	bne.n	8002e74 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002e72:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7e:	2b40      	cmp	r3, #64	@ 0x40
 8002e80:	d007      	beq.n	8002e92 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e90:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d170      	bne.n	8002f7c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002e9a:	e035      	b.n	8002f08 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d115      	bne.n	8002ed6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f103 020c 	add.w	r2, r3, #12
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb6:	7812      	ldrb	r2, [r2, #0]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002ed4:	e018      	b.n	8002f08 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ed6:	f7fe fe79 	bl	8001bcc <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	683a      	ldr	r2, [r7, #0]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d803      	bhi.n	8002eee <HAL_SPI_Receive+0x15e>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eec:	d102      	bne.n	8002ef4 <HAL_SPI_Receive+0x164>
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d109      	bne.n	8002f08 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e058      	b.n	8002fba <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1c4      	bne.n	8002e9c <HAL_SPI_Receive+0x10c>
 8002f12:	e038      	b.n	8002f86 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d113      	bne.n	8002f4a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68da      	ldr	r2, [r3, #12]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f34:	1c9a      	adds	r2, r3, #2
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	3b01      	subs	r3, #1
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f48:	e018      	b.n	8002f7c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f4a:	f7fe fe3f 	bl	8001bcc <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d803      	bhi.n	8002f62 <HAL_SPI_Receive+0x1d2>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f60:	d102      	bne.n	8002f68 <HAL_SPI_Receive+0x1d8>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d109      	bne.n	8002f7c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e01e      	b.n	8002fba <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f80:	b29b      	uxth	r3, r3
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1c6      	bne.n	8002f14 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	6839      	ldr	r1, [r7, #0]
 8002f8a:	68f8      	ldr	r0, [r7, #12]
 8002f8c:	f000 fa58 	bl	8003440 <SPI_EndRxTransaction>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d002      	beq.n	8002f9c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
  }
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b08a      	sub	sp, #40	@ 0x28
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	60f8      	str	r0, [r7, #12]
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	607a      	str	r2, [r7, #4]
 8002fce:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fd4:	f7fe fdfa 	bl	8001bcc <HAL_GetTick>
 8002fd8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fe0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002fe8:	887b      	ldrh	r3, [r7, #2]
 8002fea:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002fec:	7ffb      	ldrb	r3, [r7, #31]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d00c      	beq.n	800300c <HAL_SPI_TransmitReceive+0x4a>
 8002ff2:	69bb      	ldr	r3, [r7, #24]
 8002ff4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ff8:	d106      	bne.n	8003008 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d102      	bne.n	8003008 <HAL_SPI_TransmitReceive+0x46>
 8003002:	7ffb      	ldrb	r3, [r7, #31]
 8003004:	2b04      	cmp	r3, #4
 8003006:	d001      	beq.n	800300c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003008:	2302      	movs	r3, #2
 800300a:	e17f      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <HAL_SPI_TransmitReceive+0x5c>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d002      	beq.n	800301e <HAL_SPI_TransmitReceive+0x5c>
 8003018:	887b      	ldrh	r3, [r7, #2]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e174      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <HAL_SPI_TransmitReceive+0x6e>
 800302c:	2302      	movs	r3, #2
 800302e:	e16d      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2b04      	cmp	r3, #4
 8003042:	d003      	beq.n	800304c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2205      	movs	r2, #5
 8003048:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2200      	movs	r2, #0
 8003050:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	887a      	ldrh	r2, [r7, #2]
 800305c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	887a      	ldrh	r2, [r7, #2]
 8003062:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	887a      	ldrh	r2, [r7, #2]
 800306e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	887a      	ldrh	r2, [r7, #2]
 8003074:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308c:	2b40      	cmp	r3, #64	@ 0x40
 800308e:	d007      	beq.n	80030a0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800309e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030a8:	d17e      	bne.n	80031a8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d002      	beq.n	80030b8 <HAL_SPI_TransmitReceive+0xf6>
 80030b2:	8afb      	ldrh	r3, [r7, #22]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d16c      	bne.n	8003192 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030bc:	881a      	ldrh	r2, [r3, #0]
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030c8:	1c9a      	adds	r2, r3, #2
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29a      	uxth	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030dc:	e059      	b.n	8003192 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d11b      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x162>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d016      	beq.n	8003124 <HAL_SPI_TransmitReceive+0x162>
 80030f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d113      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003100:	881a      	ldrh	r2, [r3, #0]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	1c9a      	adds	r2, r3, #2
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003116:	b29b      	uxth	r3, r3
 8003118:	3b01      	subs	r3, #1
 800311a:	b29a      	uxth	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b01      	cmp	r3, #1
 8003130:	d119      	bne.n	8003166 <HAL_SPI_TransmitReceive+0x1a4>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d014      	beq.n	8003166 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003146:	b292      	uxth	r2, r2
 8003148:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314e:	1c9a      	adds	r2, r3, #2
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003158:	b29b      	uxth	r3, r3
 800315a:	3b01      	subs	r3, #1
 800315c:	b29a      	uxth	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003162:	2301      	movs	r3, #1
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003166:	f7fe fd31 	bl	8001bcc <HAL_GetTick>
 800316a:	4602      	mov	r2, r0
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003172:	429a      	cmp	r2, r3
 8003174:	d80d      	bhi.n	8003192 <HAL_SPI_TransmitReceive+0x1d0>
 8003176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317c:	d009      	beq.n	8003192 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e0bc      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003196:	b29b      	uxth	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1a0      	bne.n	80030de <HAL_SPI_TransmitReceive+0x11c>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d19b      	bne.n	80030de <HAL_SPI_TransmitReceive+0x11c>
 80031a6:	e082      	b.n	80032ae <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d002      	beq.n	80031b6 <HAL_SPI_TransmitReceive+0x1f4>
 80031b0:	8afb      	ldrh	r3, [r7, #22]
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d171      	bne.n	800329a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	330c      	adds	r3, #12
 80031c0:	7812      	ldrb	r2, [r2, #0]
 80031c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c8:	1c5a      	adds	r2, r3, #1
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031d2:	b29b      	uxth	r3, r3
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031dc:	e05d      	b.n	800329a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d11c      	bne.n	8003226 <HAL_SPI_TransmitReceive+0x264>
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d017      	beq.n	8003226 <HAL_SPI_TransmitReceive+0x264>
 80031f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d114      	bne.n	8003226 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	330c      	adds	r3, #12
 8003206:	7812      	ldrb	r2, [r2, #0]
 8003208:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	1c5a      	adds	r2, r3, #1
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003218:	b29b      	uxth	r3, r3
 800321a:	3b01      	subs	r3, #1
 800321c:	b29a      	uxth	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003222:	2300      	movs	r3, #0
 8003224:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	2b01      	cmp	r3, #1
 8003232:	d119      	bne.n	8003268 <HAL_SPI_TransmitReceive+0x2a6>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003238:	b29b      	uxth	r3, r3
 800323a:	2b00      	cmp	r3, #0
 800323c:	d014      	beq.n	8003268 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	68da      	ldr	r2, [r3, #12]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003264:	2301      	movs	r3, #1
 8003266:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003268:	f7fe fcb0 	bl	8001bcc <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	6a3b      	ldr	r3, [r7, #32]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003274:	429a      	cmp	r2, r3
 8003276:	d803      	bhi.n	8003280 <HAL_SPI_TransmitReceive+0x2be>
 8003278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800327a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327e:	d102      	bne.n	8003286 <HAL_SPI_TransmitReceive+0x2c4>
 8003280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2201      	movs	r2, #1
 800328a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003296:	2303      	movs	r3, #3
 8003298:	e038      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d19c      	bne.n	80031de <HAL_SPI_TransmitReceive+0x21c>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032a8:	b29b      	uxth	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d197      	bne.n	80031de <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032ae:	6a3a      	ldr	r2, [r7, #32]
 80032b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 f916 	bl	80034e4 <SPI_EndRxTxTransaction>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2220      	movs	r2, #32
 80032c2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e01d      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	689b      	ldr	r3, [r3, #8]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d10a      	bne.n	80032ee <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80032d8:	2300      	movs	r3, #0
 80032da:	613b      	str	r3, [r7, #16]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	613b      	str	r3, [r7, #16]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	613b      	str	r3, [r7, #16]
 80032ec:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2200      	movs	r2, #0
 80032fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800330a:	2300      	movs	r3, #0
  }
}
 800330c:	4618      	mov	r0, r3
 800330e:	3728      	adds	r7, #40	@ 0x28
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003322:	b2db      	uxtb	r3, r3
}
 8003324:	4618      	mov	r0, r3
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
	...

08003330 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af00      	add	r7, sp, #0
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	60b9      	str	r1, [r7, #8]
 800333a:	603b      	str	r3, [r7, #0]
 800333c:	4613      	mov	r3, r2
 800333e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003340:	f7fe fc44 	bl	8001bcc <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003348:	1a9b      	subs	r3, r3, r2
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	4413      	add	r3, r2
 800334e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003350:	f7fe fc3c 	bl	8001bcc <HAL_GetTick>
 8003354:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003356:	4b39      	ldr	r3, [pc, #228]	@ (800343c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	015b      	lsls	r3, r3, #5
 800335c:	0d1b      	lsrs	r3, r3, #20
 800335e:	69fa      	ldr	r2, [r7, #28]
 8003360:	fb02 f303 	mul.w	r3, r2, r3
 8003364:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003366:	e054      	b.n	8003412 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800336e:	d050      	beq.n	8003412 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003370:	f7fe fc2c 	bl	8001bcc <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	69fa      	ldr	r2, [r7, #28]
 800337c:	429a      	cmp	r2, r3
 800337e:	d902      	bls.n	8003386 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d13d      	bne.n	8003402 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	685a      	ldr	r2, [r3, #4]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003394:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800339e:	d111      	bne.n	80033c4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033a8:	d004      	beq.n	80033b4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033b2:	d107      	bne.n	80033c4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033c2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033cc:	d10f      	bne.n	80033ee <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80033dc:	601a      	str	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033ec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2201      	movs	r2, #1
 80033f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e017      	b.n	8003432 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003408:	2300      	movs	r3, #0
 800340a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	3b01      	subs	r3, #1
 8003410:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	4013      	ands	r3, r2
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	429a      	cmp	r2, r3
 8003420:	bf0c      	ite	eq
 8003422:	2301      	moveq	r3, #1
 8003424:	2300      	movne	r3, #0
 8003426:	b2db      	uxtb	r3, r3
 8003428:	461a      	mov	r2, r3
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	429a      	cmp	r2, r3
 800342e:	d19b      	bne.n	8003368 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3720      	adds	r7, #32
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	20000000 	.word	0x20000000

08003440 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af02      	add	r7, sp, #8
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003454:	d111      	bne.n	800347a <SPI_EndRxTransaction+0x3a>
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800345e:	d004      	beq.n	800346a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003468:	d107      	bne.n	800347a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003478:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003482:	d117      	bne.n	80034b4 <SPI_EndRxTransaction+0x74>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800348c:	d112      	bne.n	80034b4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	2200      	movs	r2, #0
 8003496:	2101      	movs	r1, #1
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f7ff ff49 	bl	8003330 <SPI_WaitFlagStateUntilTimeout>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01a      	beq.n	80034da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034a8:	f043 0220 	orr.w	r2, r3, #32
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e013      	b.n	80034dc <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	2200      	movs	r2, #0
 80034bc:	2180      	movs	r1, #128	@ 0x80
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f7ff ff36 	bl	8003330 <SPI_WaitFlagStateUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d007      	beq.n	80034da <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ce:	f043 0220 	orr.w	r2, r3, #32
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034d6:	2303      	movs	r3, #3
 80034d8:	e000      	b.n	80034dc <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af02      	add	r7, sp, #8
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	2201      	movs	r2, #1
 80034f8:	2102      	movs	r1, #2
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff ff18 	bl	8003330 <SPI_WaitFlagStateUntilTimeout>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350a:	f043 0220 	orr.w	r2, r3, #32
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e013      	b.n	800353e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2200      	movs	r2, #0
 800351e:	2180      	movs	r1, #128	@ 0x80
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f7ff ff05 	bl	8003330 <SPI_WaitFlagStateUntilTimeout>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d007      	beq.n	800353c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003530:	f043 0220 	orr.w	r2, r3, #32
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e000      	b.n	800353e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e042      	b.n	80035de <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800355e:	b2db      	uxtb	r3, r3
 8003560:	2b00      	cmp	r3, #0
 8003562:	d106      	bne.n	8003572 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7fe fa63 	bl	8001a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2224      	movs	r2, #36	@ 0x24
 8003576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003588:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fa08 	bl	80039a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800359e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	695a      	ldr	r2, [r3, #20]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035ae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68da      	ldr	r2, [r3, #12]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035be:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2220      	movs	r2, #32
 80035ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2220      	movs	r2, #32
 80035d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b08a      	sub	sp, #40	@ 0x28
 80035ea:	af02      	add	r7, sp, #8
 80035ec:	60f8      	str	r0, [r7, #12]
 80035ee:	60b9      	str	r1, [r7, #8]
 80035f0:	603b      	str	r3, [r7, #0]
 80035f2:	4613      	mov	r3, r2
 80035f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b20      	cmp	r3, #32
 8003604:	d175      	bne.n	80036f2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d002      	beq.n	8003612 <HAL_UART_Transmit+0x2c>
 800360c:	88fb      	ldrh	r3, [r7, #6]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e06e      	b.n	80036f4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2200      	movs	r2, #0
 800361a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2221      	movs	r2, #33	@ 0x21
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003624:	f7fe fad2 	bl	8001bcc <HAL_GetTick>
 8003628:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	88fa      	ldrh	r2, [r7, #6]
 800362e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	88fa      	ldrh	r2, [r7, #6]
 8003634:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800363e:	d108      	bne.n	8003652 <HAL_UART_Transmit+0x6c>
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d104      	bne.n	8003652 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003648:	2300      	movs	r3, #0
 800364a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	61bb      	str	r3, [r7, #24]
 8003650:	e003      	b.n	800365a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003656:	2300      	movs	r3, #0
 8003658:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800365a:	e02e      	b.n	80036ba <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	2200      	movs	r2, #0
 8003664:	2180      	movs	r1, #128	@ 0x80
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f8df 	bl	800382a <UART_WaitOnFlagUntilTimeout>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d005      	beq.n	800367e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2220      	movs	r2, #32
 8003676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e03a      	b.n	80036f4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d10b      	bne.n	800369c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	881b      	ldrh	r3, [r3, #0]
 8003688:	461a      	mov	r2, r3
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003692:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	3302      	adds	r3, #2
 8003698:	61bb      	str	r3, [r7, #24]
 800369a:	e007      	b.n	80036ac <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800369c:	69fb      	ldr	r3, [r7, #28]
 800369e:	781a      	ldrb	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	3301      	adds	r3, #1
 80036aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1cb      	bne.n	800365c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	2200      	movs	r2, #0
 80036cc:	2140      	movs	r1, #64	@ 0x40
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 f8ab 	bl	800382a <UART_WaitOnFlagUntilTimeout>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2220      	movs	r2, #32
 80036de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e006      	b.n	80036f4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2220      	movs	r2, #32
 80036ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e000      	b.n	80036f4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036f2:	2302      	movs	r3, #2
  }
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3720      	adds	r7, #32
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	@ 0x28
 8003700:	af02      	add	r7, sp, #8
 8003702:	60f8      	str	r0, [r7, #12]
 8003704:	60b9      	str	r1, [r7, #8]
 8003706:	603b      	str	r3, [r7, #0]
 8003708:	4613      	mov	r3, r2
 800370a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b20      	cmp	r3, #32
 800371a:	f040 8081 	bne.w	8003820 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d002      	beq.n	800372a <HAL_UART_Receive+0x2e>
 8003724:	88fb      	ldrh	r3, [r7, #6]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d101      	bne.n	800372e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e079      	b.n	8003822 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2200      	movs	r2, #0
 8003732:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2222      	movs	r2, #34	@ 0x22
 8003738:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2200      	movs	r2, #0
 8003740:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003742:	f7fe fa43 	bl	8001bcc <HAL_GetTick>
 8003746:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	88fa      	ldrh	r2, [r7, #6]
 8003752:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800375c:	d108      	bne.n	8003770 <HAL_UART_Receive+0x74>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	691b      	ldr	r3, [r3, #16]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d104      	bne.n	8003770 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003766:	2300      	movs	r3, #0
 8003768:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	61bb      	str	r3, [r7, #24]
 800376e:	e003      	b.n	8003778 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003774:	2300      	movs	r3, #0
 8003776:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003778:	e047      	b.n	800380a <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	9300      	str	r3, [sp, #0]
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	2200      	movs	r2, #0
 8003782:	2120      	movs	r1, #32
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f850 	bl	800382a <UART_WaitOnFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2220      	movs	r2, #32
 8003794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e042      	b.n	8003822 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d10c      	bne.n	80037bc <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037ae:	b29a      	uxth	r2, r3
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80037b4:	69bb      	ldr	r3, [r7, #24]
 80037b6:	3302      	adds	r3, #2
 80037b8:	61bb      	str	r3, [r7, #24]
 80037ba:	e01f      	b.n	80037fc <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037c4:	d007      	beq.n	80037d6 <HAL_UART_Receive+0xda>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10a      	bne.n	80037e4 <HAL_UART_Receive+0xe8>
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	701a      	strb	r2, [r3, #0]
 80037e2:	e008      	b.n	80037f6 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	3301      	adds	r3, #1
 80037fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003800:	b29b      	uxth	r3, r3
 8003802:	3b01      	subs	r3, #1
 8003804:	b29a      	uxth	r2, r3
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1b2      	bne.n	800377a <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	e000      	b.n	8003822 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003820:	2302      	movs	r3, #2
  }
}
 8003822:	4618      	mov	r0, r3
 8003824:	3720      	adds	r7, #32
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b086      	sub	sp, #24
 800382e:	af00      	add	r7, sp, #0
 8003830:	60f8      	str	r0, [r7, #12]
 8003832:	60b9      	str	r1, [r7, #8]
 8003834:	603b      	str	r3, [r7, #0]
 8003836:	4613      	mov	r3, r2
 8003838:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800383a:	e03b      	b.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003842:	d037      	beq.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003844:	f7fe f9c2 	bl	8001bcc <HAL_GetTick>
 8003848:	4602      	mov	r2, r0
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	6a3a      	ldr	r2, [r7, #32]
 8003850:	429a      	cmp	r2, r3
 8003852:	d302      	bcc.n	800385a <UART_WaitOnFlagUntilTimeout+0x30>
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e03a      	b.n	80038d4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d023      	beq.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	2b80      	cmp	r3, #128	@ 0x80
 8003870:	d020      	beq.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b40      	cmp	r3, #64	@ 0x40
 8003876:	d01d      	beq.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0308 	and.w	r3, r3, #8
 8003882:	2b08      	cmp	r3, #8
 8003884:	d116      	bne.n	80038b4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	617b      	str	r3, [r7, #20]
 800389a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	f000 f81d 	bl	80038dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2208      	movs	r2, #8
 80038a6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e00f      	b.n	80038d4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4013      	ands	r3, r2
 80038be:	68ba      	ldr	r2, [r7, #8]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	bf0c      	ite	eq
 80038c4:	2301      	moveq	r3, #1
 80038c6:	2300      	movne	r3, #0
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	461a      	mov	r2, r3
 80038cc:	79fb      	ldrb	r3, [r7, #7]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d0b4      	beq.n	800383c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038dc:	b480      	push	{r7}
 80038de:	b095      	sub	sp, #84	@ 0x54
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	330c      	adds	r3, #12
 80038ea:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038ee:	e853 3f00 	ldrex	r3, [r3]
 80038f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80038f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80038fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	330c      	adds	r3, #12
 8003902:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003904:	643a      	str	r2, [r7, #64]	@ 0x40
 8003906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003908:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800390a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800390c:	e841 2300 	strex	r3, r2, [r1]
 8003910:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1e5      	bne.n	80038e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	3314      	adds	r3, #20
 800391e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003920:	6a3b      	ldr	r3, [r7, #32]
 8003922:	e853 3f00 	ldrex	r3, [r3]
 8003926:	61fb      	str	r3, [r7, #28]
   return(result);
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f023 0301 	bic.w	r3, r3, #1
 800392e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3314      	adds	r3, #20
 8003936:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003938:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800393a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800393e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003940:	e841 2300 	strex	r3, r2, [r1]
 8003944:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1e5      	bne.n	8003918 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003950:	2b01      	cmp	r3, #1
 8003952:	d119      	bne.n	8003988 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	330c      	adds	r3, #12
 800395a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	e853 3f00 	ldrex	r3, [r3]
 8003962:	60bb      	str	r3, [r7, #8]
   return(result);
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	f023 0310 	bic.w	r3, r3, #16
 800396a:	647b      	str	r3, [r7, #68]	@ 0x44
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	330c      	adds	r3, #12
 8003972:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003974:	61ba      	str	r2, [r7, #24]
 8003976:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003978:	6979      	ldr	r1, [r7, #20]
 800397a:	69ba      	ldr	r2, [r7, #24]
 800397c:	e841 2300 	strex	r3, r2, [r1]
 8003980:	613b      	str	r3, [r7, #16]
   return(result);
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e5      	bne.n	8003954 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003996:	bf00      	nop
 8003998:	3754      	adds	r7, #84	@ 0x54
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	430a      	orrs	r2, r1
 80039bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	689a      	ldr	r2, [r3, #8]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80039da:	f023 030c 	bic.w	r3, r3, #12
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	6812      	ldr	r2, [r2, #0]
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	430b      	orrs	r3, r1
 80039e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	699a      	ldr	r2, [r3, #24]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a2c      	ldr	r2, [pc, #176]	@ (8003ab4 <UART_SetConfig+0x114>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d103      	bne.n	8003a10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a08:	f7fe ffc8 	bl	800299c <HAL_RCC_GetPCLK2Freq>
 8003a0c:	60f8      	str	r0, [r7, #12]
 8003a0e:	e002      	b.n	8003a16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a10:	f7fe ffb0 	bl	8002974 <HAL_RCC_GetPCLK1Freq>
 8003a14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	4413      	add	r3, r2
 8003a1e:	009a      	lsls	r2, r3, #2
 8003a20:	441a      	add	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	4a22      	ldr	r2, [pc, #136]	@ (8003ab8 <UART_SetConfig+0x118>)
 8003a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a32:	095b      	lsrs	r3, r3, #5
 8003a34:	0119      	lsls	r1, r3, #4
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	4413      	add	r3, r2
 8003a3e:	009a      	lsls	r2, r3, #2
 8003a40:	441a      	add	r2, r3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ab8 <UART_SetConfig+0x118>)
 8003a4e:	fba3 0302 	umull	r0, r3, r3, r2
 8003a52:	095b      	lsrs	r3, r3, #5
 8003a54:	2064      	movs	r0, #100	@ 0x64
 8003a56:	fb00 f303 	mul.w	r3, r0, r3
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	011b      	lsls	r3, r3, #4
 8003a5e:	3332      	adds	r3, #50	@ 0x32
 8003a60:	4a15      	ldr	r2, [pc, #84]	@ (8003ab8 <UART_SetConfig+0x118>)
 8003a62:	fba2 2303 	umull	r2, r3, r2, r3
 8003a66:	095b      	lsrs	r3, r3, #5
 8003a68:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a6c:	4419      	add	r1, r3
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	4613      	mov	r3, r2
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	009a      	lsls	r2, r3, #2
 8003a78:	441a      	add	r2, r3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a84:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab8 <UART_SetConfig+0x118>)
 8003a86:	fba3 0302 	umull	r0, r3, r3, r2
 8003a8a:	095b      	lsrs	r3, r3, #5
 8003a8c:	2064      	movs	r0, #100	@ 0x64
 8003a8e:	fb00 f303 	mul.w	r3, r0, r3
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	011b      	lsls	r3, r3, #4
 8003a96:	3332      	adds	r3, #50	@ 0x32
 8003a98:	4a07      	ldr	r2, [pc, #28]	@ (8003ab8 <UART_SetConfig+0x118>)
 8003a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a9e:	095b      	lsrs	r3, r3, #5
 8003aa0:	f003 020f 	and.w	r2, r3, #15
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	440a      	add	r2, r1
 8003aaa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003aac:	bf00      	nop
 8003aae:	3710      	adds	r7, #16
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40013800 	.word	0x40013800
 8003ab8:	51eb851f 	.word	0x51eb851f

08003abc <siprintf>:
 8003abc:	b40e      	push	{r1, r2, r3}
 8003abe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003ac2:	b500      	push	{lr}
 8003ac4:	b09c      	sub	sp, #112	@ 0x70
 8003ac6:	ab1d      	add	r3, sp, #116	@ 0x74
 8003ac8:	9002      	str	r0, [sp, #8]
 8003aca:	9006      	str	r0, [sp, #24]
 8003acc:	9107      	str	r1, [sp, #28]
 8003ace:	9104      	str	r1, [sp, #16]
 8003ad0:	4808      	ldr	r0, [pc, #32]	@ (8003af4 <siprintf+0x38>)
 8003ad2:	4909      	ldr	r1, [pc, #36]	@ (8003af8 <siprintf+0x3c>)
 8003ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ad8:	9105      	str	r1, [sp, #20]
 8003ada:	6800      	ldr	r0, [r0, #0]
 8003adc:	a902      	add	r1, sp, #8
 8003ade:	9301      	str	r3, [sp, #4]
 8003ae0:	f000 f9c4 	bl	8003e6c <_svfiprintf_r>
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	9b02      	ldr	r3, [sp, #8]
 8003ae8:	701a      	strb	r2, [r3, #0]
 8003aea:	b01c      	add	sp, #112	@ 0x70
 8003aec:	f85d eb04 	ldr.w	lr, [sp], #4
 8003af0:	b003      	add	sp, #12
 8003af2:	4770      	bx	lr
 8003af4:	2000000c 	.word	0x2000000c
 8003af8:	ffff0208 	.word	0xffff0208

08003afc <memset>:
 8003afc:	4603      	mov	r3, r0
 8003afe:	4402      	add	r2, r0
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d100      	bne.n	8003b06 <memset+0xa>
 8003b04:	4770      	bx	lr
 8003b06:	f803 1b01 	strb.w	r1, [r3], #1
 8003b0a:	e7f9      	b.n	8003b00 <memset+0x4>

08003b0c <strchr>:
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	b2c9      	uxtb	r1, r1
 8003b10:	4618      	mov	r0, r3
 8003b12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b16:	b112      	cbz	r2, 8003b1e <strchr+0x12>
 8003b18:	428a      	cmp	r2, r1
 8003b1a:	d1f9      	bne.n	8003b10 <strchr+0x4>
 8003b1c:	4770      	bx	lr
 8003b1e:	2900      	cmp	r1, #0
 8003b20:	bf18      	it	ne
 8003b22:	2000      	movne	r0, #0
 8003b24:	4770      	bx	lr

08003b26 <strstr>:
 8003b26:	780a      	ldrb	r2, [r1, #0]
 8003b28:	b570      	push	{r4, r5, r6, lr}
 8003b2a:	b96a      	cbnz	r2, 8003b48 <strstr+0x22>
 8003b2c:	bd70      	pop	{r4, r5, r6, pc}
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d109      	bne.n	8003b46 <strstr+0x20>
 8003b32:	460c      	mov	r4, r1
 8003b34:	4605      	mov	r5, r0
 8003b36:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d0f6      	beq.n	8003b2c <strstr+0x6>
 8003b3e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003b42:	429e      	cmp	r6, r3
 8003b44:	d0f7      	beq.n	8003b36 <strstr+0x10>
 8003b46:	3001      	adds	r0, #1
 8003b48:	7803      	ldrb	r3, [r0, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d1ef      	bne.n	8003b2e <strstr+0x8>
 8003b4e:	4618      	mov	r0, r3
 8003b50:	e7ec      	b.n	8003b2c <strstr+0x6>
	...

08003b54 <__errno>:
 8003b54:	4b01      	ldr	r3, [pc, #4]	@ (8003b5c <__errno+0x8>)
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	2000000c 	.word	0x2000000c

08003b60 <__libc_init_array>:
 8003b60:	b570      	push	{r4, r5, r6, lr}
 8003b62:	2600      	movs	r6, #0
 8003b64:	4d0c      	ldr	r5, [pc, #48]	@ (8003b98 <__libc_init_array+0x38>)
 8003b66:	4c0d      	ldr	r4, [pc, #52]	@ (8003b9c <__libc_init_array+0x3c>)
 8003b68:	1b64      	subs	r4, r4, r5
 8003b6a:	10a4      	asrs	r4, r4, #2
 8003b6c:	42a6      	cmp	r6, r4
 8003b6e:	d109      	bne.n	8003b84 <__libc_init_array+0x24>
 8003b70:	f000 fc78 	bl	8004464 <_init>
 8003b74:	2600      	movs	r6, #0
 8003b76:	4d0a      	ldr	r5, [pc, #40]	@ (8003ba0 <__libc_init_array+0x40>)
 8003b78:	4c0a      	ldr	r4, [pc, #40]	@ (8003ba4 <__libc_init_array+0x44>)
 8003b7a:	1b64      	subs	r4, r4, r5
 8003b7c:	10a4      	asrs	r4, r4, #2
 8003b7e:	42a6      	cmp	r6, r4
 8003b80:	d105      	bne.n	8003b8e <__libc_init_array+0x2e>
 8003b82:	bd70      	pop	{r4, r5, r6, pc}
 8003b84:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b88:	4798      	blx	r3
 8003b8a:	3601      	adds	r6, #1
 8003b8c:	e7ee      	b.n	8003b6c <__libc_init_array+0xc>
 8003b8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b92:	4798      	blx	r3
 8003b94:	3601      	adds	r6, #1
 8003b96:	e7f2      	b.n	8003b7e <__libc_init_array+0x1e>
 8003b98:	08004694 	.word	0x08004694
 8003b9c:	08004694 	.word	0x08004694
 8003ba0:	08004694 	.word	0x08004694
 8003ba4:	08004698 	.word	0x08004698

08003ba8 <__retarget_lock_acquire_recursive>:
 8003ba8:	4770      	bx	lr

08003baa <__retarget_lock_release_recursive>:
 8003baa:	4770      	bx	lr

08003bac <memcpy>:
 8003bac:	440a      	add	r2, r1
 8003bae:	4291      	cmp	r1, r2
 8003bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8003bb4:	d100      	bne.n	8003bb8 <memcpy+0xc>
 8003bb6:	4770      	bx	lr
 8003bb8:	b510      	push	{r4, lr}
 8003bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bbe:	4291      	cmp	r1, r2
 8003bc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bc4:	d1f9      	bne.n	8003bba <memcpy+0xe>
 8003bc6:	bd10      	pop	{r4, pc}

08003bc8 <_free_r>:
 8003bc8:	b538      	push	{r3, r4, r5, lr}
 8003bca:	4605      	mov	r5, r0
 8003bcc:	2900      	cmp	r1, #0
 8003bce:	d040      	beq.n	8003c52 <_free_r+0x8a>
 8003bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bd4:	1f0c      	subs	r4, r1, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	bfb8      	it	lt
 8003bda:	18e4      	addlt	r4, r4, r3
 8003bdc:	f000 f8de 	bl	8003d9c <__malloc_lock>
 8003be0:	4a1c      	ldr	r2, [pc, #112]	@ (8003c54 <_free_r+0x8c>)
 8003be2:	6813      	ldr	r3, [r2, #0]
 8003be4:	b933      	cbnz	r3, 8003bf4 <_free_r+0x2c>
 8003be6:	6063      	str	r3, [r4, #4]
 8003be8:	6014      	str	r4, [r2, #0]
 8003bea:	4628      	mov	r0, r5
 8003bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003bf0:	f000 b8da 	b.w	8003da8 <__malloc_unlock>
 8003bf4:	42a3      	cmp	r3, r4
 8003bf6:	d908      	bls.n	8003c0a <_free_r+0x42>
 8003bf8:	6820      	ldr	r0, [r4, #0]
 8003bfa:	1821      	adds	r1, r4, r0
 8003bfc:	428b      	cmp	r3, r1
 8003bfe:	bf01      	itttt	eq
 8003c00:	6819      	ldreq	r1, [r3, #0]
 8003c02:	685b      	ldreq	r3, [r3, #4]
 8003c04:	1809      	addeq	r1, r1, r0
 8003c06:	6021      	streq	r1, [r4, #0]
 8003c08:	e7ed      	b.n	8003be6 <_free_r+0x1e>
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	b10b      	cbz	r3, 8003c14 <_free_r+0x4c>
 8003c10:	42a3      	cmp	r3, r4
 8003c12:	d9fa      	bls.n	8003c0a <_free_r+0x42>
 8003c14:	6811      	ldr	r1, [r2, #0]
 8003c16:	1850      	adds	r0, r2, r1
 8003c18:	42a0      	cmp	r0, r4
 8003c1a:	d10b      	bne.n	8003c34 <_free_r+0x6c>
 8003c1c:	6820      	ldr	r0, [r4, #0]
 8003c1e:	4401      	add	r1, r0
 8003c20:	1850      	adds	r0, r2, r1
 8003c22:	4283      	cmp	r3, r0
 8003c24:	6011      	str	r1, [r2, #0]
 8003c26:	d1e0      	bne.n	8003bea <_free_r+0x22>
 8003c28:	6818      	ldr	r0, [r3, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	4408      	add	r0, r1
 8003c2e:	6010      	str	r0, [r2, #0]
 8003c30:	6053      	str	r3, [r2, #4]
 8003c32:	e7da      	b.n	8003bea <_free_r+0x22>
 8003c34:	d902      	bls.n	8003c3c <_free_r+0x74>
 8003c36:	230c      	movs	r3, #12
 8003c38:	602b      	str	r3, [r5, #0]
 8003c3a:	e7d6      	b.n	8003bea <_free_r+0x22>
 8003c3c:	6820      	ldr	r0, [r4, #0]
 8003c3e:	1821      	adds	r1, r4, r0
 8003c40:	428b      	cmp	r3, r1
 8003c42:	bf01      	itttt	eq
 8003c44:	6819      	ldreq	r1, [r3, #0]
 8003c46:	685b      	ldreq	r3, [r3, #4]
 8003c48:	1809      	addeq	r1, r1, r0
 8003c4a:	6021      	streq	r1, [r4, #0]
 8003c4c:	6063      	str	r3, [r4, #4]
 8003c4e:	6054      	str	r4, [r2, #4]
 8003c50:	e7cb      	b.n	8003bea <_free_r+0x22>
 8003c52:	bd38      	pop	{r3, r4, r5, pc}
 8003c54:	200007b0 	.word	0x200007b0

08003c58 <sbrk_aligned>:
 8003c58:	b570      	push	{r4, r5, r6, lr}
 8003c5a:	4e0f      	ldr	r6, [pc, #60]	@ (8003c98 <sbrk_aligned+0x40>)
 8003c5c:	460c      	mov	r4, r1
 8003c5e:	6831      	ldr	r1, [r6, #0]
 8003c60:	4605      	mov	r5, r0
 8003c62:	b911      	cbnz	r1, 8003c6a <sbrk_aligned+0x12>
 8003c64:	f000 fbaa 	bl	80043bc <_sbrk_r>
 8003c68:	6030      	str	r0, [r6, #0]
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	f000 fba5 	bl	80043bc <_sbrk_r>
 8003c72:	1c43      	adds	r3, r0, #1
 8003c74:	d103      	bne.n	8003c7e <sbrk_aligned+0x26>
 8003c76:	f04f 34ff 	mov.w	r4, #4294967295
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	bd70      	pop	{r4, r5, r6, pc}
 8003c7e:	1cc4      	adds	r4, r0, #3
 8003c80:	f024 0403 	bic.w	r4, r4, #3
 8003c84:	42a0      	cmp	r0, r4
 8003c86:	d0f8      	beq.n	8003c7a <sbrk_aligned+0x22>
 8003c88:	1a21      	subs	r1, r4, r0
 8003c8a:	4628      	mov	r0, r5
 8003c8c:	f000 fb96 	bl	80043bc <_sbrk_r>
 8003c90:	3001      	adds	r0, #1
 8003c92:	d1f2      	bne.n	8003c7a <sbrk_aligned+0x22>
 8003c94:	e7ef      	b.n	8003c76 <sbrk_aligned+0x1e>
 8003c96:	bf00      	nop
 8003c98:	200007ac 	.word	0x200007ac

08003c9c <_malloc_r>:
 8003c9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ca0:	1ccd      	adds	r5, r1, #3
 8003ca2:	f025 0503 	bic.w	r5, r5, #3
 8003ca6:	3508      	adds	r5, #8
 8003ca8:	2d0c      	cmp	r5, #12
 8003caa:	bf38      	it	cc
 8003cac:	250c      	movcc	r5, #12
 8003cae:	2d00      	cmp	r5, #0
 8003cb0:	4606      	mov	r6, r0
 8003cb2:	db01      	blt.n	8003cb8 <_malloc_r+0x1c>
 8003cb4:	42a9      	cmp	r1, r5
 8003cb6:	d904      	bls.n	8003cc2 <_malloc_r+0x26>
 8003cb8:	230c      	movs	r3, #12
 8003cba:	6033      	str	r3, [r6, #0]
 8003cbc:	2000      	movs	r0, #0
 8003cbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cc2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003d98 <_malloc_r+0xfc>
 8003cc6:	f000 f869 	bl	8003d9c <__malloc_lock>
 8003cca:	f8d8 3000 	ldr.w	r3, [r8]
 8003cce:	461c      	mov	r4, r3
 8003cd0:	bb44      	cbnz	r4, 8003d24 <_malloc_r+0x88>
 8003cd2:	4629      	mov	r1, r5
 8003cd4:	4630      	mov	r0, r6
 8003cd6:	f7ff ffbf 	bl	8003c58 <sbrk_aligned>
 8003cda:	1c43      	adds	r3, r0, #1
 8003cdc:	4604      	mov	r4, r0
 8003cde:	d158      	bne.n	8003d92 <_malloc_r+0xf6>
 8003ce0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ce4:	4627      	mov	r7, r4
 8003ce6:	2f00      	cmp	r7, #0
 8003ce8:	d143      	bne.n	8003d72 <_malloc_r+0xd6>
 8003cea:	2c00      	cmp	r4, #0
 8003cec:	d04b      	beq.n	8003d86 <_malloc_r+0xea>
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	4639      	mov	r1, r7
 8003cf2:	4630      	mov	r0, r6
 8003cf4:	eb04 0903 	add.w	r9, r4, r3
 8003cf8:	f000 fb60 	bl	80043bc <_sbrk_r>
 8003cfc:	4581      	cmp	r9, r0
 8003cfe:	d142      	bne.n	8003d86 <_malloc_r+0xea>
 8003d00:	6821      	ldr	r1, [r4, #0]
 8003d02:	4630      	mov	r0, r6
 8003d04:	1a6d      	subs	r5, r5, r1
 8003d06:	4629      	mov	r1, r5
 8003d08:	f7ff ffa6 	bl	8003c58 <sbrk_aligned>
 8003d0c:	3001      	adds	r0, #1
 8003d0e:	d03a      	beq.n	8003d86 <_malloc_r+0xea>
 8003d10:	6823      	ldr	r3, [r4, #0]
 8003d12:	442b      	add	r3, r5
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	f8d8 3000 	ldr.w	r3, [r8]
 8003d1a:	685a      	ldr	r2, [r3, #4]
 8003d1c:	bb62      	cbnz	r2, 8003d78 <_malloc_r+0xdc>
 8003d1e:	f8c8 7000 	str.w	r7, [r8]
 8003d22:	e00f      	b.n	8003d44 <_malloc_r+0xa8>
 8003d24:	6822      	ldr	r2, [r4, #0]
 8003d26:	1b52      	subs	r2, r2, r5
 8003d28:	d420      	bmi.n	8003d6c <_malloc_r+0xd0>
 8003d2a:	2a0b      	cmp	r2, #11
 8003d2c:	d917      	bls.n	8003d5e <_malloc_r+0xc2>
 8003d2e:	1961      	adds	r1, r4, r5
 8003d30:	42a3      	cmp	r3, r4
 8003d32:	6025      	str	r5, [r4, #0]
 8003d34:	bf18      	it	ne
 8003d36:	6059      	strne	r1, [r3, #4]
 8003d38:	6863      	ldr	r3, [r4, #4]
 8003d3a:	bf08      	it	eq
 8003d3c:	f8c8 1000 	streq.w	r1, [r8]
 8003d40:	5162      	str	r2, [r4, r5]
 8003d42:	604b      	str	r3, [r1, #4]
 8003d44:	4630      	mov	r0, r6
 8003d46:	f000 f82f 	bl	8003da8 <__malloc_unlock>
 8003d4a:	f104 000b 	add.w	r0, r4, #11
 8003d4e:	1d23      	adds	r3, r4, #4
 8003d50:	f020 0007 	bic.w	r0, r0, #7
 8003d54:	1ac2      	subs	r2, r0, r3
 8003d56:	bf1c      	itt	ne
 8003d58:	1a1b      	subne	r3, r3, r0
 8003d5a:	50a3      	strne	r3, [r4, r2]
 8003d5c:	e7af      	b.n	8003cbe <_malloc_r+0x22>
 8003d5e:	6862      	ldr	r2, [r4, #4]
 8003d60:	42a3      	cmp	r3, r4
 8003d62:	bf0c      	ite	eq
 8003d64:	f8c8 2000 	streq.w	r2, [r8]
 8003d68:	605a      	strne	r2, [r3, #4]
 8003d6a:	e7eb      	b.n	8003d44 <_malloc_r+0xa8>
 8003d6c:	4623      	mov	r3, r4
 8003d6e:	6864      	ldr	r4, [r4, #4]
 8003d70:	e7ae      	b.n	8003cd0 <_malloc_r+0x34>
 8003d72:	463c      	mov	r4, r7
 8003d74:	687f      	ldr	r7, [r7, #4]
 8003d76:	e7b6      	b.n	8003ce6 <_malloc_r+0x4a>
 8003d78:	461a      	mov	r2, r3
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	42a3      	cmp	r3, r4
 8003d7e:	d1fb      	bne.n	8003d78 <_malloc_r+0xdc>
 8003d80:	2300      	movs	r3, #0
 8003d82:	6053      	str	r3, [r2, #4]
 8003d84:	e7de      	b.n	8003d44 <_malloc_r+0xa8>
 8003d86:	230c      	movs	r3, #12
 8003d88:	4630      	mov	r0, r6
 8003d8a:	6033      	str	r3, [r6, #0]
 8003d8c:	f000 f80c 	bl	8003da8 <__malloc_unlock>
 8003d90:	e794      	b.n	8003cbc <_malloc_r+0x20>
 8003d92:	6005      	str	r5, [r0, #0]
 8003d94:	e7d6      	b.n	8003d44 <_malloc_r+0xa8>
 8003d96:	bf00      	nop
 8003d98:	200007b0 	.word	0x200007b0

08003d9c <__malloc_lock>:
 8003d9c:	4801      	ldr	r0, [pc, #4]	@ (8003da4 <__malloc_lock+0x8>)
 8003d9e:	f7ff bf03 	b.w	8003ba8 <__retarget_lock_acquire_recursive>
 8003da2:	bf00      	nop
 8003da4:	200007a8 	.word	0x200007a8

08003da8 <__malloc_unlock>:
 8003da8:	4801      	ldr	r0, [pc, #4]	@ (8003db0 <__malloc_unlock+0x8>)
 8003daa:	f7ff befe 	b.w	8003baa <__retarget_lock_release_recursive>
 8003dae:	bf00      	nop
 8003db0:	200007a8 	.word	0x200007a8

08003db4 <__ssputs_r>:
 8003db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003db8:	461f      	mov	r7, r3
 8003dba:	688e      	ldr	r6, [r1, #8]
 8003dbc:	4682      	mov	sl, r0
 8003dbe:	42be      	cmp	r6, r7
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	4690      	mov	r8, r2
 8003dc4:	680b      	ldr	r3, [r1, #0]
 8003dc6:	d82d      	bhi.n	8003e24 <__ssputs_r+0x70>
 8003dc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003dcc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003dd0:	d026      	beq.n	8003e20 <__ssputs_r+0x6c>
 8003dd2:	6965      	ldr	r5, [r4, #20]
 8003dd4:	6909      	ldr	r1, [r1, #16]
 8003dd6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dda:	eba3 0901 	sub.w	r9, r3, r1
 8003dde:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003de2:	1c7b      	adds	r3, r7, #1
 8003de4:	444b      	add	r3, r9
 8003de6:	106d      	asrs	r5, r5, #1
 8003de8:	429d      	cmp	r5, r3
 8003dea:	bf38      	it	cc
 8003dec:	461d      	movcc	r5, r3
 8003dee:	0553      	lsls	r3, r2, #21
 8003df0:	d527      	bpl.n	8003e42 <__ssputs_r+0x8e>
 8003df2:	4629      	mov	r1, r5
 8003df4:	f7ff ff52 	bl	8003c9c <_malloc_r>
 8003df8:	4606      	mov	r6, r0
 8003dfa:	b360      	cbz	r0, 8003e56 <__ssputs_r+0xa2>
 8003dfc:	464a      	mov	r2, r9
 8003dfe:	6921      	ldr	r1, [r4, #16]
 8003e00:	f7ff fed4 	bl	8003bac <memcpy>
 8003e04:	89a3      	ldrh	r3, [r4, #12]
 8003e06:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e0e:	81a3      	strh	r3, [r4, #12]
 8003e10:	6126      	str	r6, [r4, #16]
 8003e12:	444e      	add	r6, r9
 8003e14:	6026      	str	r6, [r4, #0]
 8003e16:	463e      	mov	r6, r7
 8003e18:	6165      	str	r5, [r4, #20]
 8003e1a:	eba5 0509 	sub.w	r5, r5, r9
 8003e1e:	60a5      	str	r5, [r4, #8]
 8003e20:	42be      	cmp	r6, r7
 8003e22:	d900      	bls.n	8003e26 <__ssputs_r+0x72>
 8003e24:	463e      	mov	r6, r7
 8003e26:	4632      	mov	r2, r6
 8003e28:	4641      	mov	r1, r8
 8003e2a:	6820      	ldr	r0, [r4, #0]
 8003e2c:	f000 faac 	bl	8004388 <memmove>
 8003e30:	2000      	movs	r0, #0
 8003e32:	68a3      	ldr	r3, [r4, #8]
 8003e34:	1b9b      	subs	r3, r3, r6
 8003e36:	60a3      	str	r3, [r4, #8]
 8003e38:	6823      	ldr	r3, [r4, #0]
 8003e3a:	4433      	add	r3, r6
 8003e3c:	6023      	str	r3, [r4, #0]
 8003e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e42:	462a      	mov	r2, r5
 8003e44:	f000 fad8 	bl	80043f8 <_realloc_r>
 8003e48:	4606      	mov	r6, r0
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	d1e0      	bne.n	8003e10 <__ssputs_r+0x5c>
 8003e4e:	4650      	mov	r0, sl
 8003e50:	6921      	ldr	r1, [r4, #16]
 8003e52:	f7ff feb9 	bl	8003bc8 <_free_r>
 8003e56:	230c      	movs	r3, #12
 8003e58:	f8ca 3000 	str.w	r3, [sl]
 8003e5c:	89a3      	ldrh	r3, [r4, #12]
 8003e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003e62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e66:	81a3      	strh	r3, [r4, #12]
 8003e68:	e7e9      	b.n	8003e3e <__ssputs_r+0x8a>
	...

08003e6c <_svfiprintf_r>:
 8003e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e70:	4698      	mov	r8, r3
 8003e72:	898b      	ldrh	r3, [r1, #12]
 8003e74:	4607      	mov	r7, r0
 8003e76:	061b      	lsls	r3, r3, #24
 8003e78:	460d      	mov	r5, r1
 8003e7a:	4614      	mov	r4, r2
 8003e7c:	b09d      	sub	sp, #116	@ 0x74
 8003e7e:	d510      	bpl.n	8003ea2 <_svfiprintf_r+0x36>
 8003e80:	690b      	ldr	r3, [r1, #16]
 8003e82:	b973      	cbnz	r3, 8003ea2 <_svfiprintf_r+0x36>
 8003e84:	2140      	movs	r1, #64	@ 0x40
 8003e86:	f7ff ff09 	bl	8003c9c <_malloc_r>
 8003e8a:	6028      	str	r0, [r5, #0]
 8003e8c:	6128      	str	r0, [r5, #16]
 8003e8e:	b930      	cbnz	r0, 8003e9e <_svfiprintf_r+0x32>
 8003e90:	230c      	movs	r3, #12
 8003e92:	603b      	str	r3, [r7, #0]
 8003e94:	f04f 30ff 	mov.w	r0, #4294967295
 8003e98:	b01d      	add	sp, #116	@ 0x74
 8003e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e9e:	2340      	movs	r3, #64	@ 0x40
 8003ea0:	616b      	str	r3, [r5, #20]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ea6:	2320      	movs	r3, #32
 8003ea8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003eac:	2330      	movs	r3, #48	@ 0x30
 8003eae:	f04f 0901 	mov.w	r9, #1
 8003eb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8003eb6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004050 <_svfiprintf_r+0x1e4>
 8003eba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ebe:	4623      	mov	r3, r4
 8003ec0:	469a      	mov	sl, r3
 8003ec2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003ec6:	b10a      	cbz	r2, 8003ecc <_svfiprintf_r+0x60>
 8003ec8:	2a25      	cmp	r2, #37	@ 0x25
 8003eca:	d1f9      	bne.n	8003ec0 <_svfiprintf_r+0x54>
 8003ecc:	ebba 0b04 	subs.w	fp, sl, r4
 8003ed0:	d00b      	beq.n	8003eea <_svfiprintf_r+0x7e>
 8003ed2:	465b      	mov	r3, fp
 8003ed4:	4622      	mov	r2, r4
 8003ed6:	4629      	mov	r1, r5
 8003ed8:	4638      	mov	r0, r7
 8003eda:	f7ff ff6b 	bl	8003db4 <__ssputs_r>
 8003ede:	3001      	adds	r0, #1
 8003ee0:	f000 80a7 	beq.w	8004032 <_svfiprintf_r+0x1c6>
 8003ee4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003ee6:	445a      	add	r2, fp
 8003ee8:	9209      	str	r2, [sp, #36]	@ 0x24
 8003eea:	f89a 3000 	ldrb.w	r3, [sl]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	f000 809f 	beq.w	8004032 <_svfiprintf_r+0x1c6>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8003efa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003efe:	f10a 0a01 	add.w	sl, sl, #1
 8003f02:	9304      	str	r3, [sp, #16]
 8003f04:	9307      	str	r3, [sp, #28]
 8003f06:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f0a:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f0c:	4654      	mov	r4, sl
 8003f0e:	2205      	movs	r2, #5
 8003f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f14:	484e      	ldr	r0, [pc, #312]	@ (8004050 <_svfiprintf_r+0x1e4>)
 8003f16:	f000 fa61 	bl	80043dc <memchr>
 8003f1a:	9a04      	ldr	r2, [sp, #16]
 8003f1c:	b9d8      	cbnz	r0, 8003f56 <_svfiprintf_r+0xea>
 8003f1e:	06d0      	lsls	r0, r2, #27
 8003f20:	bf44      	itt	mi
 8003f22:	2320      	movmi	r3, #32
 8003f24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f28:	0711      	lsls	r1, r2, #28
 8003f2a:	bf44      	itt	mi
 8003f2c:	232b      	movmi	r3, #43	@ 0x2b
 8003f2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f32:	f89a 3000 	ldrb.w	r3, [sl]
 8003f36:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f38:	d015      	beq.n	8003f66 <_svfiprintf_r+0xfa>
 8003f3a:	4654      	mov	r4, sl
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f04f 0c0a 	mov.w	ip, #10
 8003f42:	9a07      	ldr	r2, [sp, #28]
 8003f44:	4621      	mov	r1, r4
 8003f46:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f4a:	3b30      	subs	r3, #48	@ 0x30
 8003f4c:	2b09      	cmp	r3, #9
 8003f4e:	d94b      	bls.n	8003fe8 <_svfiprintf_r+0x17c>
 8003f50:	b1b0      	cbz	r0, 8003f80 <_svfiprintf_r+0x114>
 8003f52:	9207      	str	r2, [sp, #28]
 8003f54:	e014      	b.n	8003f80 <_svfiprintf_r+0x114>
 8003f56:	eba0 0308 	sub.w	r3, r0, r8
 8003f5a:	fa09 f303 	lsl.w	r3, r9, r3
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	46a2      	mov	sl, r4
 8003f62:	9304      	str	r3, [sp, #16]
 8003f64:	e7d2      	b.n	8003f0c <_svfiprintf_r+0xa0>
 8003f66:	9b03      	ldr	r3, [sp, #12]
 8003f68:	1d19      	adds	r1, r3, #4
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	9103      	str	r1, [sp, #12]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bfbb      	ittet	lt
 8003f72:	425b      	neglt	r3, r3
 8003f74:	f042 0202 	orrlt.w	r2, r2, #2
 8003f78:	9307      	strge	r3, [sp, #28]
 8003f7a:	9307      	strlt	r3, [sp, #28]
 8003f7c:	bfb8      	it	lt
 8003f7e:	9204      	strlt	r2, [sp, #16]
 8003f80:	7823      	ldrb	r3, [r4, #0]
 8003f82:	2b2e      	cmp	r3, #46	@ 0x2e
 8003f84:	d10a      	bne.n	8003f9c <_svfiprintf_r+0x130>
 8003f86:	7863      	ldrb	r3, [r4, #1]
 8003f88:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f8a:	d132      	bne.n	8003ff2 <_svfiprintf_r+0x186>
 8003f8c:	9b03      	ldr	r3, [sp, #12]
 8003f8e:	3402      	adds	r4, #2
 8003f90:	1d1a      	adds	r2, r3, #4
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	9203      	str	r2, [sp, #12]
 8003f96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003f9a:	9305      	str	r3, [sp, #20]
 8003f9c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004054 <_svfiprintf_r+0x1e8>
 8003fa0:	2203      	movs	r2, #3
 8003fa2:	4650      	mov	r0, sl
 8003fa4:	7821      	ldrb	r1, [r4, #0]
 8003fa6:	f000 fa19 	bl	80043dc <memchr>
 8003faa:	b138      	cbz	r0, 8003fbc <_svfiprintf_r+0x150>
 8003fac:	2240      	movs	r2, #64	@ 0x40
 8003fae:	9b04      	ldr	r3, [sp, #16]
 8003fb0:	eba0 000a 	sub.w	r0, r0, sl
 8003fb4:	4082      	lsls	r2, r0
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	3401      	adds	r4, #1
 8003fba:	9304      	str	r3, [sp, #16]
 8003fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fc0:	2206      	movs	r2, #6
 8003fc2:	4825      	ldr	r0, [pc, #148]	@ (8004058 <_svfiprintf_r+0x1ec>)
 8003fc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fc8:	f000 fa08 	bl	80043dc <memchr>
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	d036      	beq.n	800403e <_svfiprintf_r+0x1d2>
 8003fd0:	4b22      	ldr	r3, [pc, #136]	@ (800405c <_svfiprintf_r+0x1f0>)
 8003fd2:	bb1b      	cbnz	r3, 800401c <_svfiprintf_r+0x1b0>
 8003fd4:	9b03      	ldr	r3, [sp, #12]
 8003fd6:	3307      	adds	r3, #7
 8003fd8:	f023 0307 	bic.w	r3, r3, #7
 8003fdc:	3308      	adds	r3, #8
 8003fde:	9303      	str	r3, [sp, #12]
 8003fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fe2:	4433      	add	r3, r6
 8003fe4:	9309      	str	r3, [sp, #36]	@ 0x24
 8003fe6:	e76a      	b.n	8003ebe <_svfiprintf_r+0x52>
 8003fe8:	460c      	mov	r4, r1
 8003fea:	2001      	movs	r0, #1
 8003fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8003ff0:	e7a8      	b.n	8003f44 <_svfiprintf_r+0xd8>
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	f04f 0c0a 	mov.w	ip, #10
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	3401      	adds	r4, #1
 8003ffc:	9305      	str	r3, [sp, #20]
 8003ffe:	4620      	mov	r0, r4
 8004000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004004:	3a30      	subs	r2, #48	@ 0x30
 8004006:	2a09      	cmp	r2, #9
 8004008:	d903      	bls.n	8004012 <_svfiprintf_r+0x1a6>
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0c6      	beq.n	8003f9c <_svfiprintf_r+0x130>
 800400e:	9105      	str	r1, [sp, #20]
 8004010:	e7c4      	b.n	8003f9c <_svfiprintf_r+0x130>
 8004012:	4604      	mov	r4, r0
 8004014:	2301      	movs	r3, #1
 8004016:	fb0c 2101 	mla	r1, ip, r1, r2
 800401a:	e7f0      	b.n	8003ffe <_svfiprintf_r+0x192>
 800401c:	ab03      	add	r3, sp, #12
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	462a      	mov	r2, r5
 8004022:	4638      	mov	r0, r7
 8004024:	4b0e      	ldr	r3, [pc, #56]	@ (8004060 <_svfiprintf_r+0x1f4>)
 8004026:	a904      	add	r1, sp, #16
 8004028:	f3af 8000 	nop.w
 800402c:	1c42      	adds	r2, r0, #1
 800402e:	4606      	mov	r6, r0
 8004030:	d1d6      	bne.n	8003fe0 <_svfiprintf_r+0x174>
 8004032:	89ab      	ldrh	r3, [r5, #12]
 8004034:	065b      	lsls	r3, r3, #25
 8004036:	f53f af2d 	bmi.w	8003e94 <_svfiprintf_r+0x28>
 800403a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800403c:	e72c      	b.n	8003e98 <_svfiprintf_r+0x2c>
 800403e:	ab03      	add	r3, sp, #12
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	462a      	mov	r2, r5
 8004044:	4638      	mov	r0, r7
 8004046:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <_svfiprintf_r+0x1f4>)
 8004048:	a904      	add	r1, sp, #16
 800404a:	f000 f87d 	bl	8004148 <_printf_i>
 800404e:	e7ed      	b.n	800402c <_svfiprintf_r+0x1c0>
 8004050:	08004656 	.word	0x08004656
 8004054:	0800465c 	.word	0x0800465c
 8004058:	08004660 	.word	0x08004660
 800405c:	00000000 	.word	0x00000000
 8004060:	08003db5 	.word	0x08003db5

08004064 <_printf_common>:
 8004064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004068:	4616      	mov	r6, r2
 800406a:	4698      	mov	r8, r3
 800406c:	688a      	ldr	r2, [r1, #8]
 800406e:	690b      	ldr	r3, [r1, #16]
 8004070:	4607      	mov	r7, r0
 8004072:	4293      	cmp	r3, r2
 8004074:	bfb8      	it	lt
 8004076:	4613      	movlt	r3, r2
 8004078:	6033      	str	r3, [r6, #0]
 800407a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800407e:	460c      	mov	r4, r1
 8004080:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004084:	b10a      	cbz	r2, 800408a <_printf_common+0x26>
 8004086:	3301      	adds	r3, #1
 8004088:	6033      	str	r3, [r6, #0]
 800408a:	6823      	ldr	r3, [r4, #0]
 800408c:	0699      	lsls	r1, r3, #26
 800408e:	bf42      	ittt	mi
 8004090:	6833      	ldrmi	r3, [r6, #0]
 8004092:	3302      	addmi	r3, #2
 8004094:	6033      	strmi	r3, [r6, #0]
 8004096:	6825      	ldr	r5, [r4, #0]
 8004098:	f015 0506 	ands.w	r5, r5, #6
 800409c:	d106      	bne.n	80040ac <_printf_common+0x48>
 800409e:	f104 0a19 	add.w	sl, r4, #25
 80040a2:	68e3      	ldr	r3, [r4, #12]
 80040a4:	6832      	ldr	r2, [r6, #0]
 80040a6:	1a9b      	subs	r3, r3, r2
 80040a8:	42ab      	cmp	r3, r5
 80040aa:	dc2b      	bgt.n	8004104 <_printf_common+0xa0>
 80040ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80040b0:	6822      	ldr	r2, [r4, #0]
 80040b2:	3b00      	subs	r3, #0
 80040b4:	bf18      	it	ne
 80040b6:	2301      	movne	r3, #1
 80040b8:	0692      	lsls	r2, r2, #26
 80040ba:	d430      	bmi.n	800411e <_printf_common+0xba>
 80040bc:	4641      	mov	r1, r8
 80040be:	4638      	mov	r0, r7
 80040c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80040c4:	47c8      	blx	r9
 80040c6:	3001      	adds	r0, #1
 80040c8:	d023      	beq.n	8004112 <_printf_common+0xae>
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	6922      	ldr	r2, [r4, #16]
 80040ce:	f003 0306 	and.w	r3, r3, #6
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	bf14      	ite	ne
 80040d6:	2500      	movne	r5, #0
 80040d8:	6833      	ldreq	r3, [r6, #0]
 80040da:	f04f 0600 	mov.w	r6, #0
 80040de:	bf08      	it	eq
 80040e0:	68e5      	ldreq	r5, [r4, #12]
 80040e2:	f104 041a 	add.w	r4, r4, #26
 80040e6:	bf08      	it	eq
 80040e8:	1aed      	subeq	r5, r5, r3
 80040ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80040ee:	bf08      	it	eq
 80040f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040f4:	4293      	cmp	r3, r2
 80040f6:	bfc4      	itt	gt
 80040f8:	1a9b      	subgt	r3, r3, r2
 80040fa:	18ed      	addgt	r5, r5, r3
 80040fc:	42b5      	cmp	r5, r6
 80040fe:	d11a      	bne.n	8004136 <_printf_common+0xd2>
 8004100:	2000      	movs	r0, #0
 8004102:	e008      	b.n	8004116 <_printf_common+0xb2>
 8004104:	2301      	movs	r3, #1
 8004106:	4652      	mov	r2, sl
 8004108:	4641      	mov	r1, r8
 800410a:	4638      	mov	r0, r7
 800410c:	47c8      	blx	r9
 800410e:	3001      	adds	r0, #1
 8004110:	d103      	bne.n	800411a <_printf_common+0xb6>
 8004112:	f04f 30ff 	mov.w	r0, #4294967295
 8004116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800411a:	3501      	adds	r5, #1
 800411c:	e7c1      	b.n	80040a2 <_printf_common+0x3e>
 800411e:	2030      	movs	r0, #48	@ 0x30
 8004120:	18e1      	adds	r1, r4, r3
 8004122:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004126:	1c5a      	adds	r2, r3, #1
 8004128:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800412c:	4422      	add	r2, r4
 800412e:	3302      	adds	r3, #2
 8004130:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004134:	e7c2      	b.n	80040bc <_printf_common+0x58>
 8004136:	2301      	movs	r3, #1
 8004138:	4622      	mov	r2, r4
 800413a:	4641      	mov	r1, r8
 800413c:	4638      	mov	r0, r7
 800413e:	47c8      	blx	r9
 8004140:	3001      	adds	r0, #1
 8004142:	d0e6      	beq.n	8004112 <_printf_common+0xae>
 8004144:	3601      	adds	r6, #1
 8004146:	e7d9      	b.n	80040fc <_printf_common+0x98>

08004148 <_printf_i>:
 8004148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800414c:	7e0f      	ldrb	r7, [r1, #24]
 800414e:	4691      	mov	r9, r2
 8004150:	2f78      	cmp	r7, #120	@ 0x78
 8004152:	4680      	mov	r8, r0
 8004154:	460c      	mov	r4, r1
 8004156:	469a      	mov	sl, r3
 8004158:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800415a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800415e:	d807      	bhi.n	8004170 <_printf_i+0x28>
 8004160:	2f62      	cmp	r7, #98	@ 0x62
 8004162:	d80a      	bhi.n	800417a <_printf_i+0x32>
 8004164:	2f00      	cmp	r7, #0
 8004166:	f000 80d3 	beq.w	8004310 <_printf_i+0x1c8>
 800416a:	2f58      	cmp	r7, #88	@ 0x58
 800416c:	f000 80ba 	beq.w	80042e4 <_printf_i+0x19c>
 8004170:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004174:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004178:	e03a      	b.n	80041f0 <_printf_i+0xa8>
 800417a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800417e:	2b15      	cmp	r3, #21
 8004180:	d8f6      	bhi.n	8004170 <_printf_i+0x28>
 8004182:	a101      	add	r1, pc, #4	@ (adr r1, 8004188 <_printf_i+0x40>)
 8004184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004188:	080041e1 	.word	0x080041e1
 800418c:	080041f5 	.word	0x080041f5
 8004190:	08004171 	.word	0x08004171
 8004194:	08004171 	.word	0x08004171
 8004198:	08004171 	.word	0x08004171
 800419c:	08004171 	.word	0x08004171
 80041a0:	080041f5 	.word	0x080041f5
 80041a4:	08004171 	.word	0x08004171
 80041a8:	08004171 	.word	0x08004171
 80041ac:	08004171 	.word	0x08004171
 80041b0:	08004171 	.word	0x08004171
 80041b4:	080042f7 	.word	0x080042f7
 80041b8:	0800421f 	.word	0x0800421f
 80041bc:	080042b1 	.word	0x080042b1
 80041c0:	08004171 	.word	0x08004171
 80041c4:	08004171 	.word	0x08004171
 80041c8:	08004319 	.word	0x08004319
 80041cc:	08004171 	.word	0x08004171
 80041d0:	0800421f 	.word	0x0800421f
 80041d4:	08004171 	.word	0x08004171
 80041d8:	08004171 	.word	0x08004171
 80041dc:	080042b9 	.word	0x080042b9
 80041e0:	6833      	ldr	r3, [r6, #0]
 80041e2:	1d1a      	adds	r2, r3, #4
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	6032      	str	r2, [r6, #0]
 80041e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80041ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80041f0:	2301      	movs	r3, #1
 80041f2:	e09e      	b.n	8004332 <_printf_i+0x1ea>
 80041f4:	6833      	ldr	r3, [r6, #0]
 80041f6:	6820      	ldr	r0, [r4, #0]
 80041f8:	1d19      	adds	r1, r3, #4
 80041fa:	6031      	str	r1, [r6, #0]
 80041fc:	0606      	lsls	r6, r0, #24
 80041fe:	d501      	bpl.n	8004204 <_printf_i+0xbc>
 8004200:	681d      	ldr	r5, [r3, #0]
 8004202:	e003      	b.n	800420c <_printf_i+0xc4>
 8004204:	0645      	lsls	r5, r0, #25
 8004206:	d5fb      	bpl.n	8004200 <_printf_i+0xb8>
 8004208:	f9b3 5000 	ldrsh.w	r5, [r3]
 800420c:	2d00      	cmp	r5, #0
 800420e:	da03      	bge.n	8004218 <_printf_i+0xd0>
 8004210:	232d      	movs	r3, #45	@ 0x2d
 8004212:	426d      	negs	r5, r5
 8004214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004218:	230a      	movs	r3, #10
 800421a:	4859      	ldr	r0, [pc, #356]	@ (8004380 <_printf_i+0x238>)
 800421c:	e011      	b.n	8004242 <_printf_i+0xfa>
 800421e:	6821      	ldr	r1, [r4, #0]
 8004220:	6833      	ldr	r3, [r6, #0]
 8004222:	0608      	lsls	r0, r1, #24
 8004224:	f853 5b04 	ldr.w	r5, [r3], #4
 8004228:	d402      	bmi.n	8004230 <_printf_i+0xe8>
 800422a:	0649      	lsls	r1, r1, #25
 800422c:	bf48      	it	mi
 800422e:	b2ad      	uxthmi	r5, r5
 8004230:	2f6f      	cmp	r7, #111	@ 0x6f
 8004232:	6033      	str	r3, [r6, #0]
 8004234:	bf14      	ite	ne
 8004236:	230a      	movne	r3, #10
 8004238:	2308      	moveq	r3, #8
 800423a:	4851      	ldr	r0, [pc, #324]	@ (8004380 <_printf_i+0x238>)
 800423c:	2100      	movs	r1, #0
 800423e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004242:	6866      	ldr	r6, [r4, #4]
 8004244:	2e00      	cmp	r6, #0
 8004246:	bfa8      	it	ge
 8004248:	6821      	ldrge	r1, [r4, #0]
 800424a:	60a6      	str	r6, [r4, #8]
 800424c:	bfa4      	itt	ge
 800424e:	f021 0104 	bicge.w	r1, r1, #4
 8004252:	6021      	strge	r1, [r4, #0]
 8004254:	b90d      	cbnz	r5, 800425a <_printf_i+0x112>
 8004256:	2e00      	cmp	r6, #0
 8004258:	d04b      	beq.n	80042f2 <_printf_i+0x1aa>
 800425a:	4616      	mov	r6, r2
 800425c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004260:	fb03 5711 	mls	r7, r3, r1, r5
 8004264:	5dc7      	ldrb	r7, [r0, r7]
 8004266:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800426a:	462f      	mov	r7, r5
 800426c:	42bb      	cmp	r3, r7
 800426e:	460d      	mov	r5, r1
 8004270:	d9f4      	bls.n	800425c <_printf_i+0x114>
 8004272:	2b08      	cmp	r3, #8
 8004274:	d10b      	bne.n	800428e <_printf_i+0x146>
 8004276:	6823      	ldr	r3, [r4, #0]
 8004278:	07df      	lsls	r7, r3, #31
 800427a:	d508      	bpl.n	800428e <_printf_i+0x146>
 800427c:	6923      	ldr	r3, [r4, #16]
 800427e:	6861      	ldr	r1, [r4, #4]
 8004280:	4299      	cmp	r1, r3
 8004282:	bfde      	ittt	le
 8004284:	2330      	movle	r3, #48	@ 0x30
 8004286:	f806 3c01 	strble.w	r3, [r6, #-1]
 800428a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800428e:	1b92      	subs	r2, r2, r6
 8004290:	6122      	str	r2, [r4, #16]
 8004292:	464b      	mov	r3, r9
 8004294:	4621      	mov	r1, r4
 8004296:	4640      	mov	r0, r8
 8004298:	f8cd a000 	str.w	sl, [sp]
 800429c:	aa03      	add	r2, sp, #12
 800429e:	f7ff fee1 	bl	8004064 <_printf_common>
 80042a2:	3001      	adds	r0, #1
 80042a4:	d14a      	bne.n	800433c <_printf_i+0x1f4>
 80042a6:	f04f 30ff 	mov.w	r0, #4294967295
 80042aa:	b004      	add	sp, #16
 80042ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	f043 0320 	orr.w	r3, r3, #32
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	2778      	movs	r7, #120	@ 0x78
 80042ba:	4832      	ldr	r0, [pc, #200]	@ (8004384 <_printf_i+0x23c>)
 80042bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	6831      	ldr	r1, [r6, #0]
 80042c4:	061f      	lsls	r7, r3, #24
 80042c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80042ca:	d402      	bmi.n	80042d2 <_printf_i+0x18a>
 80042cc:	065f      	lsls	r7, r3, #25
 80042ce:	bf48      	it	mi
 80042d0:	b2ad      	uxthmi	r5, r5
 80042d2:	6031      	str	r1, [r6, #0]
 80042d4:	07d9      	lsls	r1, r3, #31
 80042d6:	bf44      	itt	mi
 80042d8:	f043 0320 	orrmi.w	r3, r3, #32
 80042dc:	6023      	strmi	r3, [r4, #0]
 80042de:	b11d      	cbz	r5, 80042e8 <_printf_i+0x1a0>
 80042e0:	2310      	movs	r3, #16
 80042e2:	e7ab      	b.n	800423c <_printf_i+0xf4>
 80042e4:	4826      	ldr	r0, [pc, #152]	@ (8004380 <_printf_i+0x238>)
 80042e6:	e7e9      	b.n	80042bc <_printf_i+0x174>
 80042e8:	6823      	ldr	r3, [r4, #0]
 80042ea:	f023 0320 	bic.w	r3, r3, #32
 80042ee:	6023      	str	r3, [r4, #0]
 80042f0:	e7f6      	b.n	80042e0 <_printf_i+0x198>
 80042f2:	4616      	mov	r6, r2
 80042f4:	e7bd      	b.n	8004272 <_printf_i+0x12a>
 80042f6:	6833      	ldr	r3, [r6, #0]
 80042f8:	6825      	ldr	r5, [r4, #0]
 80042fa:	1d18      	adds	r0, r3, #4
 80042fc:	6961      	ldr	r1, [r4, #20]
 80042fe:	6030      	str	r0, [r6, #0]
 8004300:	062e      	lsls	r6, r5, #24
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	d501      	bpl.n	800430a <_printf_i+0x1c2>
 8004306:	6019      	str	r1, [r3, #0]
 8004308:	e002      	b.n	8004310 <_printf_i+0x1c8>
 800430a:	0668      	lsls	r0, r5, #25
 800430c:	d5fb      	bpl.n	8004306 <_printf_i+0x1be>
 800430e:	8019      	strh	r1, [r3, #0]
 8004310:	2300      	movs	r3, #0
 8004312:	4616      	mov	r6, r2
 8004314:	6123      	str	r3, [r4, #16]
 8004316:	e7bc      	b.n	8004292 <_printf_i+0x14a>
 8004318:	6833      	ldr	r3, [r6, #0]
 800431a:	2100      	movs	r1, #0
 800431c:	1d1a      	adds	r2, r3, #4
 800431e:	6032      	str	r2, [r6, #0]
 8004320:	681e      	ldr	r6, [r3, #0]
 8004322:	6862      	ldr	r2, [r4, #4]
 8004324:	4630      	mov	r0, r6
 8004326:	f000 f859 	bl	80043dc <memchr>
 800432a:	b108      	cbz	r0, 8004330 <_printf_i+0x1e8>
 800432c:	1b80      	subs	r0, r0, r6
 800432e:	6060      	str	r0, [r4, #4]
 8004330:	6863      	ldr	r3, [r4, #4]
 8004332:	6123      	str	r3, [r4, #16]
 8004334:	2300      	movs	r3, #0
 8004336:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800433a:	e7aa      	b.n	8004292 <_printf_i+0x14a>
 800433c:	4632      	mov	r2, r6
 800433e:	4649      	mov	r1, r9
 8004340:	4640      	mov	r0, r8
 8004342:	6923      	ldr	r3, [r4, #16]
 8004344:	47d0      	blx	sl
 8004346:	3001      	adds	r0, #1
 8004348:	d0ad      	beq.n	80042a6 <_printf_i+0x15e>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	079b      	lsls	r3, r3, #30
 800434e:	d413      	bmi.n	8004378 <_printf_i+0x230>
 8004350:	68e0      	ldr	r0, [r4, #12]
 8004352:	9b03      	ldr	r3, [sp, #12]
 8004354:	4298      	cmp	r0, r3
 8004356:	bfb8      	it	lt
 8004358:	4618      	movlt	r0, r3
 800435a:	e7a6      	b.n	80042aa <_printf_i+0x162>
 800435c:	2301      	movs	r3, #1
 800435e:	4632      	mov	r2, r6
 8004360:	4649      	mov	r1, r9
 8004362:	4640      	mov	r0, r8
 8004364:	47d0      	blx	sl
 8004366:	3001      	adds	r0, #1
 8004368:	d09d      	beq.n	80042a6 <_printf_i+0x15e>
 800436a:	3501      	adds	r5, #1
 800436c:	68e3      	ldr	r3, [r4, #12]
 800436e:	9903      	ldr	r1, [sp, #12]
 8004370:	1a5b      	subs	r3, r3, r1
 8004372:	42ab      	cmp	r3, r5
 8004374:	dcf2      	bgt.n	800435c <_printf_i+0x214>
 8004376:	e7eb      	b.n	8004350 <_printf_i+0x208>
 8004378:	2500      	movs	r5, #0
 800437a:	f104 0619 	add.w	r6, r4, #25
 800437e:	e7f5      	b.n	800436c <_printf_i+0x224>
 8004380:	08004667 	.word	0x08004667
 8004384:	08004678 	.word	0x08004678

08004388 <memmove>:
 8004388:	4288      	cmp	r0, r1
 800438a:	b510      	push	{r4, lr}
 800438c:	eb01 0402 	add.w	r4, r1, r2
 8004390:	d902      	bls.n	8004398 <memmove+0x10>
 8004392:	4284      	cmp	r4, r0
 8004394:	4623      	mov	r3, r4
 8004396:	d807      	bhi.n	80043a8 <memmove+0x20>
 8004398:	1e43      	subs	r3, r0, #1
 800439a:	42a1      	cmp	r1, r4
 800439c:	d008      	beq.n	80043b0 <memmove+0x28>
 800439e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80043a6:	e7f8      	b.n	800439a <memmove+0x12>
 80043a8:	4601      	mov	r1, r0
 80043aa:	4402      	add	r2, r0
 80043ac:	428a      	cmp	r2, r1
 80043ae:	d100      	bne.n	80043b2 <memmove+0x2a>
 80043b0:	bd10      	pop	{r4, pc}
 80043b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80043b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80043ba:	e7f7      	b.n	80043ac <memmove+0x24>

080043bc <_sbrk_r>:
 80043bc:	b538      	push	{r3, r4, r5, lr}
 80043be:	2300      	movs	r3, #0
 80043c0:	4d05      	ldr	r5, [pc, #20]	@ (80043d8 <_sbrk_r+0x1c>)
 80043c2:	4604      	mov	r4, r0
 80043c4:	4608      	mov	r0, r1
 80043c6:	602b      	str	r3, [r5, #0]
 80043c8:	f7fd fad0 	bl	800196c <_sbrk>
 80043cc:	1c43      	adds	r3, r0, #1
 80043ce:	d102      	bne.n	80043d6 <_sbrk_r+0x1a>
 80043d0:	682b      	ldr	r3, [r5, #0]
 80043d2:	b103      	cbz	r3, 80043d6 <_sbrk_r+0x1a>
 80043d4:	6023      	str	r3, [r4, #0]
 80043d6:	bd38      	pop	{r3, r4, r5, pc}
 80043d8:	200007a4 	.word	0x200007a4

080043dc <memchr>:
 80043dc:	4603      	mov	r3, r0
 80043de:	b510      	push	{r4, lr}
 80043e0:	b2c9      	uxtb	r1, r1
 80043e2:	4402      	add	r2, r0
 80043e4:	4293      	cmp	r3, r2
 80043e6:	4618      	mov	r0, r3
 80043e8:	d101      	bne.n	80043ee <memchr+0x12>
 80043ea:	2000      	movs	r0, #0
 80043ec:	e003      	b.n	80043f6 <memchr+0x1a>
 80043ee:	7804      	ldrb	r4, [r0, #0]
 80043f0:	3301      	adds	r3, #1
 80043f2:	428c      	cmp	r4, r1
 80043f4:	d1f6      	bne.n	80043e4 <memchr+0x8>
 80043f6:	bd10      	pop	{r4, pc}

080043f8 <_realloc_r>:
 80043f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043fc:	4680      	mov	r8, r0
 80043fe:	4615      	mov	r5, r2
 8004400:	460c      	mov	r4, r1
 8004402:	b921      	cbnz	r1, 800440e <_realloc_r+0x16>
 8004404:	4611      	mov	r1, r2
 8004406:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800440a:	f7ff bc47 	b.w	8003c9c <_malloc_r>
 800440e:	b92a      	cbnz	r2, 800441c <_realloc_r+0x24>
 8004410:	f7ff fbda 	bl	8003bc8 <_free_r>
 8004414:	2400      	movs	r4, #0
 8004416:	4620      	mov	r0, r4
 8004418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800441c:	f000 f81a 	bl	8004454 <_malloc_usable_size_r>
 8004420:	4285      	cmp	r5, r0
 8004422:	4606      	mov	r6, r0
 8004424:	d802      	bhi.n	800442c <_realloc_r+0x34>
 8004426:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800442a:	d8f4      	bhi.n	8004416 <_realloc_r+0x1e>
 800442c:	4629      	mov	r1, r5
 800442e:	4640      	mov	r0, r8
 8004430:	f7ff fc34 	bl	8003c9c <_malloc_r>
 8004434:	4607      	mov	r7, r0
 8004436:	2800      	cmp	r0, #0
 8004438:	d0ec      	beq.n	8004414 <_realloc_r+0x1c>
 800443a:	42b5      	cmp	r5, r6
 800443c:	462a      	mov	r2, r5
 800443e:	4621      	mov	r1, r4
 8004440:	bf28      	it	cs
 8004442:	4632      	movcs	r2, r6
 8004444:	f7ff fbb2 	bl	8003bac <memcpy>
 8004448:	4621      	mov	r1, r4
 800444a:	4640      	mov	r0, r8
 800444c:	f7ff fbbc 	bl	8003bc8 <_free_r>
 8004450:	463c      	mov	r4, r7
 8004452:	e7e0      	b.n	8004416 <_realloc_r+0x1e>

08004454 <_malloc_usable_size_r>:
 8004454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004458:	1f18      	subs	r0, r3, #4
 800445a:	2b00      	cmp	r3, #0
 800445c:	bfbc      	itt	lt
 800445e:	580b      	ldrlt	r3, [r1, r0]
 8004460:	18c0      	addlt	r0, r0, r3
 8004462:	4770      	bx	lr

08004464 <_init>:
 8004464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004466:	bf00      	nop
 8004468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800446a:	bc08      	pop	{r3}
 800446c:	469e      	mov	lr, r3
 800446e:	4770      	bx	lr

08004470 <_fini>:
 8004470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004472:	bf00      	nop
 8004474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004476:	bc08      	pop	{r3}
 8004478:	469e      	mov	lr, r3
 800447a:	4770      	bx	lr
