/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [27:0] _00_;
  reg [2:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_63z;
  wire [3:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_2z[11] & celloutsig_0_1z);
  assign celloutsig_0_4z = !(in_data[71] ? in_data[42] : celloutsig_0_1z);
  assign celloutsig_1_11z = ~celloutsig_1_2z;
  assign celloutsig_1_14z = ~celloutsig_1_6z;
  assign celloutsig_0_8z = ~in_data[20];
  assign celloutsig_0_5z = celloutsig_0_3z[7:4] + in_data[24:21];
  assign celloutsig_1_7z = in_data[122:115] + { in_data[153:148], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_3z[7:0] + { celloutsig_1_1z[11:10], celloutsig_1_9z, celloutsig_1_16z };
  assign celloutsig_0_18z = { celloutsig_0_2z[12:11], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z } + { celloutsig_0_11z[8:2], celloutsig_0_14z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z };
  reg [17:0] _12_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 18'h00000;
    else _12_ <= { celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_11z, _01_, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_14z };
  assign _00_[18:1] = _12_;
  assign celloutsig_0_11z = { celloutsig_0_9z[6:2], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[7:1], celloutsig_0_6z };
  assign celloutsig_0_12z = { in_data[67:61], celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, celloutsig_0_9z[14:0], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[36:31], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[0], celloutsig_0_0z } === celloutsig_0_3z[7:4];
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_7z } === { celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[69:61], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[79:77], celloutsig_0_23z };
  assign celloutsig_0_22z = celloutsig_0_9z <= { celloutsig_0_9z[15:10], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_20z };
  assign celloutsig_0_26z = celloutsig_0_2z[9:1] <= celloutsig_0_11z;
  assign celloutsig_1_6z = { celloutsig_1_1z[24:21], celloutsig_1_0z } && celloutsig_1_1z[6:2];
  assign celloutsig_0_20z = { celloutsig_0_5z[1:0], celloutsig_0_10z } && celloutsig_0_12z[14:12];
  assign celloutsig_1_0z = in_data[166:146] || in_data[143:123];
  assign celloutsig_0_16z = { celloutsig_0_11z[5:1], celloutsig_0_5z, _01_, celloutsig_0_4z } || { celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_2z[12:3] < { celloutsig_0_3z[8:4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[68], celloutsig_0_1z, celloutsig_0_7z } < celloutsig_0_11z[3:1];
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[49:47] % { 1'h1, in_data[45:44] };
  assign celloutsig_0_25z = { celloutsig_0_12z[1], celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_20z } % { 1'h1, celloutsig_0_9z[4], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_13z = - in_data[127:125];
  assign celloutsig_0_23z = - { in_data[47:42], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = & in_data[92:74];
  assign celloutsig_0_14z = & celloutsig_0_0z;
  assign celloutsig_1_19z = | { celloutsig_1_18z, celloutsig_1_17z };
  assign celloutsig_0_6z = ^ { in_data[13:7], celloutsig_0_1z };
  assign celloutsig_1_2z = ^ in_data[113:111];
  assign celloutsig_0_63z = { celloutsig_0_12z[14:5], celloutsig_0_20z } >> { celloutsig_0_11z[7:4], celloutsig_0_33z, celloutsig_0_26z };
  assign celloutsig_1_3z = in_data[133:125] >> { celloutsig_1_1z[27:21], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_64z = { in_data[86:84], celloutsig_0_19z } <<< _00_[11:8];
  assign celloutsig_1_1z = { in_data[128:102], celloutsig_1_0z, celloutsig_1_0z } >>> in_data[173:145];
  assign celloutsig_0_3z = { in_data[74:69], celloutsig_0_0z } >>> in_data[43:35];
  assign celloutsig_1_9z = { celloutsig_1_7z[3:0], celloutsig_1_8z } - { celloutsig_1_1z[9:6], celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[48:44], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z } - { in_data[39:31], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_1z[28:22] ~^ in_data[118:112];
  assign celloutsig_0_33z = { celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_7z } ~^ { celloutsig_0_25z[5:1], celloutsig_0_14z };
  assign celloutsig_1_4z = ~((celloutsig_1_1z[4] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z[23]));
  assign celloutsig_1_16z = ~((celloutsig_1_1z[1] & in_data[176]) | (celloutsig_1_11z & celloutsig_1_5z[1]));
  assign celloutsig_1_17z = ~((celloutsig_1_8z & celloutsig_1_14z) | (celloutsig_1_5z[2] & celloutsig_1_13z[0]));
  assign { _00_[27:20], _00_[0] } = { celloutsig_0_11z[8:1], celloutsig_0_14z };
  assign { out_data[135:128], out_data[96], out_data[42:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
