

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_92_275'
================================================================
* Date:           Tue Feb  8 11:02:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         1|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     200|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     200|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U952  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln93_6_fu_229_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln93_7_fu_211_p2  |         +|   0|  0|   9|           2|           1|
    |ap_condition_200      |       and|   0|  0|   2|           1|           1|
    |ap_condition_204      |       and|   0|  0|   2|           1|           1|
    |ap_condition_207      |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_206_p2   |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b8_num_1_1_fu_70         |   9|          2|   32|         64|
    |b8_num_1_2_fu_74         |   9|          2|   32|         64|
    |b8_num_1_3_fu_78         |   9|          2|   32|         64|
    |b8_num_1_4_fu_82         |   9|          2|   32|         64|
    |b8_num_1_5_fu_86         |   9|          2|   32|         64|
    |b8_num_1_fu_66           |   9|          2|   32|         64|
    |base_fu_58               |   9|          2|    2|          4|
    |idx_41_fu_62             |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|  199|        398|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b8_num_1_1_fu_70         |  32|   0|   32|          0|
    |b8_num_1_2_fu_74         |  32|   0|   32|          0|
    |b8_num_1_3_fu_78         |  32|   0|   32|          0|
    |b8_num_1_4_fu_82         |  32|   0|   32|          0|
    |b8_num_1_5_fu_86         |  32|   0|   32|          0|
    |b8_num_1_fu_66           |  32|   0|   32|          0|
    |base_fu_58               |   2|   0|    2|          0|
    |idx_41_fu_62             |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 200|   0|  200|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_275|  return value|
|b8_num_2_2_reload            |   in|   32|     ap_none|                b8_num_2_2_reload|        scalar|
|b8_num_1_2_reload            |   in|   32|     ap_none|                b8_num_1_2_reload|        scalar|
|b8_num_0_2_reload            |   in|   32|     ap_none|                b8_num_0_2_reload|        scalar|
|b8_num_load_6970_reload      |   in|   32|     ap_none|          b8_num_load_6970_reload|        scalar|
|b8_num_load_5962_reload      |   in|   32|     ap_none|          b8_num_load_5962_reload|        scalar|
|b8_num_load_3_reload         |   in|   32|     ap_none|             b8_num_load_3_reload|        scalar|
|zext_ln92_2                  |   in|    2|     ap_none|                      zext_ln92_2|        scalar|
|xor_ln92_2                   |   in|    2|     ap_none|                       xor_ln92_2|        scalar|
|b8_num_load_6967_out         |  out|   32|      ap_vld|             b8_num_load_6967_out|       pointer|
|b8_num_load_6967_out_ap_vld  |  out|    1|      ap_vld|             b8_num_load_6967_out|       pointer|
|b8_num_load_5959_out         |  out|   32|      ap_vld|             b8_num_load_5959_out|       pointer|
|b8_num_load_5959_out_ap_vld  |  out|    1|      ap_vld|             b8_num_load_5959_out|       pointer|
|b8_num_load_4953_out         |  out|   32|      ap_vld|             b8_num_load_4953_out|       pointer|
|b8_num_load_4953_out_ap_vld  |  out|    1|      ap_vld|             b8_num_load_4953_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_41 = alloca i32 1"   --->   Operation 5 'alloca' 'idx_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b8_num_1 = alloca i32 1"   --->   Operation 6 'alloca' 'b8_num_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b8_num_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'b8_num_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b8_num_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'b8_num_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b8_num_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'b8_num_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b8_num_1_4 = alloca i32 1"   --->   Operation 10 'alloca' 'b8_num_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b8_num_1_5 = alloca i32 1"   --->   Operation 11 'alloca' 'b8_num_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xor_ln92_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %xor_ln92_2"   --->   Operation 12 'read' 'xor_ln92_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln92_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92_2"   --->   Operation 13 'read' 'zext_ln92_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b8_num_load_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_load_3_reload"   --->   Operation 14 'read' 'b8_num_load_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b8_num_load_5962_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_load_5962_reload"   --->   Operation 15 'read' 'b8_num_load_5962_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b8_num_load_6970_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_load_6970_reload"   --->   Operation 16 'read' 'b8_num_load_6970_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b8_num_0_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_0_2_reload"   --->   Operation 17 'read' 'b8_num_0_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b8_num_1_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_1_2_reload"   --->   Operation 18 'read' 'b8_num_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b8_num_2_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b8_num_2_2_reload"   --->   Operation 19 'read' 'b8_num_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln92_2_cast = zext i2 %zext_ln92_2_read"   --->   Operation 20 'zext' 'zext_ln92_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_2_2_reload_read, i32 %b8_num_1_5"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_1_2_reload_read, i32 %b8_num_1_4"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_0_2_reload_read, i32 %b8_num_1_3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_load_6970_reload_read, i32 %b8_num_1_2"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_load_5962_reload_read, i32 %b8_num_1_1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %b8_num_load_3_reload_read, i32 %b8_num_1"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 %zext_ln92_2_cast, i3 %idx_41"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %base"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%base_16 = load i2 %base" [../src/ban.cpp:93]   --->   Operation 30 'load' 'base_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln92 = icmp_eq  i2 %base_16, i2 %xor_ln92_2_read" [../src/ban.cpp:92]   --->   Operation 32 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln93_7 = add i2 %base_16, i2 1" [../src/ban.cpp:93]   --->   Operation 34 'add' 'add_ln93_7' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split15, void %._crit_edge13.i.i1228.exitStub" [../src/ban.cpp:92]   --->   Operation 35 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%idx_41_load = load i3 %idx_41" [../src/ban.cpp:93]   --->   Operation 36 'load' 'idx_41_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%b8_num_1_3_load = load i32 %b8_num_1_3" [../src/ban.cpp:93]   --->   Operation 37 'load' 'b8_num_1_3_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%b8_num_1_4_load = load i32 %b8_num_1_4" [../src/ban.cpp:93]   --->   Operation 38 'load' 'b8_num_1_4_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%b8_num_1_5_load = load i32 %b8_num_1_5" [../src/ban.cpp:93]   --->   Operation 39 'load' 'b8_num_1_5_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/ban.cpp:81]   --->   Operation 40 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.67ns)   --->   "%add_ln93_6 = add i3 %idx_41_load, i3 1" [../src/ban.cpp:93]   --->   Operation 41 'add' 'add_ln93_6' <Predicate = (!icmp_ln92)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %idx_41_load" [../src/ban.cpp:93]   --->   Operation 42 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.47ns)   --->   "%b8_num_1_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %b8_num_1_3_load, i32 %b8_num_1_4_load, i32 %b8_num_1_5_load, i2 %trunc_ln93" [../src/ban.cpp:93]   --->   Operation 43 'mux' 'b8_num_1_7' <Predicate = (!icmp_ln92)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns)   --->   "%switch_ln93 = switch i2 %base_16, void %branch50, i2 0, void %.split15..split15441_crit_edge, i2 1, void %.split15..split15441_crit_edge10" [../src/ban.cpp:93]   --->   Operation 44 'switch' 'switch_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.58>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1_4" [../src/ban.cpp:93]   --->   Operation 45 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 == 1)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1_1" [../src/ban.cpp:93]   --->   Operation 46 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 == 1)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split15441" [../src/ban.cpp:93]   --->   Operation 47 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_16 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1_3" [../src/ban.cpp:93]   --->   Operation 48 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 == 0)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1" [../src/ban.cpp:93]   --->   Operation 49 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 == 0)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split15441" [../src/ban.cpp:93]   --->   Operation 50 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_16 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1_5" [../src/ban.cpp:93]   --->   Operation 51 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 != 0 & base_16 != 1)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln93 = store i32 %b8_num_1_7, i32 %b8_num_1_2" [../src/ban.cpp:93]   --->   Operation 52 'store' 'store_ln93' <Predicate = (!icmp_ln92 & base_16 != 0 & base_16 != 1)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split15441" [../src/ban.cpp:93]   --->   Operation 53 'br' 'br_ln93' <Predicate = (!icmp_ln92 & base_16 != 0 & base_16 != 1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln93 = store i3 %add_ln93_6, i3 %idx_41" [../src/ban.cpp:93]   --->   Operation 54 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln93 = store i2 %add_ln93_7, i2 %base" [../src/ban.cpp:93]   --->   Operation 55 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.42>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%b8_num_1_load = load i32 %b8_num_1"   --->   Operation 57 'load' 'b8_num_1_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b8_num_1_1_load = load i32 %b8_num_1_1"   --->   Operation 58 'load' 'b8_num_1_1_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%b8_num_1_2_load = load i32 %b8_num_1_2"   --->   Operation 59 'load' 'b8_num_1_2_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_6967_out, i32 %b8_num_1_2_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_5959_out, i32 %b8_num_1_1_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %b8_num_load_4953_out, i32 %b8_num_1_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b8_num_2_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_1_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_0_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_load_6970_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_load_5962_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_load_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln92_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xor_ln92_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8_num_load_6967_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_load_5959_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ b8_num_load_4953_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base                         (alloca           ) [ 011]
idx_41                       (alloca           ) [ 011]
b8_num_1                     (alloca           ) [ 011]
b8_num_1_1                   (alloca           ) [ 011]
b8_num_1_2                   (alloca           ) [ 011]
b8_num_1_3                   (alloca           ) [ 011]
b8_num_1_4                   (alloca           ) [ 011]
b8_num_1_5                   (alloca           ) [ 011]
xor_ln92_2_read              (read             ) [ 011]
zext_ln92_2_read             (read             ) [ 000]
b8_num_load_3_reload_read    (read             ) [ 000]
b8_num_load_5962_reload_read (read             ) [ 000]
b8_num_load_6970_reload_read (read             ) [ 000]
b8_num_0_2_reload_read       (read             ) [ 000]
b8_num_1_2_reload_read       (read             ) [ 000]
b8_num_2_2_reload_read       (read             ) [ 000]
zext_ln92_2_cast             (zext             ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
base_16                      (load             ) [ 011]
specpipeline_ln0             (specpipeline     ) [ 000]
icmp_ln92                    (icmp             ) [ 011]
empty                        (speclooptripcount) [ 000]
add_ln93_7                   (add              ) [ 000]
br_ln92                      (br               ) [ 000]
idx_41_load                  (load             ) [ 000]
b8_num_1_3_load              (load             ) [ 000]
b8_num_1_4_load              (load             ) [ 000]
b8_num_1_5_load              (load             ) [ 000]
specloopname_ln81            (specloopname     ) [ 000]
add_ln93_6                   (add              ) [ 000]
trunc_ln93                   (trunc            ) [ 000]
b8_num_1_7                   (mux              ) [ 000]
switch_ln93                  (switch           ) [ 000]
store_ln93                   (store            ) [ 000]
store_ln93                   (store            ) [ 000]
br_ln93                      (br               ) [ 000]
store_ln93                   (store            ) [ 000]
store_ln93                   (store            ) [ 000]
br_ln93                      (br               ) [ 000]
store_ln93                   (store            ) [ 000]
store_ln93                   (store            ) [ 000]
br_ln93                      (br               ) [ 000]
store_ln93                   (store            ) [ 000]
store_ln93                   (store            ) [ 000]
br_ln0                       (br               ) [ 000]
b8_num_1_load                (load             ) [ 000]
b8_num_1_1_load              (load             ) [ 000]
b8_num_1_2_load              (load             ) [ 000]
write_ln0                    (write            ) [ 000]
write_ln0                    (write            ) [ 000]
write_ln0                    (write            ) [ 000]
ret_ln0                      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b8_num_2_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_2_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b8_num_1_2_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_1_2_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b8_num_0_2_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_0_2_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b8_num_load_6970_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_6970_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b8_num_load_5962_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_5962_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b8_num_load_3_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_3_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln92_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xor_ln92_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="b8_num_load_6967_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_6967_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b8_num_load_5959_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_5959_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b8_num_load_4953_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8_num_load_4953_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="base_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="idx_41_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_41/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b8_num_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b8_num_1_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b8_num_1_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b8_num_1_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b8_num_1_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_4/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b8_num_1_5_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b8_num_1_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="xor_ln92_2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="0" index="1" bw="2" slack="0"/>
<pin id="93" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xor_ln92_2_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln92_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln92_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b8_num_load_3_reload_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_load_3_reload_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b8_num_load_5962_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_load_5962_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b8_num_load_6970_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_load_6970_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b8_num_0_2_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_0_2_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b8_num_1_2_reload_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_1_2_reload_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b8_num_2_2_reload_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_num_2_2_reload_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="write_ln0_write_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln92_2_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="base_16_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="1"/>
<pin id="205" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_16/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln92_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="1"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln93_7_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_7/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="idx_41_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_41_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="b8_num_1_3_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_3_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="b8_num_1_4_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_4_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="b8_num_1_5_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_5_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln93_6_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_6/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln93_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="b8_num_1_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="0" index="3" bw="32" slack="0"/>
<pin id="244" dir="0" index="4" bw="2" slack="0"/>
<pin id="245" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="b8_num_1_7/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln93_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln93_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln93_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln93_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln93_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln93_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln93_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="0" index="1" bw="3" slack="1"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln93_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="1"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="b8_num_1_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_load/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="b8_num_1_1_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_1_load/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="b8_num_1_2_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b8_num_1_2_load/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="base_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="2" slack="0"/>
<pin id="305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="310" class="1005" name="idx_41_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="0"/>
<pin id="312" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx_41 "/>
</bind>
</comp>

<comp id="317" class="1005" name="b8_num_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="b8_num_1_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="b8_num_1_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="b8_num_1_3_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="b8_num_1_4_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_4 "/>
</bind>
</comp>

<comp id="352" class="1005" name="b8_num_1_5_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b8_num_1_5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="xor_ln92_2_read_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="56" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="132" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="126" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="120" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="114" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="102" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="159" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="220" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="223" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="226" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="250"><net_src comp="235" pin="1"/><net_sink comp="239" pin=4"/></net>

<net id="255"><net_src comp="239" pin="5"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="239" pin="5"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="239" pin="5"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="239" pin="5"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="239" pin="5"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="239" pin="5"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="229" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="211" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="306"><net_src comp="58" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="313"><net_src comp="62" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="320"><net_src comp="66" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="327"><net_src comp="70" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="334"><net_src comp="74" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="341"><net_src comp="78" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="348"><net_src comp="82" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="355"><net_src comp="86" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="362"><net_src comp="90" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="206" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b8_num_load_6967_out | {2 }
	Port: b8_num_load_5959_out | {2 }
	Port: b8_num_load_4953_out | {2 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_2_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_1_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_0_2_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_load_6970_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_load_5962_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : b8_num_load_3_reload | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : zext_ln92_2 | {1 }
	Port: main_Pipeline_VITIS_LOOP_92_275 : xor_ln92_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln92 : 1
		add_ln93_7 : 1
		br_ln92 : 2
		add_ln93_6 : 1
		trunc_ln93 : 1
		b8_num_1_7 : 2
		switch_ln93 : 1
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 3
		store_ln93 : 2
		store_ln93 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|    add   |             add_ln93_7_fu_211            |    0    |    9    |
|          |             add_ln93_6_fu_229            |    0    |    10   |
|----------|------------------------------------------|---------|---------|
|    mux   |             b8_num_1_7_fu_239            |    0    |    14   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln92_fu_206             |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |        xor_ln92_2_read_read_fu_90        |    0    |    0    |
|          |        zext_ln92_2_read_read_fu_96       |    0    |    0    |
|          |   b8_num_load_3_reload_read_read_fu_102  |    0    |    0    |
|   read   | b8_num_load_5962_reload_read_read_fu_108 |    0    |    0    |
|          | b8_num_load_6970_reload_read_read_fu_114 |    0    |    0    |
|          |    b8_num_0_2_reload_read_read_fu_120    |    0    |    0    |
|          |    b8_num_1_2_reload_read_read_fu_126    |    0    |    0    |
|          |    b8_num_2_2_reload_read_read_fu_132    |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |          write_ln0_write_fu_138          |    0    |    0    |
|   write  |          write_ln0_write_fu_145          |    0    |    0    |
|          |          write_ln0_write_fu_152          |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |          zext_ln92_2_cast_fu_159         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             trunc_ln93_fu_235            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    41   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   b8_num_1_1_reg_324  |   32   |
|   b8_num_1_2_reg_331  |   32   |
|   b8_num_1_3_reg_338  |   32   |
|   b8_num_1_4_reg_345  |   32   |
|   b8_num_1_5_reg_352  |   32   |
|    b8_num_1_reg_317   |   32   |
|      base_reg_303     |    2   |
|     idx_41_reg_310    |    3   |
|xor_ln92_2_read_reg_359|    2   |
+-----------------------+--------+
|         Total         |   199  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   41   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   199  |    -   |
+-----------+--------+--------+
|   Total   |   199  |   41   |
+-----------+--------+--------+
