Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 15 22:21:45 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   602 |
| Unused register locations in slices containing registers |  1926 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |          182 |
|      4 |           12 |
|      6 |           12 |
|      8 |           24 |
|     10 |           15 |
|     12 |           30 |
|     14 |           13 |
|    16+ |          314 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2436 |          399 |
| No           | No                    | Yes                    |             486 |          153 |
| No           | Yes                   | No                     |            2152 |          467 |
| Yes          | No                    | No                     |            4022 |          475 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9194 |         1180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[10]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[10]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[0]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[12]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[12]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[14]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[15]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[16]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[11]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[10]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[15]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[16]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[17]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[10]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[11]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[13]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[13]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[14]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[24]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[21]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[25]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[28]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[5]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[6]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[6]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[17]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[28]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[2]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[24]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[20]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[23]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[31]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[3]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[5]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[1]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[19]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[8]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[9]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[8]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[4]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[19]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[2]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[18]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[21]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[22]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[30]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[4]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[1]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[7]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[25]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[29]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[3]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[27]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[26]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[23]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[22]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[26]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[29]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[31]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[7]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[9]_P                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[30]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[27]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[18]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[20]_P                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                         |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[0]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[1]_P_0                                                                                                                                                                                  |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[12]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[12]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[14]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[14]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[15]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[15]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[11]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[11]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[16]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[16]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[13]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[13]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[24]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[24]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[25]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[25]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[28]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[28]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[5]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[5]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[6]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[6]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[17]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[17]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[2]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[2]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[23]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[23]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[19]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[19]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[8]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[8]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[18]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[18]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[21]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[21]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[30]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[30]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[4]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[4]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[1]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[1]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[3]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[3]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[27]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[27]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[26]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[26]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[22]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[22]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[29]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[29]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[31]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[31]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[7]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[7]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[9]_P                               |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[9]_C                                                                                                                                                                                    |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[20]_P                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X1/r_reg_reg[20]_C                                                                                                                                                                                   |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                         |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/CLK_DIV2/ff0/MCK                                   |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_int_1 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_int_2 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_int_3 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_int_0 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_int_4 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_int_6 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_int_5 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0 |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P  |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P   |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]                                                                                                                                                         |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                                                                                                                        |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[0]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P                                                                                                                                                       |                1 |              2 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/outSR_shift                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/X1/X0/X0/r_reg_reg[32]                                                                                                                                                                                     |                1 |              4 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/Q_reg                                   |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                |                                                                                                                                                                                                                                            |                2 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                        |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                          |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0                                                                                                                                                      |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                            |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                     |                                                                                                                                                                                                                                            |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[2]           |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]                                                                                                                                                         |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.ip_addr_cap_reg                                                                                                     |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                         |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                            |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]_1[0]            |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                                                            |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                2 |              8 |
| ~design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                              | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1__0_n_0                                                                                 |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                    | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                              | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                    |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                              |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                       |                                                                                                                                                                                                                                            |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                               | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_0                                                                                |                1 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                                                                                            |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                            |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                            |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                3 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |                3 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                   |                1 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             10 |
| ~design_2_i/BiDirChannels_0/inst/X1/CLK_DIV4/ff0/r_reg_reg[32]                         |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                2 |             12 |
|  design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/CLK     |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                          | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                          | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                            |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                         | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                     |                                                                                                                                                                                                                                            |                5 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                4 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                          |                1 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_m_valid_dup_reg                                                                                                      |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg             | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                   |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                                   | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                |                1 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                          | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                         | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                 | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             12 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                  |                                                                                                                                                                                                                                            |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                                    | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_burst_dbeat_cntr_reg[0]                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/SR[0]                                       |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                     | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0[0]                                                                                   |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[0]_i_1_n_0                                                                                                                                                     | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                    | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/out_next_int                            |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                               | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                              | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                              | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                              | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                          | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                         | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                         | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                         | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[28]                                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                                   | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0[0]                                                                                   |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                         | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                   | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7][0]                                                                                                                     | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7][0]                                                                                                                     | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                    | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/BiDirChannels_0/inst/X1/X0/X0/s00_axis_tready                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/in_next_int                             |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/S00_AXI_rvalid                                                                                                                                                                                | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/counter0                                                                                                                                                                   |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                  | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                4 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                       |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/dmacr_i_reg[16][0]                                                                                                          |                2 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |                1 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[0]_i_1_n_0                                                                                                                                                     | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                3 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            |                                                                                                                                                                                                                                            |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                                                                                                                       | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg[0]                                                                                      |                3 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/SR[0]                                                                                                                                                  |                2 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             18 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |                3 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |                3 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                          | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |                2 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                5 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                            |                                                                                                                                                                                                                                            |                2 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                6 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                    |                5 |             20 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                3 |             22 |
|  design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid                              |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                3 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                    | design_2_i/TxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                3 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                4 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                            |                3 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |                5 |             22 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                         | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                       | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                             | design_2_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                            |                3 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                    |                                                                                                                                                                                                                                            |                6 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                            |                4 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                            |                2 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                3 |             24 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                   |                6 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/RxFIFO/inst/mem_reg_3_i_1_n_0                                                                                                                                                                                                                     | design_2_i/RxFIFO/inst/m00_rst_sync3_reg                                                                                                                                                                                                   |                5 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                            |                4 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                    | design_2_i/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                              |                5 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/RxFIFO/inst/wr_ptr_gray_reg[12]_i_1_n_0                                                                                                                                                                                                           | design_2_i/RxFIFO/inst/s00_rst_sync3_reg                                                                                                                                                                                                   |                5 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/X1/X1/X0/m00_axis_tvalid                                                                                                                                                                                                     | design_2_i/RxFIFO/inst/s00_rst_sync3_reg                                                                                                                                                                                                   |                4 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             26 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                            |                3 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                5 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/RxFIFO/inst/rd_ptr_next1                                                                                                                                                                                                                          | design_2_i/RxFIFO/inst/m00_rst_sync3_reg                                                                                                                                                                                                   |                2 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                            |                3 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |                8 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                8 |             30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                3 |             30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_tag_reg_reg[0]                   |                3 |             30 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/all_is_idle_d1_reg                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                            |                3 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                              |                4 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf             |                                                                                                                                                                                                                                            |                2 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                            |                3 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                 |                                                                                                                                                                                                                                            |                3 |             34 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                            |                3 |             34 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                8 |             34 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                3 |             36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             36 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]                                                                                   | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                4 |             38 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31][0]                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                3 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                4 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/TxFIFO/inst/wr_ptr_gray_next                                                                                                                                                                                                                      | design_2_i/TxFIFO/inst/s00_rst_sync3_reg                                                                                                                                                                                                   |                4 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/TxFIFO/inst/read1_out                                                                                                                                                                                                                             | design_2_i/TxFIFO/inst/m00_rst_sync3_reg                                                                                                                                                                                                   |                5 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                5 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                            |                9 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                               |                                                                                                                                                                                                                                            |                8 |             40 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |               10 |             42 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/TxFIFO/inst/s00_rst_sync3_reg                                                                                                                                                                                                   |                4 |             46 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                9 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |               10 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                8 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                9 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                         | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                8 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                          | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               10 |             48 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/TxFIFO/inst/m00_rst_sync3_reg                                                                                                                                                                                                   |                6 |             50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             50 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |               11 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31][0]                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_addr[31]_i_1__0_n_0                                                                                                                                                   | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6][0]                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                8 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0[0]                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                6 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/p_10_out                                                                                                                                                           | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                5 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/ftch_error_addr_reg[31]_2[0]                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                         | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |               11 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[7]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/RxFIFO/inst/s00_rst_sync3_reg                                                                                                                                                                                                   |                8 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/updt_desc_reg0_reg[6]                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                        | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                6 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6][0]                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |               10 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                             | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                4 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                6 |             52 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                8 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/RxFIFO/inst/m00_rst_sync3_reg                                                                                                                                                                                                   |                4 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                5 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                         | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                8 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                9 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                8 |             54 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                5 |             56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                            | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |                5 |             56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_btt_cntr_reg[13]                        |                7 |             56 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               11 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_desc_reg2[32]_i_1_n_0                                                                                                  | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                5 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[6]                                                                                               |                5 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                               | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               10 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/E[0]                                                                                                       | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                9 |             60 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                          | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_cmd_addr_reg_reg[3]                                                                                               |                5 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[32]_0[0]                                                                     | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                5 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               14 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                            |                6 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                            |                6 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                            |                6 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                     | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                8 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                  | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_0                                                                                      |                7 |             62 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                            |                6 |             62 |
| ~design_2_i/BiDirChannels_0/inst/X1/PULSE_CNTR/CLK                                     |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                7 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                        |               14 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                         | design_2_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                                                                                   |               10 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                5 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |                5 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                6 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/mm2s_rlast_del_reg                                                                                                        |               12 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                            | design_2_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                                                                                                                      |               17 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                       | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                     |                8 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |                6 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |               10 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |                9 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                            |               12 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_ASYNC_READ.rvalid_reg                                                                                                                                                                             |               18 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                            |               11 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                            |                7 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                   | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                      |                6 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             64 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               10 |             66 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |                6 |             66 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               12 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                   |                8 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_reg_0                                                                                                                                                                    |                7 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                     | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                   |                8 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                7 |             68 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |               11 |             70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |               13 |             70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                            |               10 |             70 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                            |                8 |             72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                    |                                                                                                                                                                                                                                            |               10 |             72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                            |                6 |             72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                            |                8 |             72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                8 |             72 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                6 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |               10 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                7 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               14 |             74 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                            |                7 |             76 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                            |                7 |             76 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                            |                6 |             76 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                7 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                            |                9 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |               10 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                            |                6 |             78 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                            |                9 |             80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |                8 |             80 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               12 |             82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                7 |             82 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                7 |             84 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |               18 |             86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1125]_0                                                                                                                                                                       |                                                                                                                                                                                                                                            |               10 |             86 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                              |                                                                                                                                                                                                                                            |                9 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |               14 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |               16 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                            |               12 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                            |                8 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               11 |             94 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                   |                                                                                                                                                                                                                                            |               12 |             96 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                  |               10 |             96 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                   |                                                                                                                                                                                                                                            |               14 |             96 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                |                                                                                                                                                                                                                                            |               11 |             96 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                            |               12 |             96 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                   |               13 |            118 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               16 |            120 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                                | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               16 |            120 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               31 |            126 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                   |               15 |            130 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                      | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               15 |            132 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            134 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |               12 |            134 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               14 |            134 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                            |               10 |            134 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                            |               15 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/queue_rden2_new                                                                                                                | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                   |               15 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                    | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM.reg2_reg[90][0]                                                                                                                                                   |               13 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                            |               17 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |               15 |            146 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |               31 |            150 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               17 |            150 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                            | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            150 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                               | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |            152 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                            |               15 |            156 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |            164 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               15 |            164 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                     | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                          |               18 |            174 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/queue_rden_new                                                                                                                 | design_2_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                          |               21 |            174 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               11 |            176 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               11 |            176 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               11 |            176 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              | design_2_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4]                                                                                                                                                             |               27 |            180 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               12 |            192 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               12 |            192 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                            |               12 |            192 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               13 |            208 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        | design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                            |               14 |            224 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                            |              402 |           2442 |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


