#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14af4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14c7050 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x14bef80 .functor NOT 1, L_0x14f75f0, C4<0>, C4<0>, C4<0>;
L_0x14f6eb0 .functor XOR 1, L_0x14f7260, L_0x14f7320, C4<0>, C4<0>;
L_0x14f74e0 .functor XOR 1, L_0x14f6eb0, L_0x14f7410, C4<0>, C4<0>;
v0x14f4770_0 .net *"_ivl_10", 0 0, L_0x14f7410;  1 drivers
v0x14f4870_0 .net *"_ivl_12", 0 0, L_0x14f74e0;  1 drivers
v0x14f4950_0 .net *"_ivl_2", 0 0, L_0x14f71c0;  1 drivers
v0x14f4a10_0 .net *"_ivl_4", 0 0, L_0x14f7260;  1 drivers
v0x14f4af0_0 .net *"_ivl_6", 0 0, L_0x14f7320;  1 drivers
v0x14f4c20_0 .net *"_ivl_8", 0 0, L_0x14f6eb0;  1 drivers
v0x14f4d00_0 .var "clk", 0 0;
v0x14f4da0_0 .net "f_dut", 0 0, L_0x14f6fe0;  1 drivers
v0x14f4e40_0 .net "f_ref", 0 0, L_0x14f5f20;  1 drivers
v0x14f4ee0_0 .var/2u "stats1", 159 0;
v0x14f4f80_0 .var/2u "strobe", 0 0;
v0x14f5020_0 .net "tb_match", 0 0, L_0x14f75f0;  1 drivers
v0x14f50e0_0 .net "tb_mismatch", 0 0, L_0x14bef80;  1 drivers
v0x14f51a0_0 .net "wavedrom_enable", 0 0, v0x14f2e70_0;  1 drivers
v0x14f5240_0 .net "wavedrom_title", 511 0, v0x14f2f30_0;  1 drivers
v0x14f5310_0 .net "x1", 0 0, v0x14f2ff0_0;  1 drivers
v0x14f53b0_0 .net "x2", 0 0, v0x14f3090_0;  1 drivers
v0x14f5560_0 .net "x3", 0 0, v0x14f3180_0;  1 drivers
L_0x14f71c0 .concat [ 1 0 0 0], L_0x14f5f20;
L_0x14f7260 .concat [ 1 0 0 0], L_0x14f5f20;
L_0x14f7320 .concat [ 1 0 0 0], L_0x14f6fe0;
L_0x14f7410 .concat [ 1 0 0 0], L_0x14f5f20;
L_0x14f75f0 .cmp/eeq 1, L_0x14f71c0, L_0x14f74e0;
S_0x14c71e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x14c7050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x14b3440 .functor NOT 1, v0x14f3180_0, C4<0>, C4<0>, C4<0>;
L_0x14c7a90 .functor AND 1, L_0x14b3440, v0x14f3090_0, C4<1>, C4<1>;
L_0x14beff0 .functor NOT 1, v0x14f2ff0_0, C4<0>, C4<0>, C4<0>;
L_0x14f5800 .functor AND 1, L_0x14c7a90, L_0x14beff0, C4<1>, C4<1>;
L_0x14f58d0 .functor NOT 1, v0x14f3180_0, C4<0>, C4<0>, C4<0>;
L_0x14f5940 .functor AND 1, L_0x14f58d0, v0x14f3090_0, C4<1>, C4<1>;
L_0x14f59f0 .functor AND 1, L_0x14f5940, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f5ab0 .functor OR 1, L_0x14f5800, L_0x14f59f0, C4<0>, C4<0>;
L_0x14f5c10 .functor NOT 1, v0x14f3090_0, C4<0>, C4<0>, C4<0>;
L_0x14f5c80 .functor AND 1, v0x14f3180_0, L_0x14f5c10, C4<1>, C4<1>;
L_0x14f5da0 .functor AND 1, L_0x14f5c80, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f5e10 .functor OR 1, L_0x14f5ab0, L_0x14f5da0, C4<0>, C4<0>;
L_0x14f5f90 .functor AND 1, v0x14f3180_0, v0x14f3090_0, C4<1>, C4<1>;
L_0x14f6000 .functor AND 1, L_0x14f5f90, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f5f20 .functor OR 1, L_0x14f5e10, L_0x14f6000, C4<0>, C4<0>;
v0x14bf1f0_0 .net *"_ivl_0", 0 0, L_0x14b3440;  1 drivers
v0x14bf290_0 .net *"_ivl_10", 0 0, L_0x14f5940;  1 drivers
v0x14b34b0_0 .net *"_ivl_12", 0 0, L_0x14f59f0;  1 drivers
v0x14f17d0_0 .net *"_ivl_14", 0 0, L_0x14f5ab0;  1 drivers
v0x14f18b0_0 .net *"_ivl_16", 0 0, L_0x14f5c10;  1 drivers
v0x14f19e0_0 .net *"_ivl_18", 0 0, L_0x14f5c80;  1 drivers
v0x14f1ac0_0 .net *"_ivl_2", 0 0, L_0x14c7a90;  1 drivers
v0x14f1ba0_0 .net *"_ivl_20", 0 0, L_0x14f5da0;  1 drivers
v0x14f1c80_0 .net *"_ivl_22", 0 0, L_0x14f5e10;  1 drivers
v0x14f1df0_0 .net *"_ivl_24", 0 0, L_0x14f5f90;  1 drivers
v0x14f1ed0_0 .net *"_ivl_26", 0 0, L_0x14f6000;  1 drivers
v0x14f1fb0_0 .net *"_ivl_4", 0 0, L_0x14beff0;  1 drivers
v0x14f2090_0 .net *"_ivl_6", 0 0, L_0x14f5800;  1 drivers
v0x14f2170_0 .net *"_ivl_8", 0 0, L_0x14f58d0;  1 drivers
v0x14f2250_0 .net "f", 0 0, L_0x14f5f20;  alias, 1 drivers
v0x14f2310_0 .net "x1", 0 0, v0x14f2ff0_0;  alias, 1 drivers
v0x14f23d0_0 .net "x2", 0 0, v0x14f3090_0;  alias, 1 drivers
v0x14f2490_0 .net "x3", 0 0, v0x14f3180_0;  alias, 1 drivers
S_0x14f25d0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x14c7050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x14f2db0_0 .net "clk", 0 0, v0x14f4d00_0;  1 drivers
v0x14f2e70_0 .var "wavedrom_enable", 0 0;
v0x14f2f30_0 .var "wavedrom_title", 511 0;
v0x14f2ff0_0 .var "x1", 0 0;
v0x14f3090_0 .var "x2", 0 0;
v0x14f3180_0 .var "x3", 0 0;
E_0x14c1de0/0 .event negedge, v0x14f2db0_0;
E_0x14c1de0/1 .event posedge, v0x14f2db0_0;
E_0x14c1de0 .event/or E_0x14c1de0/0, E_0x14c1de0/1;
E_0x14c1b70 .event negedge, v0x14f2db0_0;
E_0x14ac9f0 .event posedge, v0x14f2db0_0;
S_0x14f28b0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x14f25d0;
 .timescale -12 -12;
v0x14f2ab0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14f2bb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x14f25d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14f3280 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x14c7050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x14f6230 .functor NOT 1, v0x14f3180_0, C4<0>, C4<0>, C4<0>;
L_0x14f63b0 .functor NOT 1, v0x14f3090_0, C4<0>, C4<0>, C4<0>;
L_0x14f6550 .functor NOT 1, v0x14f2ff0_0, C4<0>, C4<0>, C4<0>;
L_0x14f66d0 .functor AND 1, L_0x14f6230, v0x14f3090_0, C4<1>, C4<1>;
L_0x14f67c0 .functor AND 1, L_0x14f66d0, L_0x14f6550, C4<1>, C4<1>;
L_0x14f68d0 .functor AND 1, L_0x14f6230, v0x14f3090_0, C4<1>, C4<1>;
L_0x14f6980 .functor AND 1, L_0x14f68d0, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f6a40 .functor OR 1, L_0x14f67c0, L_0x14f6980, C4<0>, C4<0>;
L_0x14f6ba0 .functor AND 1, v0x14f3180_0, L_0x14f63b0, C4<1>, C4<1>;
L_0x14f6c60 .functor AND 1, L_0x14f6ba0, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f6d80 .functor OR 1, L_0x14f6a40, L_0x14f6c60, C4<0>, C4<0>;
L_0x14f6e40 .functor AND 1, v0x14f3180_0, v0x14f3090_0, C4<1>, C4<1>;
L_0x14f6f20 .functor AND 1, L_0x14f6e40, v0x14f2ff0_0, C4<1>, C4<1>;
L_0x14f6fe0 .functor OR 1, L_0x14f6d80, L_0x14f6f20, C4<0>, C4<0>;
v0x14f3490_0 .net *"_ivl_10", 0 0, L_0x14f68d0;  1 drivers
v0x14f3570_0 .net *"_ivl_12", 0 0, L_0x14f6980;  1 drivers
v0x14f3650_0 .net *"_ivl_14", 0 0, L_0x14f6a40;  1 drivers
v0x14f3740_0 .net *"_ivl_16", 0 0, L_0x14f6ba0;  1 drivers
v0x14f3820_0 .net *"_ivl_18", 0 0, L_0x14f6c60;  1 drivers
v0x14f3950_0 .net *"_ivl_20", 0 0, L_0x14f6d80;  1 drivers
v0x14f3a30_0 .net *"_ivl_22", 0 0, L_0x14f6e40;  1 drivers
v0x14f3b10_0 .net *"_ivl_24", 0 0, L_0x14f6f20;  1 drivers
v0x14f3bf0_0 .net *"_ivl_6", 0 0, L_0x14f66d0;  1 drivers
v0x14f3d60_0 .net *"_ivl_8", 0 0, L_0x14f67c0;  1 drivers
v0x14f3e40_0 .net "f", 0 0, L_0x14f6fe0;  alias, 1 drivers
v0x14f3f00_0 .net "not_x1", 0 0, L_0x14f6550;  1 drivers
v0x14f3fc0_0 .net "not_x2", 0 0, L_0x14f63b0;  1 drivers
v0x14f4080_0 .net "not_x3", 0 0, L_0x14f6230;  1 drivers
v0x14f4140_0 .net "x1", 0 0, v0x14f2ff0_0;  alias, 1 drivers
v0x14f41e0_0 .net "x2", 0 0, v0x14f3090_0;  alias, 1 drivers
v0x14f42d0_0 .net "x3", 0 0, v0x14f3180_0;  alias, 1 drivers
S_0x14f4550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x14c7050;
 .timescale -12 -12;
E_0x14c2030 .event anyedge, v0x14f4f80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14f4f80_0;
    %nor/r;
    %assign/vec4 v0x14f4f80_0, 0;
    %wait E_0x14c2030;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14f25d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14f2ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f3090_0, 0;
    %assign/vec4 v0x14f3180_0, 0;
    %wait E_0x14c1b70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14ac9f0;
    %load/vec4 v0x14f3180_0;
    %load/vec4 v0x14f3090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14f2ff0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x14f2ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f3090_0, 0;
    %assign/vec4 v0x14f3180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14c1b70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14f2bb0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c1de0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x14f2ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f3090_0, 0;
    %assign/vec4 v0x14f3180_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14c7050;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f4d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f4f80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14c7050;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14f4d00_0;
    %inv;
    %store/vec4 v0x14f4d00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14c7050;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14f2db0_0, v0x14f50e0_0, v0x14f5560_0, v0x14f53b0_0, v0x14f5310_0, v0x14f4e40_0, v0x14f4da0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14c7050;
T_7 ;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14c7050;
T_8 ;
    %wait E_0x14c1de0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f4ee0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f4ee0_0, 4, 32;
    %load/vec4 v0x14f5020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f4ee0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f4ee0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f4ee0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14f4e40_0;
    %load/vec4 v0x14f4e40_0;
    %load/vec4 v0x14f4da0_0;
    %xor;
    %load/vec4 v0x14f4e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f4ee0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14f4ee0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f4ee0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/truthtable1/iter0/response18/top_module.sv";
