

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Sat Dec 10 12:09:50 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|       152|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 12 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%offset = alloca i32 1"   --->   Operation 17 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 18 'read' 'plaintext_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %plaintext_length" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 19 'read' 'plaintext_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 20 'partselect' 'trunc_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 21 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i60 %trunc_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 22 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln18" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 35" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 0, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 26 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 27 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 1024, void @empty_5, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ciphertext" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 33 'read' 'ciphertext_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_1 = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %p_read" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 34 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ciphertext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 36 'partselect' 'trunc_ln18_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i60 %trunc_ln18_2" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 37 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln18_1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 38 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %trunc_ln" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 39 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 40 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%i_2 = load i60 %offset" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 41 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (2.81ns)   --->   "%icmp_ln18 = icmp_eq  i60 %i_2, i60 %trunc_ln18_3" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 42 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (3.41ns)   --->   "%i = add i60 %i_2, i60 1" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 43 'add' 'i' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %for.end.loopexit" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%offword_V = trunc i60 %i_2" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 45 'trunc' 'offword_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln18 = store i60 %i, i60 %offset" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 46 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 47 [1/1] (7.30ns)   --->   "%p_Val2_s = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 47 'read' 'p_Val2_s' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_Val2_s"   --->   Operation 48 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 8, i32 15"   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 16, i32 23"   --->   Operation 50 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 24, i32 31"   --->   Operation 51 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 39"   --->   Operation 52 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 40, i32 47"   --->   Operation 53 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 48, i32 55"   --->   Operation 54 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 56, i32 63"   --->   Operation 55 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 71"   --->   Operation 56 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 72, i32 79"   --->   Operation 57 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 80, i32 87"   --->   Operation 58 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 88, i32 95"   --->   Operation 59 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 103"   --->   Operation 60 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 104, i32 111"   --->   Operation 61 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 112, i32 119"   --->   Operation 62 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32 120, i32 127"   --->   Operation 63 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %p_read_1, i32 %offword_V"   --->   Operation 64 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [2/2] (2.62ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %p_Result_4, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 65 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 5.32>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628, i8 %tmp_s, i8 %tmp_2, i8 %tmp_3, i8 %tmp_4, i8 %tmp_5, i8 %tmp_6, i8 %tmp_7, i8 %tmp_8, i8 %tmp_9, i8 %tmp_10, i8 %tmp_11, i8 %tmp_12, i8 %tmp_13, i8 %tmp_14, i8 %tmp_15"   --->   Operation 66 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/2] (4.28ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %this_round_keys, i128 %p_Result_4, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 67 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 68 [1/1] (1.03ns)   --->   "%block_V = xor i128 %block_nonce_V_1, i128 %p_Result_3"   --->   Operation 68 'xor' 'block_V' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i128 %block_V"   --->   Operation 69 'trunc' 'trunc_ln628_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 8, i32 15"   --->   Operation 70 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 16, i32 23"   --->   Operation 71 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 24, i32 31"   --->   Operation 72 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 32, i32 39"   --->   Operation 73 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 40, i32 47"   --->   Operation 74 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 48, i32 55"   --->   Operation 75 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 56, i32 63"   --->   Operation 76 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 64, i32 71"   --->   Operation 77 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 72, i32 79"   --->   Operation 78 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 80, i32 87"   --->   Operation 79 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 88, i32 95"   --->   Operation 80 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 96, i32 103"   --->   Operation 81 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 104, i32 111"   --->   Operation 82 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 112, i32 119"   --->   Operation 83 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %block_V, i32 120, i32 127"   --->   Operation 84 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 85 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln628_1, i8 %tmp_16, i8 %tmp_17, i8 %tmp_18, i8 %tmp_19, i8 %tmp_20, i8 %tmp_21, i8 %tmp_22, i8 %tmp_23, i8 %tmp_24, i8 %tmp_25, i8 %tmp_26, i8 %tmp_27, i8 %tmp_28, i8 %tmp_29, i8 %tmp_30"   --->   Operation 86 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (7.30ns)   --->   "%write_ln368 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr_1, i128 %p_Result_s, i16 65535"   --->   Operation 87 'write' 'write_ln368' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:18]   --->   Operation 88 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 7.30>
ST_12 : Operation 89 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 89 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 9> <Delay = 7.30>
ST_13 : Operation 90 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 90 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 7.30>
ST_14 : Operation 91 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 91 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 92 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 92 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 93 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 93 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [hw-impl/src/pynqrypt.cpp:33]   --->   Operation 94 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('plaintext_read', hw-impl/src/pynqrypt.cpp:18) on port 'plaintext' (hw-impl/src/pynqrypt.cpp:18) [13]  (0 ns)
	'getelementptr' operation ('gmem_addr', hw-impl/src/pynqrypt.cpp:18) [19]  (0 ns)
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:18) on port 'gmem' (hw-impl/src/pynqrypt.cpp:18) [21]  (7.3 ns)

 <State 8>: 5ns
The critical path consists of the following:
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:37) on local variable 'offset' [29]  (0 ns)
	'add' operation ('i', hw-impl/src/pynqrypt.cpp:18) [31]  (3.42 ns)
	'store' operation ('store_ln18', hw-impl/src/pynqrypt.cpp:18) of variable 'i', hw-impl/src/pynqrypt.cpp:18 on local variable 'offset' [75]  (1.59 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('__Val2__', hw-impl/src/pynqrypt.cpp:22) on port 'gmem' (hw-impl/src/pynqrypt.cpp:22) [35]  (7.3 ns)

 <State 10>: 5.32ns
The critical path consists of the following:
	'call' operation ('block_nonce.V', hw-impl/src/pynqrypt.cpp:25) to 'aes_encrypt_block' [55]  (4.29 ns)
	'xor' operation ('block.V') [56]  (1.03 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln368') on port 'gmem' [74]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_30', hw-impl/src/pynqrypt.cpp:33) on port 'gmem' (hw-impl/src/pynqrypt.cpp:33) [78]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_30', hw-impl/src/pynqrypt.cpp:33) on port 'gmem' (hw-impl/src/pynqrypt.cpp:33) [78]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_30', hw-impl/src/pynqrypt.cpp:33) on port 'gmem' (hw-impl/src/pynqrypt.cpp:33) [78]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_30', hw-impl/src/pynqrypt.cpp:33) on port 'gmem' (hw-impl/src/pynqrypt.cpp:33) [78]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_30', hw-impl/src/pynqrypt.cpp:33) on port 'gmem' (hw-impl/src/pynqrypt.cpp:33) [78]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
