Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 78b39abff2894dc59b67ecc4f093c66b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'i_input1' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v:77]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'i_input2' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'i_read_addr1' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v:86]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'i_read_addr2' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/ID.v:87]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_input2' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v:63]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_input3' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v:64]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_alu_result' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/cpu_top.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_input2' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_input3' [D:/CODE/Verilog/LittleCPU/PipelineCPU/PipelineCPU.srcs/sources_1/new/EX.v:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipeline_control_unit
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux5
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.forward_unit
Compiling module xil_defaultlib.imm_extend
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
