#include "stdafx.h"
#include "CPUOperation.h"

#include "HWEnv.h"

namespace GBEmu::HW::CPUOperation
{
	CPUOperationResult operateNOP()
	{
		return CPUOperationResult(1, 4);
	}

	CPUOperationResult OperateInstruction(HWEnv& env)
	{
		auto pc = env.GetCPU().PC();
		// TODO: env.GetMemory().Read(pc);

		const uint8 readCode = 0; // TODO: メモリから読む

		switch (static_cast<CPUInstruction>(readCode))
		{
		case CPUInstruction::NOP: return operateNOP();
		case CPUInstruction::LD_BC_d16: break;
		case CPUInstruction::LD_mBC_A: break;
		case CPUInstruction::INC_BC: break;
		case CPUInstruction::INC_B: break;
		case CPUInstruction::DEC_B: break;
		case CPUInstruction::LD_B_d8: break;
		case CPUInstruction::RLCA: break;
		case CPUInstruction::LD_ma16_SP: break;
		case CPUInstruction::ADD_HL_BC: break;
		case CPUInstruction::LD_A_mBC: break;
		case CPUInstruction::DEC_BC: break;
		case CPUInstruction::INC_C: break;
		case CPUInstruction::DEC_C: break;
		case CPUInstruction::LD_C_d8: break;
		case CPUInstruction::RRCA: break;
		case CPUInstruction::STOP_d8: break;
		case CPUInstruction::LD_DE_d16: break;
		case CPUInstruction::LD_mDE_A: break;
		case CPUInstruction::INC_DE: break;
		case CPUInstruction::INC_D: break;
		case CPUInstruction::DEC_D: break;
		case CPUInstruction::LD_D_d8: break;
		case CPUInstruction::RLA: break;
		case CPUInstruction::JR_r8: break;
		case CPUInstruction::ADD_HL_DE: break;
		case CPUInstruction::LD_A_mDE: break;
		case CPUInstruction::DEC_DE: break;
		case CPUInstruction::INC_E: break;
		case CPUInstruction::DEC_E: break;
		case CPUInstruction::LD_E_d8: break;
		case CPUInstruction::RRA: break;
		case CPUInstruction::JR_NZ_r8: break;
		case CPUInstruction::LD_HL_d16: break;
		case CPUInstruction::LDI_mHL_A: break;
		case CPUInstruction::INC_HL: break;
		case CPUInstruction::INC_H: break;
		case CPUInstruction::DEC_H: break;
		case CPUInstruction::LD_H_d8: break;
		case CPUInstruction::DAA: break;
		case CPUInstruction::JR_Z_r8: break;
		case CPUInstruction::ADD_HL_HL: break;
		case CPUInstruction::LD_A_mHLp: break;
		case CPUInstruction::DEC_HL: break;
		case CPUInstruction::INC_L: break;
		case CPUInstruction::DEC_L: break;
		case CPUInstruction::LD_L_d8: break;
		case CPUInstruction::CPL: break;
		case CPUInstruction::JR_NC_r8: break;
		case CPUInstruction::LD_SP_d16: break;
		case CPUInstruction::LD_mHL_A: break;
		case CPUInstruction::INC_SP: break;
		case CPUInstruction::INC_mHL: break;
		case CPUInstruction::DEC_mHL: break;
		case CPUInstruction::LD_mHL_d8: break;
		case CPUInstruction::SCF: break;
		case CPUInstruction::JR_C_r8: break;
		case CPUInstruction::ADD_HL_SP: break;
		case CPUInstruction::LD_A_mHLm: break;
		case CPUInstruction::DEC_SP: break;
		case CPUInstruction::INC_A: break;
		case CPUInstruction::DEC_A: break;
		case CPUInstruction::LD_A_d8: break;
		case CPUInstruction::CCF: break;
		case CPUInstruction::LD_B_B: break;
		case CPUInstruction::LD_B_C: break;
		case CPUInstruction::LD_B_D: break;
		case CPUInstruction::LD_B_E: break;
		case CPUInstruction::LD_B_H: break;
		case CPUInstruction::LD_B_L: break;
		case CPUInstruction::LD_B_HL: break;
		case CPUInstruction::LD_B_A: break;
		case CPUInstruction::LD_C_B: break;
		case CPUInstruction::LD_C_C: break;
		case CPUInstruction::LD_C_D: break;
		case CPUInstruction::LD_C_E: break;
		case CPUInstruction::LD_C_H: break;
		case CPUInstruction::LD_C_L: break;
		case CPUInstruction::LD_C_HL: break;
		case CPUInstruction::LD_C_A: break;
		case CPUInstruction::LD_D_B: break;
		case CPUInstruction::LD_D_C: break;
		case CPUInstruction::LD_D_D: break;
		case CPUInstruction::LD_D_E: break;
		case CPUInstruction::LD_D_H: break;
		case CPUInstruction::LD_D_L: break;
		case CPUInstruction::LD_D_HL: break;
		case CPUInstruction::LD_D_A: break;
		case CPUInstruction::LD_E_B: break;
		case CPUInstruction::LD_E_C: break;
		case CPUInstruction::LD_E_D: break;
		case CPUInstruction::LD_E_E: break;
		case CPUInstruction::LD_E_H: break;
		case CPUInstruction::LD_E_L: break;
		case CPUInstruction::LD_E_HL: break;
		case CPUInstruction::LD_E_A: break;
		case CPUInstruction::LD_H_B: break;
		case CPUInstruction::LD_H_C: break;
		case CPUInstruction::LD_H_D: break;
		case CPUInstruction::LD_H_E: break;
		case CPUInstruction::LD_H_H: break;
		case CPUInstruction::LD_H_L: break;
		case CPUInstruction::LD_H_HL: break;
		case CPUInstruction::LD_H_A: break;
		case CPUInstruction::LD_L_B: break;
		case CPUInstruction::LD_L_C: break;
		case CPUInstruction::LD_L_D: break;
		case CPUInstruction::LD_L_E: break;
		case CPUInstruction::LD_L_H: break;
		case CPUInstruction::LD_L_L: break;
		case CPUInstruction::LD_L_HL: break;
		case CPUInstruction::LD_L_A: break;
		case CPUInstruction::LD_HL_B: break;
		case CPUInstruction::LD_HL_C: break;
		case CPUInstruction::LD_HL_D: break;
		case CPUInstruction::LD_HL_E: break;
		case CPUInstruction::LD_HL_H: break;
		case CPUInstruction::LD_HL_L: break;
		case CPUInstruction::HALT: break;
		case CPUInstruction::LD_HL_A: break;
		case CPUInstruction::LD_A_B: break;
		case CPUInstruction::LD_A_C: break;
		case CPUInstruction::LD_A_D: break;
		case CPUInstruction::LD_A_E: break;
		case CPUInstruction::LD_A_H: break;
		case CPUInstruction::LD_A_L: break;
		case CPUInstruction::LD_A_HL: break;
		case CPUInstruction::LD_A_A: break;
		case CPUInstruction::ADD_A_B: break;
		case CPUInstruction::ADD_A_C: break;
		case CPUInstruction::ADD_A_D: break;
		case CPUInstruction::ADD_A_E: break;
		case CPUInstruction::ADD_A_H: break;
		case CPUInstruction::ADD_A_L: break;
		case CPUInstruction::ADD_A_HL: break;
		case CPUInstruction::ADD_A_A: break;
		case CPUInstruction::ADC_A_B: break;
		case CPUInstruction::ADC_A_C: break;
		case CPUInstruction::ADC_A_D: break;
		case CPUInstruction::ADC_A_E: break;
		case CPUInstruction::ADC_A_H: break;
		case CPUInstruction::ADC_A_L: break;
		case CPUInstruction::ADC_A_HL: break;
		case CPUInstruction::ADC_A_A: break;
		case CPUInstruction::SUB_B: break;
		case CPUInstruction::SUB_C: break;
		case CPUInstruction::SUB_D: break;
		case CPUInstruction::SUB_E: break;
		case CPUInstruction::SUB_H: break;
		case CPUInstruction::SUB_L: break;
		case CPUInstruction::SUB_HL: break;
		case CPUInstruction::SUB_A: break;
		case CPUInstruction::SBC_A_B: break;
		case CPUInstruction::SBC_A_C: break;
		case CPUInstruction::SBC_A_D: break;
		case CPUInstruction::SBC_A_E: break;
		case CPUInstruction::SBC_A_H: break;
		case CPUInstruction::SBC_A_L: break;
		case CPUInstruction::SBC_A_HL: break;
		case CPUInstruction::SBC_A_A: break;
		case CPUInstruction::AND_B: break;
		case CPUInstruction::AND_C: break;
		case CPUInstruction::AND_D: break;
		case CPUInstruction::AND_E: break;
		case CPUInstruction::AND_H: break;
		case CPUInstruction::AND_L: break;
		case CPUInstruction::AND_HL: break;
		case CPUInstruction::AND_A: break;
		case CPUInstruction::XOR_B: break;
		case CPUInstruction::XOR_C: break;
		case CPUInstruction::XOR_D: break;
		case CPUInstruction::XOR_E: break;
		case CPUInstruction::XOR_H: break;
		case CPUInstruction::XOR_L: break;
		case CPUInstruction::XOR_HL: break;
		case CPUInstruction::XOR_A: break;
		case CPUInstruction::OR_B: break;
		case CPUInstruction::OR_C: break;
		case CPUInstruction::OR_D: break;
		case CPUInstruction::OR_E: break;
		case CPUInstruction::OR_H: break;
		case CPUInstruction::OR_L: break;
		case CPUInstruction::OR_HL: break;
		case CPUInstruction::OR_A: break;
		case CPUInstruction::CP_B: break;
		case CPUInstruction::CP_C: break;
		case CPUInstruction::CP_D: break;
		case CPUInstruction::CP_E: break;
		case CPUInstruction::CP_H: break;
		case CPUInstruction::CP_L: break;
		case CPUInstruction::CP_HL: break;
		case CPUInstruction::CP_A: break;
		case CPUInstruction::RET_NZ: break;
		case CPUInstruction::POP_BC: break;
		case CPUInstruction::JP_NZ_a16: break;
		case CPUInstruction::JP_a16: break;
		case CPUInstruction::CALL_NZ_a16: break;
		case CPUInstruction::PUSH_BC: break;
		case CPUInstruction::ADD_A_d8: break;
		case CPUInstruction::RST_00H: break;
		case CPUInstruction::RET_Z: break;
		case CPUInstruction::RET: break;
		case CPUInstruction::JP_Z_a16: break;
		case CPUInstruction::PREFIX: break;
		case CPUInstruction::CALL_Z_a16: break;
		case CPUInstruction::CALL_a16: break;
		case CPUInstruction::ADC_A_d8: break;
		case CPUInstruction::RST_08H: break;
		case CPUInstruction::RET_NC: break;
		case CPUInstruction::POP_DE: break;
		case CPUInstruction::JP_NC_a16: break;
		case CPUInstruction::Reserved_D3: break;
		case CPUInstruction::CALL_NC_a16: break;
		case CPUInstruction::PUSH_DE: break;
		case CPUInstruction::SUB_d8: break;
		case CPUInstruction::RST_10H: break;
		case CPUInstruction::RET_C: break;
		case CPUInstruction::RETI: break;
		case CPUInstruction::JP_C_a16: break;
		case CPUInstruction::Reserved_DB: break;
		case CPUInstruction::CALL_C_a16: break;
		case CPUInstruction::Reserved_DD: break;
		case CPUInstruction::SBC_A_d8: break;
		case CPUInstruction::RST_18H: break;
		case CPUInstruction::LDH_a8_A: break;
		case CPUInstruction::POP_HL: break;
		case CPUInstruction::LD_mC_A: break;
		case CPUInstruction::Reserved_E3: break;
		case CPUInstruction::Reserved_E4: break;
		case CPUInstruction::PUSH_HL: break;
		case CPUInstruction::AND_d8: break;
		case CPUInstruction::RST_20H: break;
		case CPUInstruction::ADD_SP_r8: break;
		case CPUInstruction::JP_HL: break;
		case CPUInstruction::LD_a16_A: break;
		case CPUInstruction::Reserved_EB: break;
		case CPUInstruction::Reserved_EC: break;
		case CPUInstruction::Reserved_ED: break;
		case CPUInstruction::XOR_d8: break;
		case CPUInstruction::RST_28H: break;
		case CPUInstruction::LDH_A_a8: break;
		case CPUInstruction::POP_AF: break;
		case CPUInstruction::LD_A_mC: break;
		case CPUInstruction::DI: break;
		case CPUInstruction::Reserved_F4: break;
		case CPUInstruction::PUSH_AF: break;
		case CPUInstruction::OR_d8: break;
		case CPUInstruction::RST_30H: break;
		case CPUInstruction::LD_HL_SP_r8: break;
		case CPUInstruction::LD_SP_HL: break;
		case CPUInstruction::LD_A_a16: break;
		case CPUInstruction::EI: break;
		case CPUInstruction::Reserved_FC: break;
		case CPUInstruction::Reserved_FD: break;
		case CPUInstruction::CP_d8: break;
		case CPUInstruction::RST_38H: break;
		default: ;
		}

		assert(false);
		return CPUOperationResult(0, 0);
	}
}
