;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 30/03/2019 9:23:44
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x2A73      	GOTO       627
_UART1_Write:
;__Lib_UART_c67.c,39 :: 		
;__Lib_UART_c67.c,40 :: 		
L_UART1_Write3:
0x0003	0x1683      	BSF        STATUS, 5
0x0004	0x1303      	BCF        STATUS, 6
0x0005	0x1898      	BTFSC      TXSTA, 1
0x0006	0x2809      	GOTO       L_UART1_Write4
;__Lib_UART_c67.c,41 :: 		
0x0007	0x0000      	NOP
0x0008	0x2803      	GOTO       L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67.c,42 :: 		
0x0009	0x0866      	MOVF       FARG_UART1_Write_data_, 0
0x000A	0x1283      	BCF        STATUS, 5
0x000B	0x0099      	MOVWF      TXREG
;__Lib_UART_c67.c,43 :: 		
L_end_UART1_Write:
0x000C	0x0008      	RETURN
; end of _UART1_Write
_SPI1_Write:
;__Lib_SPI_c345.c,77 :: 		
;__Lib_SPI_c345.c,80 :: 		
0x000D	0x1283      	BCF        STATUS, 5
0x000E	0x1303      	BCF        STATUS, 6
0x000F	0x0821      	MOVF       FARG_SPI1_Write_data_, 0
0x0010	0x0093      	MOVWF      SSPBUF
;__Lib_SPI_c345.c,81 :: 		
L_SPI1_Write8:
0x0011	0x1683      	BSF        STATUS, 5
0x0012	0x1814      	BTFSC      SSPSTAT, 0
0x0013	0x2816      	GOTO       L_SPI1_Write9
;__Lib_SPI_c345.c,82 :: 		
0x0014	0x0000      	NOP
0x0015	0x2811      	GOTO       L_SPI1_Write8
L_SPI1_Write9:
;__Lib_SPI_c345.c,83 :: 		
0x0016	0x1283      	BCF        STATUS, 5
0x0017	0x0813      	MOVF       SSPBUF, 0
0x0018	0x00F0      	MOVWF      R0
;__Lib_SPI_c345.c,84 :: 		
L_end_SPI1_Write:
0x0019	0x0008      	RETURN
; end of _SPI1_Write
_Div_8X8_U:
;__Lib_Math.c,189 :: 		
;__Lib_Math.c,196 :: 		
0x001A	0x1283      	BCF        STATUS, 5
;__Lib_Math.c,197 :: 		
0x001B	0x1303      	BCF        STATUS, 6
;__Lib_Math.c,198 :: 		
0x001C	0x01F8      	CLRF       R8
;__Lib_Math.c,199 :: 		
0x001D	0x3008      	MOVLW      8
;__Lib_Math.c,200 :: 		
0x001E	0x00FC      	MOVWF      R12
;__Lib_Math.c,201 :: 		
0x001F	0x0D70      	RLF        R0, 0
;__Lib_Math.c,202 :: 		
0x0020	0x0DF8      	RLF        R8, 1
;__Lib_Math.c,203 :: 		
0x0021	0x0874      	MOVF       R4, 0
;__Lib_Math.c,204 :: 		
0x0022	0x02F8      	SUBWF      R8, 1
;__Lib_Math.c,205 :: 		
0x0023	0x1803      	BTFSC      STATUS, 0
;__Lib_Math.c,206 :: 		
0x0024	0x2827      	GOTO       $+3
;__Lib_Math.c,207 :: 		
0x0025	0x07F8      	ADDWF      R8, 1
;__Lib_Math.c,208 :: 		
0x0026	0x1003      	BCF        STATUS, 0
;__Lib_Math.c,209 :: 		
0x0027	0x0DF0      	RLF        R0, 1
;__Lib_Math.c,210 :: 		
0x0028	0x0BFC      	DECFSZ     R12, 1
;__Lib_Math.c,211 :: 		
0x0029	0x281F      	GOTO       $-10
;__Lib_Math.c,213 :: 		
L_end_Div_8X8_U:
0x002A	0x0008      	RETURN
; end of _Div_8X8_U
_ByteToStr:
;__Lib_Conversions.c,66 :: 		
;__Lib_Conversions.c,69 :: 		
0x002B	0x1683      	BSF        STATUS, 5
0x002C	0x1303      	BCF        STATUS, 6
0x002D	0x01E3      	CLRF       ByteToStr_DigitPos_L0
L_ByteToStr0:
0x002E	0x3003      	MOVLW      3
0x002F	0x0263      	SUBWF      ByteToStr_DigitPos_L0, 0
0x0030	0x1803      	BTFSC      STATUS, 0
0x0031	0x2839      	GOTO       L_ByteToStr1
;__Lib_Conversions.c,70 :: 		
0x0032	0x0863      	MOVF       ByteToStr_DigitPos_L0, 0
0x0033	0x0762      	ADDWF      FARG_ByteToStr_output, 0
0x0034	0x0084      	MOVWF      FSR
0x0035	0x3020      	MOVLW      32
0x0036	0x0080      	MOVWF      INDF
;__Lib_Conversions.c,69 :: 		
0x0037	0x0AE3      	INCF       ByteToStr_DigitPos_L0, 1
;__Lib_Conversions.c,70 :: 		
0x0038	0x282E      	GOTO       L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c,72 :: 		
0x0039	0x0863      	MOVF       ByteToStr_DigitPos_L0, 0
0x003A	0x0762      	ADDWF      FARG_ByteToStr_output, 0
0x003B	0x0084      	MOVWF      FSR
0x003C	0x0180      	CLRF       INDF
0x003D	0x03E3      	DECF       ByteToStr_DigitPos_L0, 1
;__Lib_Conversions.c,74 :: 		
L_ByteToStr3:
;__Lib_Conversions.c,75 :: 		
0x003E	0x0863      	MOVF       ByteToStr_DigitPos_L0, 0
0x003F	0x0762      	ADDWF      FARG_ByteToStr_output, 0
0x0040	0x00E4      	MOVWF      FLOC__ByteToStr
0x0041	0x300A      	MOVLW      10
0x0042	0x1283      	BCF        STATUS, 5
0x0043	0x00F4      	MOVWF      R4
0x0044	0x1683      	BSF        STATUS, 5
0x0045	0x0861      	MOVF       FARG_ByteToStr_input, 0
0x0046	0x1283      	BCF        STATUS, 5
0x0047	0x00F0      	MOVWF      R0
0x0048	0x201A      	CALL       _Div_8X8_U
0x0049	0x0878      	MOVF       R8, 0
0x004A	0x00F0      	MOVWF      R0
0x004B	0x3030      	MOVLW      48
0x004C	0x07F0      	ADDWF      R0, 1
0x004D	0x1683      	BSF        STATUS, 5
0x004E	0x0864      	MOVF       FLOC__ByteToStr, 0
0x004F	0x0084      	MOVWF      FSR
0x0050	0x1283      	BCF        STATUS, 5
0x0051	0x0870      	MOVF       R0, 0
0x0052	0x0080      	MOVWF      INDF
;__Lib_Conversions.c,76 :: 		
0x0053	0x300A      	MOVLW      10
0x0054	0x00F4      	MOVWF      R4
0x0055	0x1683      	BSF        STATUS, 5
0x0056	0x0861      	MOVF       FARG_ByteToStr_input, 0
0x0057	0x1283      	BCF        STATUS, 5
0x0058	0x00F0      	MOVWF      R0
0x0059	0x201A      	CALL       _Div_8X8_U
0x005A	0x0870      	MOVF       R0, 0
0x005B	0x1683      	BSF        STATUS, 5
0x005C	0x00E1      	MOVWF      FARG_ByteToStr_input
;__Lib_Conversions.c,77 :: 		
0x005D	0x1283      	BCF        STATUS, 5
0x005E	0x0870      	MOVF       R0, 0
0x005F	0x3A00      	XORLW      0
0x0060	0x1D03      	BTFSS      STATUS, 2
0x0061	0x2863      	GOTO       L_ByteToStr5
;__Lib_Conversions.c,78 :: 		
0x0062	0x2866      	GOTO       L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c,79 :: 		
0x0063	0x1683      	BSF        STATUS, 5
0x0064	0x03E3      	DECF       ByteToStr_DigitPos_L0, 1
;__Lib_Conversions.c,80 :: 		
0x0065	0x283E      	GOTO       L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c,81 :: 		
L_end_ByteToStr:
0x0066	0x0008      	RETURN
; end of _ByteToStr
_UART1_Write_Text:
;__Lib_UART_c67.c,47 :: 		
;__Lib_UART_c67.c,48 :: 		
0x0067	0x1683      	BSF        STATUS, 5
0x0068	0x1303      	BCF        STATUS, 6
0x0069	0x01E3      	CLRF       UART1_Write_Text_counter_L0
;__Lib_UART_c67.c,50 :: 		
0x006A	0x0861      	MOVF       FARG_UART1_Write_Text_uart_text, 0
0x006B	0x0084      	MOVWF      FSR
0x006C	0x0800      	MOVF       INDF, 0
0x006D	0x00E2      	MOVWF      UART1_Write_Text_data__L0
;__Lib_UART_c67.c,51 :: 		
L_UART1_Write_Text5:
0x006E	0x0862      	MOVF       UART1_Write_Text_data__L0, 0
0x006F	0x3A00      	XORLW      0
0x0070	0x1903      	BTFSC      STATUS, 2
0x0071	0x287D      	GOTO       L_UART1_Write_Text6
;__Lib_UART_c67.c,52 :: 		
0x0072	0x0862      	MOVF       UART1_Write_Text_data__L0, 0
0x0073	0x00E6      	MOVWF      FARG_UART1_Write_data_
0x0074	0x2003      	CALL       _UART1_Write
;__Lib_UART_c67.c,53 :: 		
0x0075	0x1683      	BSF        STATUS, 5
0x0076	0x0AE3      	INCF       UART1_Write_Text_counter_L0, 1
;__Lib_UART_c67.c,54 :: 		
0x0077	0x0863      	MOVF       UART1_Write_Text_counter_L0, 0
0x0078	0x0761      	ADDWF      FARG_UART1_Write_Text_uart_text, 0
0x0079	0x0084      	MOVWF      FSR
0x007A	0x0800      	MOVF       INDF, 0
0x007B	0x00E2      	MOVWF      UART1_Write_Text_data__L0
;__Lib_UART_c67.c,55 :: 		
0x007C	0x286E      	GOTO       L_UART1_Write_Text5
L_UART1_Write_Text6:
;__Lib_UART_c67.c,56 :: 		
L_end_UART1_Write_Text:
0x007D	0x0008      	RETURN
; end of _UART1_Write_Text
_lora_write_reg:
;Lora_ra02.c,74 :: 		void lora_write_reg(unsigned char reg, unsigned char val){
;Lora_ra02.c,75 :: 		unsigned char out[2] = {0};
0x007E	0x1683      	BSF        STATUS, 5
0x007F	0x1303      	BCF        STATUS, 6
0x0080	0x01E3      	CLRF       lora_write_reg_out_L0
0x0081	0x01E4      	CLRF       lora_write_reg_out_L0+1
0x0082	0x01E5      	CLRF       lora_write_reg_i_L0
;Lora_ra02.c,77 :: 		out[0] = (0x80|reg);
0x0083	0x3080      	MOVLW      128
0x0084	0x0461      	IORWF      FARG_lora_write_reg_reg, 0
0x0085	0x00E3      	MOVWF      lora_write_reg_out_L0
;Lora_ra02.c,78 :: 		out[1] = val;
0x0086	0x0862      	MOVF       FARG_lora_write_reg_val, 0
0x0087	0x00E4      	MOVWF      lora_write_reg_out_L0+1
;Lora_ra02.c,79 :: 		cs = 0;
0x0088	0x1283      	BCF        STATUS, 5
0x0089	0x1006      	BCF        PORTB, 0
;Lora_ra02.c,80 :: 		for(i=0; i<2; i++){
0x008A	0x1683      	BSF        STATUS, 5
0x008B	0x01E5      	CLRF       lora_write_reg_i_L0
L_lora_write_reg2:
0x008C	0x3002      	MOVLW      2
0x008D	0x0265      	SUBWF      lora_write_reg_i_L0, 0
0x008E	0x1803      	BTFSC      STATUS, 0
0x008F	0x289A      	GOTO       L_lora_write_reg3
;Lora_ra02.c,81 :: 		SPI1_Write(out[i]);
0x0090	0x0865      	MOVF       lora_write_reg_i_L0, 0
0x0091	0x3EE3      	ADDLW      lora_write_reg_out_L0
0x0092	0x0084      	MOVWF      FSR
0x0093	0x0800      	MOVF       INDF, 0
0x0094	0x1283      	BCF        STATUS, 5
0x0095	0x00A1      	MOVWF      FARG_SPI1_Write_data_
0x0096	0x200D      	CALL       _SPI1_Write
;Lora_ra02.c,80 :: 		for(i=0; i<2; i++){
0x0097	0x1683      	BSF        STATUS, 5
0x0098	0x0AE5      	INCF       lora_write_reg_i_L0, 1
;Lora_ra02.c,82 :: 		}
0x0099	0x288C      	GOTO       L_lora_write_reg2
L_lora_write_reg3:
;Lora_ra02.c,83 :: 		cs = 1;
0x009A	0x1283      	BCF        STATUS, 5
0x009B	0x1406      	BSF        PORTB, 0
;Lora_ra02.c,84 :: 		}
L_end_lora_write_reg:
0x009C	0x0008      	RETURN
; end of _lora_write_reg
_SPI1_Read:
;__Lib_SPI_c345.c,69 :: 		
;__Lib_SPI_c345.c,70 :: 		
0x009D	0x1283      	BCF        STATUS, 5
0x009E	0x1303      	BCF        STATUS, 6
0x009F	0x0820      	MOVF       FARG_SPI1_Read_buffer, 0
0x00A0	0x0093      	MOVWF      SSPBUF
;__Lib_SPI_c345.c,71 :: 		
L_SPI1_Read6:
0x00A1	0x1683      	BSF        STATUS, 5
0x00A2	0x1814      	BTFSC      SSPSTAT, 0
0x00A3	0x28A6      	GOTO       L_SPI1_Read7
;__Lib_SPI_c345.c,72 :: 		
0x00A4	0x0000      	NOP
0x00A5	0x28A1      	GOTO       L_SPI1_Read6
L_SPI1_Read7:
;__Lib_SPI_c345.c,73 :: 		
0x00A6	0x1283      	BCF        STATUS, 5
0x00A7	0x0813      	MOVF       SSPBUF, 0
0x00A8	0x00F0      	MOVWF      R0
;__Lib_SPI_c345.c,74 :: 		
L_end_SPI1_Read:
0x00A9	0x0008      	RETURN
; end of _SPI1_Read
_lora_reset:
;Lora_ra02.c,58 :: 		void lora_reset(){
;Lora_ra02.c,59 :: 		reset = 0;
0x00AA	0x1283      	BCF        STATUS, 5
0x00AB	0x1303      	BCF        STATUS, 6
0x00AC	0x1107      	BCF        PORTC, 2
;Lora_ra02.c,60 :: 		Delay_ms(1);
0x00AD	0x3002      	MOVLW      2
0x00AE	0x00FC      	MOVWF      R12
0x00AF	0x304B      	MOVLW      75
0x00B0	0x00FD      	MOVWF      R13
L_lora_reset0:
0x00B1	0x0BFD      	DECFSZ     R13, 1
0x00B2	0x28B1      	GOTO       L_lora_reset0
0x00B3	0x0BFC      	DECFSZ     R12, 1
0x00B4	0x28B1      	GOTO       L_lora_reset0
;Lora_ra02.c,61 :: 		reset = 1;
0x00B5	0x1507      	BSF        PORTC, 2
;Lora_ra02.c,62 :: 		Delay_ms(10);
0x00B6	0x300D      	MOVLW      13
0x00B7	0x00FC      	MOVWF      R12
0x00B8	0x30FB      	MOVLW      251
0x00B9	0x00FD      	MOVWF      R13
L_lora_reset1:
0x00BA	0x0BFD      	DECFSZ     R13, 1
0x00BB	0x28BA      	GOTO       L_lora_reset1
0x00BC	0x0BFC      	DECFSZ     R12, 1
0x00BD	0x28BA      	GOTO       L_lora_reset1
0x00BE	0x0000      	NOP
0x00BF	0x0000      	NOP
;Lora_ra02.c,63 :: 		}
L_end_lora_reset:
0x00C0	0x0008      	RETURN
; end of _lora_reset
_lora_sleep:
;Lora_ra02.c,145 :: 		void lora_sleep(void)
;Lora_ra02.c,147 :: 		lora_write_reg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
0x00C1	0x3001      	MOVLW      1
0x00C2	0x1683      	BSF        STATUS, 5
0x00C3	0x1303      	BCF        STATUS, 6
0x00C4	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x00C5	0x3080      	MOVLW      128
0x00C6	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x00C7	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,148 :: 		}
L_end_lora_sleep:
0x00C8	0x0008      	RETURN
; end of _lora_sleep
_lora_read_reg:
;Lora_ra02.c,65 :: 		unsigned char lora_read_reg(unsigned char reg){
;Lora_ra02.c,66 :: 		int dato =  0;
0x00C9	0x1683      	BSF        STATUS, 5
0x00CA	0x1303      	BCF        STATUS, 6
0x00CB	0x01DC      	CLRF       lora_read_reg_dato_L0
0x00CC	0x01DD      	CLRF       lora_read_reg_dato_L0+1
;Lora_ra02.c,67 :: 		cs = 0;
0x00CD	0x1283      	BCF        STATUS, 5
0x00CE	0x1006      	BCF        PORTB, 0
;Lora_ra02.c,68 :: 		SPI1_Read(reg);
0x00CF	0x1683      	BSF        STATUS, 5
0x00D0	0x085B      	MOVF       FARG_lora_read_reg_reg, 0
0x00D1	0x1283      	BCF        STATUS, 5
0x00D2	0x00A0      	MOVWF      FARG_SPI1_Read_buffer
0x00D3	0x209D      	CALL       _SPI1_Read
;Lora_ra02.c,69 :: 		dato = SPI1_Read(0xFF);
0x00D4	0x30FF      	MOVLW      255
0x00D5	0x00A0      	MOVWF      FARG_SPI1_Read_buffer
0x00D6	0x209D      	CALL       _SPI1_Read
0x00D7	0x0870      	MOVF       R0, 0
0x00D8	0x1683      	BSF        STATUS, 5
0x00D9	0x00DC      	MOVWF      lora_read_reg_dato_L0
0x00DA	0x01DD      	CLRF       lora_read_reg_dato_L0+1
;Lora_ra02.c,70 :: 		cs = 1;
0x00DB	0x1283      	BCF        STATUS, 5
0x00DC	0x1406      	BSF        PORTB, 0
;Lora_ra02.c,71 :: 		return(dato);
0x00DD	0x1683      	BSF        STATUS, 5
0x00DE	0x085C      	MOVF       lora_read_reg_dato_L0, 0
0x00DF	0x1283      	BCF        STATUS, 5
0x00E0	0x00F0      	MOVWF      R0
;Lora_ra02.c,72 :: 		}
L_end_lora_read_reg:
0x00E1	0x0008      	RETURN
; end of _lora_read_reg
_____DoICP:
;__Lib_System.c,6 :: 		
;__Lib_System.c,9 :: 		
0x00E2	0x1283      	BCF        STATUS, 5
0x00E3	0x1303      	BCF        STATUS, 6
0x00E4	0x0869      	MOVF       ___DoICPAddr+1, 0
0x00E5	0x008A      	MOVWF      PCLATH
;__Lib_System.c,10 :: 		
0x00E6	0x0868      	MOVF       ___DoICPAddr, 0
0x00E7	0x0082      	MOVWF      PCL
;__Lib_System.c,12 :: 		
L_end_____DoICP:
0x00E8	0x0008      	RETURN
; end of _____DoICP
_lora_idle:
;Lora_ra02.c,86 :: 		void lora_idle(void)
;Lora_ra02.c,88 :: 		lora_write_reg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
0x00E9	0x3001      	MOVLW      1
0x00EA	0x1683      	BSF        STATUS, 5
0x00EB	0x1303      	BCF        STATUS, 6
0x00EC	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x00ED	0x3081      	MOVLW      129
0x00EE	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x00EF	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,89 :: 		}
L_end_lora_idle:
0x00F0	0x0008      	RETURN
; end of _lora_idle
_printf:
;Lora_ra02.c,91 :: 		void printf(char num){
;Lora_ra02.c,92 :: 		char buff[5] = {0};
0x00F1	0x1683      	BSF        STATUS, 5
0x00F2	0x1303      	BCF        STATUS, 6
0x00F3	0x01DC      	CLRF       printf_buff_L0
0x00F4	0x01DD      	CLRF       printf_buff_L0+1
0x00F5	0x01DE      	CLRF       printf_buff_L0+2
0x00F6	0x01DF      	CLRF       printf_buff_L0+3
0x00F7	0x01E0      	CLRF       printf_buff_L0+4
;Lora_ra02.c,93 :: 		ByteToStr(num, buff);
0x00F8	0x085B      	MOVF       FARG_printf_num, 0
0x00F9	0x00E1      	MOVWF      FARG_ByteToStr_input
0x00FA	0x30DC      	MOVLW      printf_buff_L0
0x00FB	0x00E2      	MOVWF      FARG_ByteToStr_output
0x00FC	0x202B      	CALL       _ByteToStr
;Lora_ra02.c,94 :: 		UART1_Write_Text(buff);
0x00FD	0x30DC      	MOVLW      printf_buff_L0
0x00FE	0x1683      	BSF        STATUS, 5
0x00FF	0x1303      	BCF        STATUS, 6
0x0100	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x0101	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,95 :: 		UART1_Write_Text("\r\n");
0x0102	0x3022      	MOVLW      ?lstr1_Lora_ra02
0x0103	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x0104	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,96 :: 		}
L_end_printf:
0x0105	0x0008      	RETURN
; end of _printf
_SPI1_Init:
;__Lib_SPI_c345.c,23 :: 		
;__Lib_SPI_c345.c,24 :: 		
0x0106	0x309D      	MOVLW      _SPI1_Read
0x0107	0x1283      	BCF        STATUS, 5
0x0108	0x1303      	BCF        STATUS, 6
0x0109	0x00EA      	MOVWF      _SPI_Rd_Ptr
0x010A	0x3000      	MOVLW      hi_addr(_SPI1_Read)
0x010B	0x00EB      	MOVWF      _SPI_Rd_Ptr+1
0x010C	0x3020      	MOVLW      FARG_SPI1_Read_buffer
0x010D	0x00EC      	MOVWF      _SPI_Rd_Ptr+2
0x010E	0x3000      	MOVLW      hi_addr(FARG_SPI1_Read_buffer)
;__Lib_SPI_c345.c,25 :: 		
0x010F	0x300D      	MOVLW      _SPI1_Write
0x0110	0x00ED      	MOVWF      _SPI_Wr_Ptr
0x0111	0x3000      	MOVLW      hi_addr(_SPI1_Write)
0x0112	0x00EE      	MOVWF      _SPI_Wr_Ptr+1
0x0113	0x3021      	MOVLW      FARG_SPI1_Write_data_
0x0114	0x00EF      	MOVWF      _SPI_Wr_Ptr+2
0x0115	0x3000      	MOVLW      hi_addr(FARG_SPI1_Write_data_)
;__Lib_SPI_c345.c,29 :: 		
0x0116	0x1683      	BSF        STATUS, 5
0x0117	0x1287      	BCF        TRISC5_bit, BitPos(TRISC5_bit+0)
;__Lib_SPI_c345.c,30 :: 		
0x0118	0x1187      	BCF        TRISC3_bit, BitPos(TRISC3_bit+0)
;__Lib_SPI_c345.c,31 :: 		
0x0119	0x1607      	BSF        TRISC4_bit, BitPos(TRISC4_bit+0)
;__Lib_SPI_c345.c,33 :: 		
0x011A	0x1283      	BCF        STATUS, 5
0x011B	0x0194      	CLRF       SSPCON
;__Lib_SPI_c345.c,34 :: 		
0x011C	0x3040      	MOVLW      64
0x011D	0x1683      	BSF        STATUS, 5
0x011E	0x0094      	MOVWF      SSPSTAT
;__Lib_SPI_c345.c,35 :: 		
0x011F	0x1283      	BCF        STATUS, 5
0x0120	0x1694      	BSF        SSPCON, 5
;__Lib_SPI_c345.c,36 :: 		
L_end_SPI1_Init:
0x0121	0x0008      	RETURN
; end of _SPI1_Init
_lora_set_tx_power:
;Lora_ra02.c,138 :: 		void lora_set_tx_power(int level)
;Lora_ra02.c,140 :: 		if (level < 2) level = 2;
0x0122	0x3080      	MOVLW      128
0x0123	0x1683      	BSF        STATUS, 5
0x0124	0x1303      	BCF        STATUS, 6
0x0125	0x065C      	XORWF      FARG_lora_set_tx_power_level+1, 0
0x0126	0x1283      	BCF        STATUS, 5
0x0127	0x00F0      	MOVWF      R0
0x0128	0x3080      	MOVLW      128
0x0129	0x0270      	SUBWF      R0, 0
0x012A	0x1D03      	BTFSS      STATUS, 2
0x012B	0x292F      	GOTO       L__lora_set_tx_power38
0x012C	0x3002      	MOVLW      2
0x012D	0x1683      	BSF        STATUS, 5
0x012E	0x025B      	SUBWF      FARG_lora_set_tx_power_level, 0
L__lora_set_tx_power38:
0x012F	0x1803      	BTFSC      STATUS, 0
0x0130	0x2937      	GOTO       L_lora_set_tx_power11
0x0131	0x1683      	BSF        STATUS, 5
0x0132	0x3002      	MOVLW      2
0x0133	0x00DB      	MOVWF      FARG_lora_set_tx_power_level
0x0134	0x3000      	MOVLW      0
0x0135	0x00DC      	MOVWF      FARG_lora_set_tx_power_level+1
0x0136	0x294B      	GOTO       L_lora_set_tx_power12
L_lora_set_tx_power11:
;Lora_ra02.c,141 :: 		else if (level > 17) level = 17;
0x0137	0x3080      	MOVLW      128
0x0138	0x1283      	BCF        STATUS, 5
0x0139	0x00F0      	MOVWF      R0
0x013A	0x3080      	MOVLW      128
0x013B	0x1683      	BSF        STATUS, 5
0x013C	0x065C      	XORWF      FARG_lora_set_tx_power_level+1, 0
0x013D	0x1283      	BCF        STATUS, 5
0x013E	0x0270      	SUBWF      R0, 0
0x013F	0x1D03      	BTFSS      STATUS, 2
0x0140	0x2944      	GOTO       L__lora_set_tx_power39
0x0141	0x1683      	BSF        STATUS, 5
0x0142	0x085B      	MOVF       FARG_lora_set_tx_power_level, 0
0x0143	0x3C11      	SUBLW      17
L__lora_set_tx_power39:
0x0144	0x1803      	BTFSC      STATUS, 0
0x0145	0x294B      	GOTO       L_lora_set_tx_power13
0x0146	0x1683      	BSF        STATUS, 5
0x0147	0x3011      	MOVLW      17
0x0148	0x00DB      	MOVWF      FARG_lora_set_tx_power_level
0x0149	0x3000      	MOVLW      0
0x014A	0x00DC      	MOVWF      FARG_lora_set_tx_power_level+1
L_lora_set_tx_power13:
L_lora_set_tx_power12:
0x014B	0x1683      	BSF        STATUS, 5
;Lora_ra02.c,142 :: 		lora_write_reg(REG_PA_CONFIG, PA_BOOST | (level - 2));
0x014C	0x3009      	MOVLW      9
0x014D	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x014E	0x3002      	MOVLW      2
0x014F	0x025B      	SUBWF      FARG_lora_set_tx_power_level, 0
0x0150	0x1283      	BCF        STATUS, 5
0x0151	0x00F0      	MOVWF      R0
0x0152	0x3080      	MOVLW      128
0x0153	0x0470      	IORWF      R0, 0
0x0154	0x1683      	BSF        STATUS, 5
0x0155	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x0156	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,143 :: 		}
L_end_lora_set_tx_power:
0x0157	0x0008      	RETURN
; end of _lora_set_tx_power
_strlen:
;__Lib_CString.c,136 :: 		
;__Lib_CString.c,139 :: 		
0x0158	0x1683      	BSF        STATUS, 5
0x0159	0x1303      	BCF        STATUS, 6
0x015A	0x0856      	MOVF       FARG_strlen_s, 0
0x015B	0x1283      	BCF        STATUS, 5
0x015C	0x00F2      	MOVWF      R2
;__Lib_CString.c,140 :: 		
L_strlen36:
0x015D	0x0872      	MOVF       R2, 0
0x015E	0x00F0      	MOVWF      R0
0x015F	0x0AF2      	INCF       R2, 1
0x0160	0x0870      	MOVF       R0, 0
0x0161	0x0084      	MOVWF      FSR
0x0162	0x0800      	MOVF       INDF, 0
0x0163	0x1903      	BTFSC      STATUS, 2
0x0164	0x2966      	GOTO       L_strlen37
;__Lib_CString.c,141 :: 		
0x0165	0x295D      	GOTO       L_strlen36
L_strlen37:
;__Lib_CString.c,142 :: 		
0x0166	0x1683      	BSF        STATUS, 5
0x0167	0x0856      	MOVF       FARG_strlen_s, 0
0x0168	0x1283      	BCF        STATUS, 5
0x0169	0x0272      	SUBWF      R2, 0
0x016A	0x00F0      	MOVWF      R0
0x016B	0x3001      	MOVLW      1
0x016C	0x02F0      	SUBWF      R0, 1
0x016D	0x01F1      	CLRF       R0+1
0x016E	0x1C03      	BTFSS      STATUS, 0
0x016F	0x03F1      	DECF       R0+1, 1
;__Lib_CString.c,143 :: 		
L_end_strlen:
0x0170	0x0008      	RETURN
; end of _strlen
_lora_send_packet:
;Lora_ra02.c,98 :: 		void lora_send_packet(unsigned char *buf, int size)
;Lora_ra02.c,99 :: 		{   int i = 0;
0x0171	0x1683      	BSF        STATUS, 5
0x0172	0x1303      	BCF        STATUS, 6
0x0173	0x01D9      	CLRF       lora_send_packet_i_L0
0x0174	0x01DA      	CLRF       lora_send_packet_i_L0+1
;Lora_ra02.c,103 :: 		lora_idle();
0x0175	0x20E9      	CALL       _lora_idle
;Lora_ra02.c,104 :: 		lora_write_reg(REG_FIFO_ADDR_PTR, 0);
0x0176	0x300D      	MOVLW      13
0x0177	0x1683      	BSF        STATUS, 5
0x0178	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x0179	0x01E2      	CLRF       FARG_lora_write_reg_val
0x017A	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,106 :: 		for(i=0; i<size; i++)
0x017B	0x1683      	BSF        STATUS, 5
0x017C	0x01D9      	CLRF       lora_send_packet_i_L0
0x017D	0x01DA      	CLRF       lora_send_packet_i_L0+1
L_lora_send_packet5:
0x017E	0x3080      	MOVLW      128
0x017F	0x065A      	XORWF      lora_send_packet_i_L0+1, 0
0x0180	0x1283      	BCF        STATUS, 5
0x0181	0x00F0      	MOVWF      R0
0x0182	0x3080      	MOVLW      128
0x0183	0x1683      	BSF        STATUS, 5
0x0184	0x0658      	XORWF      FARG_lora_send_packet_size+1, 0
0x0185	0x1283      	BCF        STATUS, 5
0x0186	0x0270      	SUBWF      R0, 0
0x0187	0x1D03      	BTFSS      STATUS, 2
0x0188	0x298C      	GOTO       L__lora_send_packet34
0x0189	0x1683      	BSF        STATUS, 5
0x018A	0x0857      	MOVF       FARG_lora_send_packet_size, 0
0x018B	0x0259      	SUBWF      lora_send_packet_i_L0, 0
L__lora_send_packet34:
0x018C	0x1803      	BTFSC      STATUS, 0
0x018D	0x299B      	GOTO       L_lora_send_packet6
;Lora_ra02.c,107 :: 		lora_write_reg(REG_FIFO, *buf++);
0x018E	0x1683      	BSF        STATUS, 5
0x018F	0x01E1      	CLRF       FARG_lora_write_reg_reg
0x0190	0x0856      	MOVF       FARG_lora_send_packet_buf, 0
0x0191	0x0084      	MOVWF      FSR
0x0192	0x0800      	MOVF       INDF, 0
0x0193	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x0194	0x207E      	CALL       _lora_write_reg
0x0195	0x1683      	BSF        STATUS, 5
0x0196	0x0AD6      	INCF       FARG_lora_send_packet_buf, 1
;Lora_ra02.c,106 :: 		for(i=0; i<size; i++)
0x0197	0x0AD9      	INCF       lora_send_packet_i_L0, 1
0x0198	0x1903      	BTFSC      STATUS, 2
0x0199	0x0ADA      	INCF       lora_send_packet_i_L0+1, 1
;Lora_ra02.c,107 :: 		lora_write_reg(REG_FIFO, *buf++);
0x019A	0x297E      	GOTO       L_lora_send_packet5
L_lora_send_packet6:
0x019B	0x1683      	BSF        STATUS, 5
;Lora_ra02.c,109 :: 		lora_write_reg(REG_PAYLOAD_LENGTH, size);
0x019C	0x3022      	MOVLW      34
0x019D	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x019E	0x0857      	MOVF       FARG_lora_send_packet_size, 0
0x019F	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x01A0	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,113 :: 		lora_write_reg(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
0x01A1	0x3001      	MOVLW      1
0x01A2	0x1683      	BSF        STATUS, 5
0x01A3	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x01A4	0x3083      	MOVLW      131
0x01A5	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x01A6	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,114 :: 		while((lora_read_reg(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
L_lora_send_packet8:
0x01A7	0x3012      	MOVLW      18
0x01A8	0x1683      	BSF        STATUS, 5
0x01A9	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x01AA	0x20C9      	CALL       _lora_read_reg
0x01AB	0x3008      	MOVLW      8
0x01AC	0x0570      	ANDWF      R0, 0
0x01AD	0x00F1      	MOVWF      R1
0x01AE	0x0871      	MOVF       R1, 0
0x01AF	0x3A00      	XORLW      0
0x01B0	0x1D03      	BTFSS      STATUS, 2
0x01B1	0x29C8      	GOTO       L_lora_send_packet9
;Lora_ra02.c,115 :: 		Delay_ms(100);
0x01B2	0x3082      	MOVLW      130
0x01B3	0x00FC      	MOVWF      R12
0x01B4	0x30DD      	MOVLW      221
0x01B5	0x00FD      	MOVWF      R13
L_lora_send_packet10:
0x01B6	0x0BFD      	DECFSZ     R13, 1
0x01B7	0x29B6      	GOTO       L_lora_send_packet10
0x01B8	0x0BFC      	DECFSZ     R12, 1
0x01B9	0x29B6      	GOTO       L_lora_send_packet10
0x01BA	0x0000      	NOP
0x01BB	0x0000      	NOP
;Lora_ra02.c,116 :: 		UART1_Write_Text("Enviando...\r\n");
0x01BC	0x3043      	MOVLW      ?lstr2_Lora_ra02
0x01BD	0x1683      	BSF        STATUS, 5
0x01BE	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x01BF	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,117 :: 		printf(lora_read_reg(REG_IRQ_FLAGS));
0x01C0	0x3012      	MOVLW      18
0x01C1	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x01C2	0x20C9      	CALL       _lora_read_reg
0x01C3	0x0870      	MOVF       R0, 0
0x01C4	0x1683      	BSF        STATUS, 5
0x01C5	0x00DB      	MOVWF      FARG_printf_num
0x01C6	0x20F1      	CALL       _printf
;Lora_ra02.c,118 :: 		}
0x01C7	0x29A7      	GOTO       L_lora_send_packet8
L_lora_send_packet9:
0x01C8	0x1683      	BSF        STATUS, 5
;Lora_ra02.c,120 :: 		UART1_Write_Text("OK\r\n");
0x01C9	0x303E      	MOVLW      ?lstr3_Lora_ra02
0x01CA	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x01CB	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,121 :: 		printf(lora_read_reg(REG_IRQ_FLAGS));
0x01CC	0x3012      	MOVLW      18
0x01CD	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x01CE	0x20C9      	CALL       _lora_read_reg
0x01CF	0x0870      	MOVF       R0, 0
0x01D0	0x1683      	BSF        STATUS, 5
0x01D1	0x00DB      	MOVWF      FARG_printf_num
0x01D2	0x20F1      	CALL       _printf
;Lora_ra02.c,122 :: 		lora_write_reg(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
0x01D3	0x3012      	MOVLW      18
0x01D4	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x01D5	0x3008      	MOVLW      8
0x01D6	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x01D7	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,123 :: 		}
L_end_lora_send_packet:
0x01D8	0x0008      	RETURN
; end of _lora_send_packet
_lora_set_frequency:
;Lora_ra02.c,130 :: 		void lora_set_frequency()
;Lora_ra02.c,132 :: 		lora_write_reg(REG_FRF_MSB, 108);
0x01D9	0x3006      	MOVLW      6
0x01DA	0x1683      	BSF        STATUS, 5
0x01DB	0x1303      	BCF        STATUS, 6
0x01DC	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x01DD	0x306C      	MOVLW      108
0x01DE	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x01DF	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,133 :: 		lora_write_reg(REG_FRF_MID, 64);
0x01E0	0x3007      	MOVLW      7
0x01E1	0x1683      	BSF        STATUS, 5
0x01E2	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x01E3	0x3040      	MOVLW      64
0x01E4	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x01E5	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,134 :: 		lora_write_reg(REG_FRF_LSB, 0);
0x01E6	0x3008      	MOVLW      8
0x01E7	0x1683      	BSF        STATUS, 5
0x01E8	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x01E9	0x01E2      	CLRF       FARG_lora_write_reg_val
0x01EA	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,135 :: 		}
L_end_lora_set_frequency:
0x01EB	0x0008      	RETURN
; end of _lora_set_frequency
_lora_init:
;Lora_ra02.c,150 :: 		unsigned char lora_init(){
;Lora_ra02.c,151 :: 		unsigned char i = 0;
0x01EC	0x1683      	BSF        STATUS, 5
0x01ED	0x1303      	BCF        STATUS, 6
0x01EE	0x01D6      	CLRF       lora_init_i_L0
;Lora_ra02.c,153 :: 		SPI1_Init();
0x01EF	0x2106      	CALL       _SPI1_Init
;Lora_ra02.c,154 :: 		TRISB.F0 = 0;
0x01F0	0x1683      	BSF        STATUS, 5
0x01F1	0x1006      	BCF        TRISB, 0
;Lora_ra02.c,155 :: 		TRISC.F2 = 0;
0x01F2	0x1107      	BCF        TRISC, 2
;Lora_ra02.c,156 :: 		cs = 1;
0x01F3	0x1283      	BCF        STATUS, 5
0x01F4	0x1406      	BSF        PORTB, 0
;Lora_ra02.c,157 :: 		reset = 1;
0x01F5	0x1507      	BSF        PORTC, 2
;Lora_ra02.c,158 :: 		Delay_ms(10);
0x01F6	0x300D      	MOVLW      13
0x01F7	0x00FC      	MOVWF      R12
0x01F8	0x30FB      	MOVLW      251
0x01F9	0x00FD      	MOVWF      R13
L_lora_init14:
0x01FA	0x0BFD      	DECFSZ     R13, 1
0x01FB	0x29FA      	GOTO       L_lora_init14
0x01FC	0x0BFC      	DECFSZ     R12, 1
0x01FD	0x29FA      	GOTO       L_lora_init14
0x01FE	0x0000      	NOP
0x01FF	0x0000      	NOP
;Lora_ra02.c,159 :: 		lora_reset();
0x0200	0x20AA      	CALL       _lora_reset
;Lora_ra02.c,160 :: 		for(i=0; i<100; i++){
0x0201	0x1683      	BSF        STATUS, 5
0x0202	0x01D6      	CLRF       lora_init_i_L0
L_lora_init15:
0x0203	0x3064      	MOVLW      100
0x0204	0x0256      	SUBWF      lora_init_i_L0, 0
0x0205	0x1803      	BTFSC      STATUS, 0
0x0206	0x2A1C      	GOTO       L_lora_init16
;Lora_ra02.c,161 :: 		if(lora_read_reg(REG_VERSION) == 0x12){
0x0207	0x3042      	MOVLW      66
0x0208	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x0209	0x20C9      	CALL       _lora_read_reg
0x020A	0x0870      	MOVF       R0, 0
0x020B	0x3A12      	XORLW      18
0x020C	0x1D03      	BTFSS      STATUS, 2
0x020D	0x2A0F      	GOTO       L_lora_init18
;Lora_ra02.c,162 :: 		break;
0x020E	0x2A1C      	GOTO       L_lora_init16
;Lora_ra02.c,163 :: 		}
L_lora_init18:
;Lora_ra02.c,164 :: 		Delay_ms(2);
0x020F	0x3003      	MOVLW      3
0x0210	0x00FC      	MOVWF      R12
0x0211	0x3097      	MOVLW      151
0x0212	0x00FD      	MOVWF      R13
L_lora_init19:
0x0213	0x0BFD      	DECFSZ     R13, 1
0x0214	0x2A13      	GOTO       L_lora_init19
0x0215	0x0BFC      	DECFSZ     R12, 1
0x0216	0x2A13      	GOTO       L_lora_init19
0x0217	0x0000      	NOP
0x0218	0x0000      	NOP
;Lora_ra02.c,160 :: 		for(i=0; i<100; i++){
0x0219	0x1683      	BSF        STATUS, 5
0x021A	0x0AD6      	INCF       lora_init_i_L0, 1
;Lora_ra02.c,165 :: 		}
0x021B	0x2A03      	GOTO       L_lora_init15
L_lora_init16:
0x021C	0x1683      	BSF        STATUS, 5
;Lora_ra02.c,166 :: 		if(i==99)
0x021D	0x0856      	MOVF       lora_init_i_L0, 0
0x021E	0x3A63      	XORLW      99
0x021F	0x1D03      	BTFSS      STATUS, 2
0x0220	0x2A24      	GOTO       L_lora_init20
;Lora_ra02.c,167 :: 		return(0);
0x0221	0x1283      	BCF        STATUS, 5
0x0222	0x01F0      	CLRF       R0
0x0223	0x2A49      	GOTO       L_end_lora_init
L_lora_init20:
;Lora_ra02.c,168 :: 		lora_sleep();
0x0224	0x20C1      	CALL       _lora_sleep
;Lora_ra02.c,169 :: 		lora_write_reg(REG_FIFO_RX_BASE_ADDR, 0);
0x0225	0x300F      	MOVLW      15
0x0226	0x1683      	BSF        STATUS, 5
0x0227	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x0228	0x01E2      	CLRF       FARG_lora_write_reg_val
0x0229	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,170 :: 		lora_write_reg(REG_FIFO_TX_BASE_ADDR, 0);
0x022A	0x300E      	MOVLW      14
0x022B	0x1683      	BSF        STATUS, 5
0x022C	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x022D	0x01E2      	CLRF       FARG_lora_write_reg_val
0x022E	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,171 :: 		lora_write_reg(REG_LNA, lora_read_reg(REG_LNA) | 0x03);
0x022F	0x300C      	MOVLW      12
0x0230	0x1683      	BSF        STATUS, 5
0x0231	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x0232	0x20C9      	CALL       _lora_read_reg
0x0233	0x3003      	MOVLW      3
0x0234	0x0470      	IORWF      R0, 0
0x0235	0x1683      	BSF        STATUS, 5
0x0236	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x0237	0x300C      	MOVLW      12
0x0238	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x0239	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,172 :: 		lora_write_reg(REG_MODEM_CONFIG_3, 0x04);
0x023A	0x3026      	MOVLW      38
0x023B	0x1683      	BSF        STATUS, 5
0x023C	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x023D	0x3004      	MOVLW      4
0x023E	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x023F	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,173 :: 		lora_set_tx_power(17);
0x0240	0x3011      	MOVLW      17
0x0241	0x1683      	BSF        STATUS, 5
0x0242	0x00DB      	MOVWF      FARG_lora_set_tx_power_level
0x0243	0x3000      	MOVLW      0
0x0244	0x00DC      	MOVWF      FARG_lora_set_tx_power_level+1
0x0245	0x2122      	CALL       _lora_set_tx_power
;Lora_ra02.c,174 :: 		lora_idle();
0x0246	0x20E9      	CALL       _lora_idle
;Lora_ra02.c,175 :: 		return(1);
0x0247	0x3001      	MOVLW      1
0x0248	0x00F0      	MOVWF      R0
;Lora_ra02.c,176 :: 		}
L_end_lora_init:
0x0249	0x0008      	RETURN
; end of _lora_init
_UART1_Init:
;__Lib_UART_c67.c,2 :: 		
;__Lib_UART_c67.c,5 :: 		
0x024A	0x1683      	BSF        STATUS, 5
0x024B	0x1303      	BCF        STATUS, 6
0x024C	0x1698      	BSF        TXSTA, 5
;__Lib_UART_c67.c,6 :: 		
0x024D	0x3090      	MOVLW      144
0x024E	0x1283      	BCF        STATUS, 5
0x024F	0x0098      	MOVWF      RCSTA
;__Lib_UART_c67.c,7 :: 		
0x0250	0x1683      	BSF        STATUS, 5
0x0251	0x1787      	BSF        TRISC7_bit, BitPos(TRISC7_bit+0)
;__Lib_UART_c67.c,8 :: 		
0x0252	0x1307      	BCF        TRISC6_bit, BitPos(TRISC6_bit+0)
;__Lib_UART_c67.c,10 :: 		
L_UART1_Init0:
0x0253	0x1283      	BCF        STATUS, 5
0x0254	0x1E8C      	BTFSS      PIR1, 5
0x0255	0x2A59      	GOTO       L_UART1_Init1
;__Lib_UART_c67.c,11 :: 		
0x0256	0x081A      	MOVF       RCREG, 0
0x0257	0x00F0      	MOVWF      R0
0x0258	0x2A53      	GOTO       L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67.c,12 :: 		
L_end_UART1_Init:
0x0259	0x0008      	RETURN
; end of _UART1_Init
___CC2DW:
;__Lib_System.c,134 :: 		
;__Lib_System.c,137 :: 		
_CC2D_Loop1:
;__Lib_System.c,139 :: 		
0x025A	0x20E2      	CALL       _____DoICP
0x025B	0x118A      	BCF        PCLATH, 3
0x025C	0x120A      	BCF        PCLATH, 4
;__Lib_System.c,141 :: 		
0x025D	0x0080      	MOVWF      INDF
;__Lib_System.c,142 :: 		
0x025E	0x0A84      	INCF       FSR, 1
;__Lib_System.c,143 :: 		
0x025F	0x0AE8      	INCF       ___DoICPAddr, 1
;__Lib_System.c,145 :: 		
0x0260	0x1903      	BTFSC      STATUS, 2
;__Lib_System.c,146 :: 		
0x0261	0x0AE9      	INCF       ___DoICPAddr+1, 1
;__Lib_System.c,147 :: 		
0x0262	0x03F0      	DECF       R0, 1
;__Lib_System.c,149 :: 		
0x0263	0x1D03      	BTFSS      STATUS, 2
;__Lib_System.c,150 :: 		
0x0264	0x2A5A      	GOTO       _CC2D_Loop1
;__Lib_System.c,152 :: 		
L_end___CC2DW:
0x0265	0x0008      	RETURN
; end of ___CC2DW
_lora_enable_crc:
;Lora_ra02.c,125 :: 		void lora_enable_crc(void)
;Lora_ra02.c,127 :: 		lora_write_reg(REG_MODEM_CONFIG_2, lora_read_reg(REG_MODEM_CONFIG_2) | 0x04);
0x0266	0x301E      	MOVLW      30
0x0267	0x1683      	BSF        STATUS, 5
0x0268	0x1303      	BCF        STATUS, 6
0x0269	0x00DB      	MOVWF      FARG_lora_read_reg_reg
0x026A	0x20C9      	CALL       _lora_read_reg
0x026B	0x3004      	MOVLW      4
0x026C	0x0470      	IORWF      R0, 0
0x026D	0x1683      	BSF        STATUS, 5
0x026E	0x00E2      	MOVWF      FARG_lora_write_reg_val
0x026F	0x301E      	MOVLW      30
0x0270	0x00E1      	MOVWF      FARG_lora_write_reg_reg
0x0271	0x207E      	CALL       _lora_write_reg
;Lora_ra02.c,128 :: 		}
L_end_lora_enable_crc:
0x0272	0x0008      	RETURN
; end of _lora_enable_crc
_main:
0x0273	0x2338      	CALL       824
;Lora_ra02.c,178 :: 		void main() {
;Lora_ra02.c,179 :: 		unsigned char msg[30] = "Hola mundo";
0x0274	0x3048      	MOVLW      72
0x0275	0x1683      	BSF        STATUS, 5
0x0276	0x1303      	BCF        STATUS, 6
0x0277	0x00B8      	MOVWF      main_msg_L0
0x0278	0x306F      	MOVLW      111
0x0279	0x00B9      	MOVWF      main_msg_L0+1
0x027A	0x306C      	MOVLW      108
0x027B	0x00BA      	MOVWF      main_msg_L0+2
0x027C	0x3061      	MOVLW      97
0x027D	0x00BB      	MOVWF      main_msg_L0+3
0x027E	0x3020      	MOVLW      32
0x027F	0x00BC      	MOVWF      main_msg_L0+4
0x0280	0x306D      	MOVLW      109
0x0281	0x00BD      	MOVWF      main_msg_L0+5
0x0282	0x3075      	MOVLW      117
0x0283	0x00BE      	MOVWF      main_msg_L0+6
0x0284	0x306E      	MOVLW      110
0x0285	0x00BF      	MOVWF      main_msg_L0+7
0x0286	0x3064      	MOVLW      100
0x0287	0x00C0      	MOVWF      main_msg_L0+8
0x0288	0x306F      	MOVLW      111
0x0289	0x00C1      	MOVWF      main_msg_L0+9
0x028A	0x01C2      	CLRF       main_msg_L0+10
0x028B	0x01C3      	CLRF       main_msg_L0+11
0x028C	0x01C4      	CLRF       main_msg_L0+12
0x028D	0x01C5      	CLRF       main_msg_L0+13
0x028E	0x01C6      	CLRF       main_msg_L0+14
0x028F	0x01C7      	CLRF       main_msg_L0+15
0x0290	0x01C8      	CLRF       main_msg_L0+16
0x0291	0x01C9      	CLRF       main_msg_L0+17
0x0292	0x01CA      	CLRF       main_msg_L0+18
0x0293	0x01CB      	CLRF       main_msg_L0+19
0x0294	0x01CC      	CLRF       main_msg_L0+20
0x0295	0x01CD      	CLRF       main_msg_L0+21
0x0296	0x01CE      	CLRF       main_msg_L0+22
0x0297	0x01CF      	CLRF       main_msg_L0+23
0x0298	0x01D0      	CLRF       main_msg_L0+24
0x0299	0x01D1      	CLRF       main_msg_L0+25
0x029A	0x01D2      	CLRF       main_msg_L0+26
0x029B	0x01D3      	CLRF       main_msg_L0+27
0x029C	0x01D4      	CLRF       main_msg_L0+28
0x029D	0x01D5      	CLRF       main_msg_L0+29
;Lora_ra02.c,180 :: 		UART1_Init(9600);
0x029E	0x3019      	MOVLW      25
0x029F	0x0099      	MOVWF      SPBRG
0x02A0	0x1518      	BSF        TXSTA, 2
0x02A1	0x224A      	CALL       _UART1_Init
;Lora_ra02.c,181 :: 		while(1){
L_main21:
;Lora_ra02.c,182 :: 		if(lora_init()){
0x02A2	0x21EC      	CALL       _lora_init
0x02A3	0x0870      	MOVF       R0, 0
0x02A4	0x1903      	BTFSC      STATUS, 2
0x02A5	0x2ACE      	GOTO       L_main23
;Lora_ra02.c,183 :: 		UART1_Write_Text("Lora Inicializado [OK]\r\n");
0x02A6	0x3025      	MOVLW      ?lstr4_Lora_ra02
0x02A7	0x1683      	BSF        STATUS, 5
0x02A8	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x02A9	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,184 :: 		lora_set_frequency();
0x02AA	0x21D9      	CALL       _lora_set_frequency
;Lora_ra02.c,185 :: 		lora_enable_crc();
0x02AB	0x2266      	CALL       _lora_enable_crc
;Lora_ra02.c,186 :: 		while(1){
L_main24:
0x02AC	0x1283      	BCF        STATUS, 5
;Lora_ra02.c,187 :: 		Delay_ms(1000);
0x02AD	0x3006      	MOVLW      6
0x02AE	0x00FB      	MOVWF      R11
0x02AF	0x3013      	MOVLW      19
0x02B0	0x00FC      	MOVWF      R12
0x02B1	0x30AD      	MOVLW      173
0x02B2	0x00FD      	MOVWF      R13
L_main26:
0x02B3	0x0BFD      	DECFSZ     R13, 1
0x02B4	0x2AB3      	GOTO       L_main26
0x02B5	0x0BFC      	DECFSZ     R12, 1
0x02B6	0x2AB3      	GOTO       L_main26
0x02B7	0x0BFB      	DECFSZ     R11, 1
0x02B8	0x2AB3      	GOTO       L_main26
0x02B9	0x0000      	NOP
0x02BA	0x0000      	NOP
;Lora_ra02.c,188 :: 		lora_send_packet(msg, strlen(msg));
0x02BB	0x30B8      	MOVLW      main_msg_L0
0x02BC	0x1683      	BSF        STATUS, 5
0x02BD	0x00D6      	MOVWF      FARG_strlen_s
0x02BE	0x2158      	CALL       _strlen
0x02BF	0x0870      	MOVF       R0, 0
0x02C0	0x1683      	BSF        STATUS, 5
0x02C1	0x00D7      	MOVWF      FARG_lora_send_packet_size
0x02C2	0x1283      	BCF        STATUS, 5
0x02C3	0x0871      	MOVF       R0+1, 0
0x02C4	0x1683      	BSF        STATUS, 5
0x02C5	0x00D8      	MOVWF      FARG_lora_send_packet_size+1
0x02C6	0x30B8      	MOVLW      main_msg_L0
0x02C7	0x00D6      	MOVWF      FARG_lora_send_packet_buf
0x02C8	0x2171      	CALL       _lora_send_packet
;Lora_ra02.c,189 :: 		UART1_Write_Text("Paquete enviado [OK]\r\n");
0x02C9	0x3051      	MOVLW      ?lstr5_Lora_ra02
0x02CA	0x1683      	BSF        STATUS, 5
0x02CB	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x02CC	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,190 :: 		}
0x02CD	0x2AAC      	GOTO       L_main24
;Lora_ra02.c,191 :: 		}
L_main23:
0x02CE	0x1683      	BSF        STATUS, 5
;Lora_ra02.c,193 :: 		UART1_Write_Text("No Inicializado [ERR]\r\n");
0x02CF	0x30A0      	MOVLW      ?lstr6_Lora_ra02
0x02D0	0x00E1      	MOVWF      FARG_UART1_Write_Text_uart_text
0x02D1	0x2067      	CALL       _UART1_Write_Text
;Lora_ra02.c,195 :: 		}
0x02D2	0x2AA2      	GOTO       L_main21
;Lora_ra02.c,196 :: 		}
L_end_main:
0x02D3	0x2AD3      	GOTO       $+0
; end of _main
0x0338	0x3022      	MOVLW      34
0x0339	0x0084      	MOVWF      FSR
0x033A	0x3046      	MOVLW      70
0x033B	0x1283      	BCF        STATUS, 5
0x033C	0x1303      	BCF        STATUS, 6
0x033D	0x00F0      	MOVWF      R0
0x033E	0x30D9      	MOVLW      217
0x033F	0x00E8      	MOVWF      ___DoICPAddr
0x0340	0x3002      	MOVLW      2
0x0341	0x00E9      	MOVWF      105
0x0342	0x225A      	CALL       602
0x0343	0x30A0      	MOVLW      160
0x0344	0x0084      	MOVWF      FSR
0x0345	0x3018      	MOVLW      24
0x0346	0x1303      	BCF        STATUS, 6
0x0347	0x00F0      	MOVWF      R0
0x0348	0x301F      	MOVLW      31
0x0349	0x00E8      	MOVWF      ___DoICPAddr
0x034A	0x3003      	MOVLW      3
0x034B	0x00E9      	MOVWF      105
0x034C	0x225A      	CALL       602
0x034D	0x0008      	RETURN
;Lora_ra02.c,0 :: ?ICS?lstr1_Lora_ra02
0x02D9	0x340D ;?ICS?lstr1_Lora_ra02+0
0x02DA	0x340A ;?ICS?lstr1_Lora_ra02+1
0x02DB	0x3400 ;?ICS?lstr1_Lora_ra02+2
; end of ?ICS?lstr1_Lora_ra02
;Lora_ra02.c,0 :: ?ICS?lstr4_Lora_ra02
0x02DC	0x344C ;?ICS?lstr4_Lora_ra02+0
0x02DD	0x346F ;?ICS?lstr4_Lora_ra02+1
0x02DE	0x3472 ;?ICS?lstr4_Lora_ra02+2
0x02DF	0x3461 ;?ICS?lstr4_Lora_ra02+3
0x02E0	0x3420 ;?ICS?lstr4_Lora_ra02+4
0x02E1	0x3449 ;?ICS?lstr4_Lora_ra02+5
0x02E2	0x346E ;?ICS?lstr4_Lora_ra02+6
0x02E3	0x3469 ;?ICS?lstr4_Lora_ra02+7
0x02E4	0x3463 ;?ICS?lstr4_Lora_ra02+8
0x02E5	0x3469 ;?ICS?lstr4_Lora_ra02+9
0x02E6	0x3461 ;?ICS?lstr4_Lora_ra02+10
0x02E7	0x346C ;?ICS?lstr4_Lora_ra02+11
0x02E8	0x3469 ;?ICS?lstr4_Lora_ra02+12
0x02E9	0x347A ;?ICS?lstr4_Lora_ra02+13
0x02EA	0x3461 ;?ICS?lstr4_Lora_ra02+14
0x02EB	0x3464 ;?ICS?lstr4_Lora_ra02+15
0x02EC	0x346F ;?ICS?lstr4_Lora_ra02+16
0x02ED	0x3420 ;?ICS?lstr4_Lora_ra02+17
0x02EE	0x345B ;?ICS?lstr4_Lora_ra02+18
0x02EF	0x344F ;?ICS?lstr4_Lora_ra02+19
0x02F0	0x344B ;?ICS?lstr4_Lora_ra02+20
0x02F1	0x345D ;?ICS?lstr4_Lora_ra02+21
0x02F2	0x340D ;?ICS?lstr4_Lora_ra02+22
0x02F3	0x340A ;?ICS?lstr4_Lora_ra02+23
0x02F4	0x3400 ;?ICS?lstr4_Lora_ra02+24
; end of ?ICS?lstr4_Lora_ra02
;Lora_ra02.c,0 :: ?ICS?lstr3_Lora_ra02
0x02F5	0x344F ;?ICS?lstr3_Lora_ra02+0
0x02F6	0x344B ;?ICS?lstr3_Lora_ra02+1
0x02F7	0x340D ;?ICS?lstr3_Lora_ra02+2
0x02F8	0x340A ;?ICS?lstr3_Lora_ra02+3
0x02F9	0x3400 ;?ICS?lstr3_Lora_ra02+4
; end of ?ICS?lstr3_Lora_ra02
;Lora_ra02.c,0 :: ?ICS?lstr2_Lora_ra02
0x02FA	0x3445 ;?ICS?lstr2_Lora_ra02+0
0x02FB	0x346E ;?ICS?lstr2_Lora_ra02+1
0x02FC	0x3476 ;?ICS?lstr2_Lora_ra02+2
0x02FD	0x3469 ;?ICS?lstr2_Lora_ra02+3
0x02FE	0x3461 ;?ICS?lstr2_Lora_ra02+4
0x02FF	0x346E ;?ICS?lstr2_Lora_ra02+5
0x0300	0x3464 ;?ICS?lstr2_Lora_ra02+6
0x0301	0x346F ;?ICS?lstr2_Lora_ra02+7
0x0302	0x342E ;?ICS?lstr2_Lora_ra02+8
0x0303	0x342E ;?ICS?lstr2_Lora_ra02+9
0x0304	0x342E ;?ICS?lstr2_Lora_ra02+10
0x0305	0x340D ;?ICS?lstr2_Lora_ra02+11
0x0306	0x340A ;?ICS?lstr2_Lora_ra02+12
0x0307	0x3400 ;?ICS?lstr2_Lora_ra02+13
; end of ?ICS?lstr2_Lora_ra02
;Lora_ra02.c,0 :: ?ICS?lstr5_Lora_ra02
0x0308	0x3450 ;?ICS?lstr5_Lora_ra02+0
0x0309	0x3461 ;?ICS?lstr5_Lora_ra02+1
0x030A	0x3471 ;?ICS?lstr5_Lora_ra02+2
0x030B	0x3475 ;?ICS?lstr5_Lora_ra02+3
0x030C	0x3465 ;?ICS?lstr5_Lora_ra02+4
0x030D	0x3474 ;?ICS?lstr5_Lora_ra02+5
0x030E	0x3465 ;?ICS?lstr5_Lora_ra02+6
0x030F	0x3420 ;?ICS?lstr5_Lora_ra02+7
0x0310	0x3465 ;?ICS?lstr5_Lora_ra02+8
0x0311	0x346E ;?ICS?lstr5_Lora_ra02+9
0x0312	0x3476 ;?ICS?lstr5_Lora_ra02+10
0x0313	0x3469 ;?ICS?lstr5_Lora_ra02+11
0x0314	0x3461 ;?ICS?lstr5_Lora_ra02+12
0x0315	0x3464 ;?ICS?lstr5_Lora_ra02+13
0x0316	0x346F ;?ICS?lstr5_Lora_ra02+14
0x0317	0x3420 ;?ICS?lstr5_Lora_ra02+15
0x0318	0x345B ;?ICS?lstr5_Lora_ra02+16
0x0319	0x344F ;?ICS?lstr5_Lora_ra02+17
0x031A	0x344B ;?ICS?lstr5_Lora_ra02+18
0x031B	0x345D ;?ICS?lstr5_Lora_ra02+19
0x031C	0x340D ;?ICS?lstr5_Lora_ra02+20
0x031D	0x340A ;?ICS?lstr5_Lora_ra02+21
0x031E	0x3400 ;?ICS?lstr5_Lora_ra02+22
; end of ?ICS?lstr5_Lora_ra02
;Lora_ra02.c,0 :: ?ICS?lstr6_Lora_ra02
0x031F	0x344E ;?ICS?lstr6_Lora_ra02+0
0x0320	0x346F ;?ICS?lstr6_Lora_ra02+1
0x0321	0x3420 ;?ICS?lstr6_Lora_ra02+2
0x0322	0x3449 ;?ICS?lstr6_Lora_ra02+3
0x0323	0x346E ;?ICS?lstr6_Lora_ra02+4
0x0324	0x3469 ;?ICS?lstr6_Lora_ra02+5
0x0325	0x3463 ;?ICS?lstr6_Lora_ra02+6
0x0326	0x3469 ;?ICS?lstr6_Lora_ra02+7
0x0327	0x3461 ;?ICS?lstr6_Lora_ra02+8
0x0328	0x346C ;?ICS?lstr6_Lora_ra02+9
0x0329	0x3469 ;?ICS?lstr6_Lora_ra02+10
0x032A	0x347A ;?ICS?lstr6_Lora_ra02+11
0x032B	0x3461 ;?ICS?lstr6_Lora_ra02+12
0x032C	0x3464 ;?ICS?lstr6_Lora_ra02+13
0x032D	0x346F ;?ICS?lstr6_Lora_ra02+14
0x032E	0x3420 ;?ICS?lstr6_Lora_ra02+15
0x032F	0x345B ;?ICS?lstr6_Lora_ra02+16
0x0330	0x3445 ;?ICS?lstr6_Lora_ra02+17
0x0331	0x3452 ;?ICS?lstr6_Lora_ra02+18
0x0332	0x3452 ;?ICS?lstr6_Lora_ra02+19
0x0333	0x345D ;?ICS?lstr6_Lora_ra02+20
0x0334	0x340D ;?ICS?lstr6_Lora_ra02+21
0x0335	0x340A ;?ICS?lstr6_Lora_ra02+22
0x0336	0x3400 ;?ICS?lstr6_Lora_ra02+23
; end of ?ICS?lstr6_Lora_ra02
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0003      [10]    _UART1_Write
0x000D      [13]    _SPI1_Write
0x001A      [17]    _Div_8X8_U
0x002B      [60]    _ByteToStr
0x0067      [23]    _UART1_Write_Text
0x007E      [31]    _lora_write_reg
0x009D      [13]    _SPI1_Read
0x00AA      [23]    _lora_reset
0x00C1       [8]    _lora_sleep
0x00C9      [25]    _lora_read_reg
0x00E2       [7]    _____DoICP
0x00E9       [8]    _lora_idle
0x00F1      [21]    _printf
0x0106      [28]    _SPI1_Init
0x0122      [54]    _lora_set_tx_power
0x0158      [25]    _strlen
0x0171     [104]    _lora_send_packet
0x01D9      [19]    _lora_set_frequency
0x01EC      [94]    _lora_init
0x024A      [16]    _UART1_Init
0x025A      [12]    ___CC2DW
0x0266      [13]    _lora_enable_crc
0x0273      [96]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    INDF
0x0002       [1]    PCL
0x0003       [1]    STATUS
0x0004       [1]    FSR
0x0006       [1]    PORTB
0x0007       [1]    PORTC
0x000A       [1]    PCLATH
0x000C       [1]    PIR1
0x0013       [1]    SSPBUF
0x0014       [1]    SSPCON
0x0018       [1]    RCSTA
0x0019       [1]    TXREG
0x001A       [1]    RCREG
0x0020       [1]    FARG_SPI1_Read_buffer
0x0021       [1]    FARG_SPI1_Write_data_
0x0022       [3]    ?lstr1_Lora_ra02
0x0025      [25]    ?lstr4_Lora_ra02
0x003E       [5]    ?lstr3_Lora_ra02
0x0043      [14]    ?lstr2_Lora_ra02
0x0051      [23]    ?lstr5_Lora_ra02
0x0068       [2]    ___DoICPAddr
0x006A       [3]    _SPI_Rd_Ptr
0x006D       [3]    _SPI_Wr_Ptr
0x0070       [1]    R0
0x0071       [1]    R1
0x0072       [1]    R2
0x0073       [1]    R3
0x0074       [1]    R4
0x0075       [1]    R5
0x0076       [1]    R6
0x0077       [1]    R7
0x0078       [1]    R8
0x0079       [1]    R9
0x007A       [1]    R10
0x007B       [1]    R11
0x007C       [1]    R12
0x007D       [1]    R13
0x007E       [1]    R14
0x007F       [1]    R15
0x0086       [1]    TRISB
0x0087       [0]    TRISC3_bit
0x0087       [1]    TRISC
0x0087       [0]    TRISC6_bit
0x0087       [0]    TRISC7_bit
0x0087       [0]    TRISC5_bit
0x0087       [0]    TRISC4_bit
0x0094       [1]    SSPSTAT
0x0098       [1]    TXSTA
0x0099       [1]    SPBRG
0x00A0      [24]    ?lstr6_Lora_ra02
0x00B8      [30]    main_msg_L0
0x00D6       [1]    lora_init_i_L0
0x00D6       [1]    FARG_lora_send_packet_buf
0x00D6       [1]    FARG_strlen_s
0x00D7       [2]    FARG_lora_send_packet_size
0x00D9       [2]    lora_send_packet_i_L0
0x00DB       [2]    FARG_lora_set_tx_power_level
0x00DB       [1]    FARG_printf_num
0x00DB       [1]    FARG_lora_read_reg_reg
0x00DC       [2]    lora_read_reg_dato_L0
0x00DC       [5]    printf_buff_L0
0x00E1       [1]    FARG_UART1_Write_Text_uart_text
0x00E1       [1]    FARG_lora_write_reg_reg
0x00E1       [1]    FARG_ByteToStr_input
0x00E2       [1]    UART1_Write_Text_data__L0
0x00E2       [1]    FARG_lora_write_reg_val
0x00E2       [1]    FARG_ByteToStr_output
0x00E3       [2]    lora_write_reg_out_L0
0x00E3       [1]    UART1_Write_Text_counter_L0
0x00E3       [1]    ByteToStr_DigitPos_L0
0x00E4       [1]    FLOC__ByteToStr
0x00E5       [1]    lora_write_reg_i_L0
0x00E6       [1]    FARG_UART1_Write_data_
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x02D9       [3]    ?ICS?lstr1_Lora_ra02
0x02DC      [25]    ?ICS?lstr4_Lora_ra02
0x02F5       [5]    ?ICS?lstr3_Lora_ra02
0x02FA      [14]    ?ICS?lstr2_Lora_ra02
0x0308      [23]    ?ICS?lstr5_Lora_ra02
0x031F      [24]    ?ICS?lstr6_Lora_ra02
