<!DOCTYPE html><html lang=en><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=HandheldFriendly content=True><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5"><meta name=description content="This article dives into the details of Verilog&#39;s concurrent and sequential statements. Both constructs are pivotal in hardware design, enabling complex digital circuit modeling. Understanding their fu"><meta property=og:type content=article><meta property=og:title content="Exploring Concurrent and Sequential Statements in Verilog"><meta property=og:url content=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html><meta property=og:site_name content="GitCEO - Computer Engineer Online"><meta property=og:description content="This article dives into the details of Verilog&#39;s concurrent and sequential statements. Both constructs are pivotal in hardware design, enabling complex digital circuit modeling. Understanding their fu"><meta property=og:locale content=en_US><meta property=article:published_time content=2024-07-25T12:27:12.000Z><meta property=article:modified_time content=2024-08-01T06:32:26.027Z><meta property=article:author content="Travis Tang"><meta property=article:tag content=Verilog><meta property=article:tag content=HDL><meta property=article:tag content="Digital Design"><meta property=article:tag content="Sequential Statements"><meta property=article:tag content="Concurrent Statements"><meta name=twitter:card content=summary><link rel="shortcut icon" href=/images/favicon.png><link rel=icon type=image/png href=/images/logo.png sizes=192x192><link rel=apple-touch-icon sizes=180x180 href=/images/logo.png><title>Exploring Concurrent and Sequential Statements in Verilog</title><link rel=stylesheet href=/css/style.css><link rel=alternate href=/true title="GitCEO - Computer Engineer Online" type=application/atom+xml><meta name=generator content="Hexo 7.3.0"></head><body class="max-width mx-auto px3 ltr"><div id=header-post><a id=menu-icon href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=menu-icon-tablet href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=top-icon-tablet href=# aria-label=Top onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none><i class="fa-solid fa-chevron-up fa-lg"></i></a> <span id=menu><span id=nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></span><br><span id=actions><ul><li><a class=icon aria-label="Previous post" href=/Exploring-Chartjs-From-Setup-to-Creating-Your-First-Chart.html><i class="fa-solid fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon aria-label="Next post" href=/Exploring-DTD-Examples-Learning-by-Doing-for-New-Users.html><i class="fa-solid fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon aria-label="Back to top" href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon aria-label="Share post" href=#><i class="fa-solid fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span> <span id=i-next class=info style=display:none>Next post</span> <span id=i-top class=info style=display:none>Back to top</span> <span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html"><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&text=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&is_video=false&description=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Exploring Concurrent and Sequential Statements in Verilog&body=Check out this article: https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html"><i class="fa-solid fa-envelope" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-stumbleupon" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-digg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&name=Exploring Concurrent and Sequential Statements in Verilog&description=&lt;h3 id=&#34;Introduction-to-Verilog&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog&#34;&gt;&lt;/a&gt;Introduction to Verilog&lt;/h3&gt;&lt;p&gt;Verilog is a powerful Hardware Description Language (HDL) used in electronic design automation to model electronic systems. It allows designers to create complex digital circuits programmatically. A key aspect of Verilog programming is the use of &lt;strong&gt;concurrent&lt;/strong&gt; and &lt;strong&gt;sequential&lt;/strong&gt; statements, which dictate how the code is executed in simulation and synthesis. Understanding the distinction between these two types of statements is crucial for anyone involved in digital design, as they form the backbone of circuit behavior modeling.&lt;/p&gt;"><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&t=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div><div id=toc><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-What-are-Concurrent-Statements><span class=toc-number>2.</span> <span class=toc-text>1. What are Concurrent Statements?</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#1-1-Syntax-and-Example><span class=toc-number>2.1.</span> <span class=toc-text>1.1 Syntax and Example</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Understanding-Sequential-Statements><span class=toc-number>3.</span> <span class=toc-text>2. Understanding Sequential Statements</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#2-1-Syntax-and-Example><span class=toc-number>3.1.</span> <span class=toc-text>2.1 Syntax and Example</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Differences-Between-Concurrent-and-Sequential-Statements><span class=toc-number>4.</span> <span class=toc-text>3. Differences Between Concurrent and Sequential Statements</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Application-of-Concurrent-and-Sequential-Statements><span class=toc-number>5.</span> <span class=toc-text>4. Application of Concurrent and Sequential Statements</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Summary><span class=toc-number>6.</span> <span class=toc-text>5. Summary</span></a></li></ol></div></span></div><div class="content index py4"><article class="post h-entry" itemscope itemtype=http://schema.org/BlogPosting><header><h1 class="posttitle p-name" itemprop="name headline">Exploring Concurrent and Sequential Statements in Verilog</h1><div class=meta><span class="author p-author h-card" itemprop=author itemscope itemtype=http://schema.org/Person><span class=p-name itemprop=name>Travis Tang</span></span><div class=postdate><time datetime=2024-07-25T12:27:12.000Z class=dt-published itemprop=datePublished>2024-07-25</time></div><div class=article-category><i class="fa-solid fa-archive"></i> <a class=category-link href=/categories/verilog/ >verilog</a> › <a class=category-link href=/categories/verilog/digital-design/ >digital-design</a></div><div class=article-tag><i class="fa-solid fa-tag"></i> <a class=p-category href=/tags/Concurrent-Statements/ rel=tag>Concurrent Statements</a>, <a class=p-category href=/tags/Digital-Design/ rel=tag>Digital Design</a>, <a class=p-category href=/tags/HDL/ rel=tag>HDL</a>, <a class=p-category href=/tags/Sequential-Statements/ rel=tag>Sequential Statements</a>, <a class=p-category href=/tags/Verilog/ rel=tag>Verilog</a></div></div></header><div class="content e-content" itemprop=articleBody><h3 id=Introduction-to-Verilog><a href=#Introduction-to-Verilog class=headerlink title="Introduction to Verilog"></a>Introduction to Verilog</h3><p>Verilog is a powerful Hardware Description Language (HDL) used in electronic design automation to model electronic systems. It allows designers to create complex digital circuits programmatically. A key aspect of Verilog programming is the use of <strong>concurrent</strong> and <strong>sequential</strong> statements, which dictate how the code is executed in simulation and synthesis. Understanding the distinction between these two types of statements is crucial for anyone involved in digital design, as they form the backbone of circuit behavior modeling.</p><span id=more></span><h3 id=1-What-are-Concurrent-Statements><a href=#1-What-are-Concurrent-Statements class=headerlink title="1. What are Concurrent Statements?"></a>1. What are Concurrent Statements?</h3><p>Concurrent statements in Verilog are executed simultaneously, reflecting the parallel nature of hardware. This means that the statements do not wait for each other to finish executing before starting. Concurrent constructs are primarily used to describe combinational logic.</p><h4 id=1-1-Syntax-and-Example><a href=#1-1-Syntax-and-Example class=headerlink title="1.1 Syntax and Example"></a>1.1 Syntax and Example</h4><p>The syntax for a concurrent statement is straightforward. Below is a simple example illustrating a combinational logic circuit using a concurrent assignment:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> simple_logic (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> a,        <span class=comment>// Input signal a</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> b,        <span class=comment>// Input signal b</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>wire</span> y        <span class=comment>// Output signal y</span></span><br><span class=line>);</span><br><span class=line></span><br><span class=line><span class=keyword>assign</span> y = a &amp; b;     <span class=comment>// Concurrent assignment: AND operation between a and b</span></span><br><span class=line></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><p>In this example, the <code>assign</code> statement continuously drives the output <code>y</code> based on the logical AND of inputs <code>a</code> and <code>b</code>. Any change in either input will immediately affect the output, characteristic of concurrent execution.</p><h3 id=2-Understanding-Sequential-Statements><a href=#2-Understanding-Sequential-Statements class=headerlink title="2. Understanding Sequential Statements"></a>2. Understanding Sequential Statements</h3><p>In contrast to concurrent statements, sequential statements are executed in a specific order, much like traditional programming languages. They are typically found within procedural blocks such as <code>always</code> and <code>initial</code>, and can describe both sequential logic and state machines.</p><h4 id=2-1-Syntax-and-Example><a href=#2-1-Syntax-and-Example class=headerlink title="2.1 Syntax and Example"></a>2.1 Syntax and Example</h4><p>The <code>always</code> block is essential when writing sequential statements. Below is an example of a simple flip-flop design using sequential logic:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> d_flip_flop (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> clk,      <span class=comment>// Clock signal</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> d,        <span class=comment>// Data input</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>reg</span> q         <span class=comment>// Output</span></span><br><span class=line>);</span><br><span class=line></span><br><span class=line><span class=keyword>always</span> @(<span class=keyword>posedge</span> clk) <span class=keyword>begin</span> <span class=comment>// Trigger on the rising edge of clk</span></span><br><span class=line>    q &lt;= d;                <span class=comment>// Non-blocking assignment for q</span></span><br><span class=line><span class=keyword>end</span></span><br><span class=line></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><p>In this code, the output <code>q</code> is updated with the input <code>d</code> on the rising edge of the clock signal <code>clk</code>. This behavior exemplifies sequential execution, where the timing of each operation is determined by the clock.</p><h3 id=3-Differences-Between-Concurrent-and-Sequential-Statements><a href=#3-Differences-Between-Concurrent-and-Sequential-Statements class=headerlink title="3. Differences Between Concurrent and Sequential Statements"></a>3. Differences Between Concurrent and Sequential Statements</h3><p>The fundamental difference between concurrent and sequential statements lies in their execution context:</p><ul><li><strong>Concurrent Statements:</strong> Run in parallel and are typically used for combinational logic. Their execution does not depend on the clock, making them suitable for describing the instantaneous state of a circuit.</li><li><strong>Sequential Statements:</strong> Execute in a defined sequence, relying on event-driven mechanisms like clock edges and sensitivity lists. They are essential for implementing sequential circuits, such as flip-flops and state machines.</li></ul><h3 id=4-Application-of-Concurrent-and-Sequential-Statements><a href=#4-Application-of-Concurrent-and-Sequential-Statements class=headerlink title="4. Application of Concurrent and Sequential Statements"></a>4. Application of Concurrent and Sequential Statements</h3><p>Understanding when to utilize concurrent or sequential statements is vital in digital design.</p><ul><li><strong>Concurrent Statements</strong> are best suited for creating configurations that need real-time responsiveness, such as bus systems or multiplexers.</li><li><strong>Sequential Statements</strong> are ideal for designing components that require memory or state retention, such as counters, registers, and FSMs (Finite State Machines).</li></ul><h3 id=5-Summary><a href=#5-Summary class=headerlink title="5. Summary"></a>5. Summary</h3><p>In this article, we explored the essential features of concurrent and sequential statements in Verilog. We examined their syntax, application, and differences, establishing a solid foundation for understanding digital design in Verilog. These concepts are foundational to effectively modeling digital systems, enabling engineers to create sophisticated electronic designs.</p><p>As a passionate advocate for technology education, I strongly encourage you to bookmark my site <a href=https://gitceo.com/ >GitCEO</a>. It contains a wealth of tutorials and resources on cutting-edge computer technologies and programming techniques, making it a valuable reference for both beginners and advanced learners. Your support is key in helping us continue to provide high-quality content that can aid you in your learning journey.</p></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></div><div id=toc-footer style=display:none><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-What-are-Concurrent-Statements><span class=toc-number>2.</span> <span class=toc-text>1. What are Concurrent Statements?</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#1-1-Syntax-and-Example><span class=toc-number>2.1.</span> <span class=toc-text>1.1 Syntax and Example</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Understanding-Sequential-Statements><span class=toc-number>3.</span> <span class=toc-text>2. Understanding Sequential Statements</span></a><ol class=toc-child><li class="toc-item toc-level-4"><a class=toc-link href=#2-1-Syntax-and-Example><span class=toc-number>3.1.</span> <span class=toc-text>2.1 Syntax and Example</span></a></li></ol></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Differences-Between-Concurrent-and-Sequential-Statements><span class=toc-number>4.</span> <span class=toc-text>3. Differences Between Concurrent and Sequential Statements</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Application-of-Concurrent-and-Sequential-Statements><span class=toc-number>5.</span> <span class=toc-text>4. Application of Concurrent and Sequential Statements</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Summary><span class=toc-number>6.</span> <span class=toc-text>5. Summary</span></a></li></ol></div><div id=share-footer style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html"><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&text=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&is_video=false&description=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Exploring Concurrent and Sequential Statements in Verilog&body=Check out this article: https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html"><i class="fa-solid fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-stumbleupon fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&title=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-digg fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&name=Exploring Concurrent and Sequential Statements in Verilog&description=&lt;h3 id=&#34;Introduction-to-Verilog&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog&#34;&gt;&lt;/a&gt;Introduction to Verilog&lt;/h3&gt;&lt;p&gt;Verilog is a powerful Hardware Description Language (HDL) used in electronic design automation to model electronic systems. It allows designers to create complex digital circuits programmatically. A key aspect of Verilog programming is the use of &lt;strong&gt;concurrent&lt;/strong&gt; and &lt;strong&gt;sequential&lt;/strong&gt; statements, which dictate how the code is executed in simulation and synthesis. Understanding the distinction between these two types of statements is crucial for anyone involved in digital design, as they form the backbone of circuit behavior modeling.&lt;/p&gt;"><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Exploring-Concurrent-and-Sequential-Statements-in-Verilog.html&t=Exploring Concurrent and Sequential Statements in Verilog"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu class=icon href=# onclick='return $("#nav-footer").toggle(),!1'><i class="fa-solid fa-bars fa-lg" aria-hidden=true></i> Menu</a> <a id=toc class=icon href=# onclick='return $("#toc-footer").toggle(),!1'><i class="fa-solid fa-list fa-lg" aria-hidden=true></i> TOC</a> <a id=share class=icon href=# onclick='return $("#share-footer").toggle(),!1'><i class="fa-solid fa-share-alt fa-lg" aria-hidden=true></i> Share</a> <a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2020-2024 Travis Tang</div><div class=footer-right><nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></nav></div></footer></div><link rel=preload as=style href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css crossorigin=anonymous onload='this.onload=null,this.rel="stylesheet"'><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js crossorigin=anonymous></script><script type=text/javascript>$(function(){$(".highlight table").before('<span class="btn-copy tooltipped tooltipped-sw" aria-label="Copy to clipboard!"><i class="fa-regular fa-clone"></i></span>'),new ClipboardJS(".btn-copy",{text:function(e){return Array.from(e.nextElementSibling.querySelectorAll(".code")).reduce((e,t)=>e+t.innerText+"\n","")}}).on("success",function(e){e.trigger.setAttribute("aria-label","Copied!"),e.clearSelection()})})</script><script src=/js/main.js></script><script type=text/javascript>var owa_baseUrl="https://statistics.evzs.com/",owa_cmds=owa_cmds||[];owa_cmds.push(["setSiteId","e693333f71770d82c121a3f15f2e5478"]),owa_cmds.push(["trackPageView"]),owa_cmds.push(["trackClicks"]),function(){var e=document.createElement("script"),a=(e.type="text/javascript",e.async=!0,owa_baseUrl="https:"==document.location.protocol?window.owa_baseSecUrl||owa_baseUrl.replace(/http:/,"https:"):owa_baseUrl,e.src=owa_baseUrl+"modules/base/dist/owa.tracker.js",document.getElementsByTagName("script")[0]);a.parentNode.insertBefore(e,a)}()</script></body></html>