Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:08:23 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_13_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.180ns (37.918%)  route 1.932ns (62.082%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 6.808 - 4.000 ) 
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.461ns (routing 1.366ns, distribution 1.095ns)
  Clock Net Delay (Destination): 2.161ns (routing 1.239ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8838, routed)        2.461     3.398    Delay1No7_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X137Y172       FDCE                                         r  Delay1No7_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y172       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.476 r  Delay1No7_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.499     3.975    Delay1No6_instance/Y_reg[33]_0[4]
    SLICE_X135Y193       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     4.071 r  Delay1No6_instance/geqOp_carry_i_14/O
                         net (fo=1, routed)           0.010     4.081    Sum10_0_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X135Y193       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.236 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.262    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X135Y194       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.277 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.303    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.355 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.246     4.601    Delay1No6_instance/CO[0]
    SLICE_X131Y196       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.742 f  Delay1No6_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.286     5.028    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X131Y196       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.152 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.137     5.289    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X132Y195       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.386 r  Delay1No6_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.247     5.633    Delay1No7_instance/Y_reg[23]_0
    SLICE_X129Y192       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.781 r  Delay1No7_instance/shiftedFracY_d1[8]_i_2/O
                         net (fo=4, routed)           0.217     5.998    Delay1No7_instance/Sum10_0_impl_instance/level2[9]
    SLICE_X128Y193       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.150 r  Delay1No7_instance/shiftedFracY_d1[8]_i_1/O
                         net (fo=2, routed)           0.166     6.316    Delay1No6_instance/Y_reg[26]_0[2]
    SLICE_X129Y191       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     6.438 r  Delay1No6_instance/shiftedFracY_d1[24]_i_1/O
                         net (fo=1, routed)           0.072     6.510    Sum10_0_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X129Y191       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8838, routed)        2.161     6.808    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y191       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.422     7.229    
                         clock uncertainty           -0.035     7.194    
    SLICE_X129Y191       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.219    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.219    
                         arrival time                          -6.510    
  -------------------------------------------------------------------
                         slack                                  0.709    




