library ieee;
use ieee.std_logic_1164.all;  
  Entity Register16 is
    Port(Input : in std_logic_vector(15 downto 0); 
        Load, Clk : in std_logic;
        Output : out std_logic_vector(15 downto 0)); 
  end Register16;

Architecture behavior of Register16 is
  Signal storage : std_logic_vector(15 downto 0);
    begin
      process(Input, Load, Clk)
      begin
        if (Clk'event and Clk = '1' and Load = '1') then 
          storage <= Input;
        elsif (Clk'event and Clk = '0') then
          Output <= storage; 
        end if; 
      end process;
    end behavior;