$date
	Mon May 26 10:18:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje1_tb $end
$var wire 1 ! s_q $end
$var reg 1 " s_clk $end
$var reg 1 # s_j $end
$var reg 1 $ s_k $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
1!
$end
#5000
1"
#10000
0"
1#
#15000
1"
#20000
0"
1$
0#
#25000
0!
1"
#30000
0"
1#
#35000
1!
1"
#40000
0"
0$
0#
#45000
1"
#50000
0"
1$
1#
#55000
0!
1"
#60000
0"
0#
#65000
1"
#70000
0"
0$
1#
